// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jun 30 15:24:08 2021
// Host        : cream4 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cmac_usplus_1_sim_netlist.v
// Design      : cmac_usplus_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu250-figd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cmac_usplus_1,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_ptp_tstamp_out,
    rx_ptp_pcslane_out,
    ctl_rx_systemtimerin,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_uncorrected_cw_inc,
    ctl_tx_systemtimerin,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    tx_ptp_tstamp_valid_out,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_out,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [79:0]rx_ptp_tstamp_out;
  output [4:0]rx_ptp_pcslane_out;
  input [79:0]ctl_rx_systemtimerin;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output stat_rx_rsfec_uncorrected_cw_inc;
  input [79:0]ctl_tx_systemtimerin;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output tx_ptp_tstamp_valid_out;
  output [4:0]tx_ptp_pcslane_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output [79:0]tx_ptp_tstamp_out;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [4:0]rx_ptp_pcslane_out;
  wire [79:0]rx_ptp_tstamp_out;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) 
  (* C_ENABLE_PIPELINE_REG = "1" *) 
  (* C_GT_DRP_CLK = "125" *) 
  (* C_GT_REF_CLK_FREQ = "161.132812" *) 
  (* C_GT_RX_BUFFER_BYPASS = "2" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X1Y40" *) 
  (* C_LANE2_GT_LOC = "X1Y41" *) 
  (* C_LANE3_GT_LOC = "X1Y42" *) 
  (* C_LANE4_GT_LOC = "X1Y43" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "2" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_axis2lbus_segmented_corelogic i_cmac_usplus_1_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 (\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 (\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_cmac_usplus_1_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo
   (D,
    rx_clk_0,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \wr_ptr_reg[2]_0 ,
    SR,
    \rot_reg[1] ,
    \rot_reg[0]_1 ,
    dout,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    E,
    p_0_in,
    ptp_rd_en_i_5_0,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    rx_clk_1,
    lbus_err,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep_reg[6] ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    Q,
    din,
    full,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[15] ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rd_ptr_reg[2]_2 ,
    data_valid,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[0]_2 ,
    \axis_tdata_reg[504] ,
    \rot_reg[0]_147 ,
    \rd_ptr_reg[2]_3 ,
    ptp_rd_en_reg,
    ptp_rd_en_reg_0,
    ptp_rd_en_reg_1,
    \axis_tkeep_reg[31]_1 ,
    \axis_tkeep_reg[31]_2 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr[2]_i_4__0_0 ,
    \rd_ptr[2]_i_4__0_1 ,
    \axis_tdata_reg[390] ,
    \axis_tdata_reg[504]_0 ,
    \axis_tdata_reg[505] ,
    \axis_tdata_reg[509] ,
    \axis_tdata_reg[389] ,
    \axis_tdata_reg[509]_0 ,
    \axis_tdata_reg[510] ,
    \axis_tdata_reg[496] ,
    \axis_tdata_reg[497] ,
    \axis_tdata_reg[501] ,
    \axis_tdata_reg[502] ,
    \axis_tdata_reg[488] ,
    \axis_tdata_reg[489] ,
    \axis_tdata_reg[493] ,
    \axis_tdata_reg[494] ,
    \axis_tdata_reg[480] ,
    \axis_tdata_reg[481] ,
    \axis_tdata_reg[485] ,
    \axis_tdata_reg[486] ,
    \axis_tdata_reg[472] ,
    \axis_tdata_reg[473] ,
    \axis_tdata_reg[477] ,
    \axis_tdata_reg[478] ,
    \axis_tdata_reg[464] ,
    \axis_tdata_reg[465] ,
    \axis_tdata_reg[469] ,
    \axis_tdata_reg[470] ,
    \axis_tdata_reg[456] ,
    \axis_tdata_reg[457] ,
    \axis_tdata_reg[461] ,
    \axis_tdata_reg[462] ,
    \axis_tdata_reg[448] ,
    \axis_tdata_reg[449] ,
    \axis_tdata_reg[453] ,
    \axis_tdata_reg[454] ,
    \axis_tdata_reg[440] ,
    \axis_tdata_reg[441] ,
    \axis_tdata_reg[445] ,
    \axis_tdata_reg[446] ,
    \axis_tdata_reg[432] ,
    \axis_tdata_reg[433] ,
    \axis_tdata_reg[437] ,
    \axis_tdata_reg[438] ,
    \axis_tdata_reg[424] ,
    \axis_tdata_reg[425] ,
    \axis_tdata_reg[429] ,
    \axis_tdata_reg[430] ,
    \axis_tdata_reg[416] ,
    \axis_tdata_reg[417] ,
    \axis_tdata_reg[421] ,
    \axis_tdata_reg[422] ,
    \axis_tdata_reg[408] ,
    \axis_tdata_reg[409] ,
    \axis_tdata_reg[413] ,
    \axis_tdata_reg[414] ,
    \axis_tdata_reg[400] ,
    \axis_tdata_reg[401] ,
    \axis_tdata_reg[405] ,
    \axis_tdata_reg[406] ,
    \axis_tdata_reg[392] ,
    \axis_tdata_reg[393] ,
    \axis_tdata_reg[397] ,
    \axis_tdata_reg[398] ,
    \axis_tdata_reg[384] ,
    \axis_tdata_reg[385] ,
    \axis_tdata_reg[389]_0 ,
    \axis_tdata_reg[390]_0 ,
    \axis_tkeep_reg[53] ,
    \axis_tkeep_reg[54] ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[120] ,
    \axis_tdata_reg[120]_0 ,
    \axis_tdata_reg[120]_1 ,
    \axis_tdata_reg[121] ,
    \axis_tdata_reg[122] ,
    \axis_tdata_reg[124] ,
    \axis_tdata_reg[125] ,
    \axis_tdata_reg[127] ,
    \axis_tdata_reg[112] ,
    \axis_tdata_reg[113] ,
    \axis_tdata_reg[114] ,
    \axis_tdata_reg[116] ,
    \axis_tdata_reg[117] ,
    \axis_tdata_reg[119] ,
    \axis_tdata_reg[104] ,
    \axis_tdata_reg[105] ,
    \axis_tdata_reg[106] ,
    \axis_tdata_reg[108] ,
    \axis_tdata_reg[109] ,
    \axis_tdata_reg[111] ,
    \axis_tdata_reg[96] ,
    \axis_tdata_reg[97] ,
    \axis_tdata_reg[98] ,
    \axis_tdata_reg[100] ,
    \axis_tdata_reg[101] ,
    \axis_tdata_reg[103] ,
    \axis_tdata_reg[88] ,
    \axis_tdata_reg[89] ,
    \axis_tdata_reg[90] ,
    \axis_tdata_reg[92] ,
    \axis_tdata_reg[93] ,
    \axis_tdata_reg[95] ,
    \axis_tdata_reg[80] ,
    \axis_tdata_reg[81] ,
    \axis_tdata_reg[82] ,
    \axis_tdata_reg[84] ,
    \axis_tdata_reg[85] ,
    \axis_tdata_reg[87] ,
    \axis_tdata_reg[72] ,
    \axis_tdata_reg[73] ,
    \axis_tdata_reg[74] ,
    \axis_tdata_reg[76] ,
    \axis_tdata_reg[77] ,
    \axis_tdata_reg[79] ,
    \axis_tdata_reg[64] ,
    \axis_tdata_reg[65] ,
    \axis_tdata_reg[66] ,
    \axis_tdata_reg[68] ,
    \axis_tdata_reg[69] ,
    \axis_tdata_reg[71] ,
    \axis_tdata_reg[56] ,
    \axis_tdata_reg[57] ,
    \axis_tdata_reg[58] ,
    \axis_tdata_reg[60] ,
    \axis_tdata_reg[61] ,
    \axis_tdata_reg[63] ,
    \axis_tdata_reg[48] ,
    \axis_tdata_reg[49] ,
    \axis_tdata_reg[50] ,
    \axis_tdata_reg[52] ,
    \axis_tdata_reg[53] ,
    \axis_tdata_reg[55] ,
    \axis_tdata_reg[40] ,
    \axis_tdata_reg[41] ,
    \axis_tdata_reg[42] ,
    \axis_tdata_reg[44] ,
    \axis_tdata_reg[45] ,
    \axis_tdata_reg[47] ,
    \axis_tdata_reg[32] ,
    \axis_tdata_reg[33] ,
    \axis_tdata_reg[34] ,
    \axis_tdata_reg[36] ,
    \axis_tdata_reg[37] ,
    \axis_tdata_reg[39] ,
    \axis_tdata_reg[24] ,
    \axis_tdata_reg[25] ,
    \axis_tdata_reg[26] ,
    \axis_tdata_reg[28] ,
    \axis_tdata_reg[29] ,
    \axis_tdata_reg[31] ,
    \axis_tdata_reg[16] ,
    \axis_tdata_reg[17] ,
    \axis_tdata_reg[18] ,
    \axis_tdata_reg[20] ,
    \axis_tdata_reg[21] ,
    \axis_tdata_reg[23] ,
    \axis_tdata_reg[8] ,
    \axis_tdata_reg[9] ,
    \axis_tdata_reg[10] ,
    \axis_tdata_reg[12] ,
    \axis_tdata_reg[13] ,
    \axis_tdata_reg[15] ,
    \axis_tdata_reg[0] ,
    \axis_tdata_reg[1] ,
    \axis_tdata_reg[2] ,
    \axis_tdata_reg[4] ,
    \axis_tdata_reg[5] ,
    \axis_tdata_reg[7] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[15]_1 ,
    \axis_tkeep_reg[6]_0 ,
    ptp_rd_en_i_5_1,
    \rd_ptr[2]_i_4__0_2 ,
    \rd_ptr[2]_i_4__0_3 ,
    \wr_ptr_reg[0]_0 ,
    rx_clk);
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [3:0]SR;
  output \rot_reg[1] ;
  output \rot_reg[0]_1 ;
  output [118:0]dout;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]E;
  output p_0_in;
  output ptp_rd_en_i_5_0;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output [159:0]rx_clk_1;
  output [0:0]lbus_err;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [0:0]\axis_tkeep_reg[6] ;
  input \rot_reg[0]_144 ;
  input \rot_reg[0]_145 ;
  input \rot_reg[0]_146 ;
  input [1:0]Q;
  input [135:0]din;
  input [2:0]full;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[15] ;
  input [52:0]\rd_ptr_reg[0]_0 ;
  input [117:0]\rot_reg[1]_2 ;
  input [34:0]\rot_reg[1]_3 ;
  input \rd_ptr_reg[2]_2 ;
  input [2:0]data_valid;
  input \rd_ptr_reg[0]_1 ;
  input \rd_ptr_reg[0]_2 ;
  input \axis_tdata_reg[504] ;
  input \rot_reg[0]_147 ;
  input \rd_ptr_reg[2]_3 ;
  input ptp_rd_en_reg;
  input ptp_rd_en_reg_0;
  input ptp_rd_en_reg_1;
  input \axis_tkeep_reg[31]_1 ;
  input \axis_tkeep_reg[31]_2 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \rd_ptr[2]_i_4__0_0 ;
  input \rd_ptr[2]_i_4__0_1 ;
  input \axis_tdata_reg[390] ;
  input \axis_tdata_reg[504]_0 ;
  input \axis_tdata_reg[505] ;
  input \axis_tdata_reg[509] ;
  input \axis_tdata_reg[389] ;
  input \axis_tdata_reg[509]_0 ;
  input \axis_tdata_reg[510] ;
  input \axis_tdata_reg[496] ;
  input \axis_tdata_reg[497] ;
  input \axis_tdata_reg[501] ;
  input \axis_tdata_reg[502] ;
  input \axis_tdata_reg[488] ;
  input \axis_tdata_reg[489] ;
  input \axis_tdata_reg[493] ;
  input \axis_tdata_reg[494] ;
  input \axis_tdata_reg[480] ;
  input \axis_tdata_reg[481] ;
  input \axis_tdata_reg[485] ;
  input \axis_tdata_reg[486] ;
  input \axis_tdata_reg[472] ;
  input \axis_tdata_reg[473] ;
  input \axis_tdata_reg[477] ;
  input \axis_tdata_reg[478] ;
  input \axis_tdata_reg[464] ;
  input \axis_tdata_reg[465] ;
  input \axis_tdata_reg[469] ;
  input \axis_tdata_reg[470] ;
  input \axis_tdata_reg[456] ;
  input \axis_tdata_reg[457] ;
  input \axis_tdata_reg[461] ;
  input \axis_tdata_reg[462] ;
  input \axis_tdata_reg[448] ;
  input \axis_tdata_reg[449] ;
  input \axis_tdata_reg[453] ;
  input \axis_tdata_reg[454] ;
  input \axis_tdata_reg[440] ;
  input \axis_tdata_reg[441] ;
  input \axis_tdata_reg[445] ;
  input \axis_tdata_reg[446] ;
  input \axis_tdata_reg[432] ;
  input \axis_tdata_reg[433] ;
  input \axis_tdata_reg[437] ;
  input \axis_tdata_reg[438] ;
  input \axis_tdata_reg[424] ;
  input \axis_tdata_reg[425] ;
  input \axis_tdata_reg[429] ;
  input \axis_tdata_reg[430] ;
  input \axis_tdata_reg[416] ;
  input \axis_tdata_reg[417] ;
  input \axis_tdata_reg[421] ;
  input \axis_tdata_reg[422] ;
  input \axis_tdata_reg[408] ;
  input \axis_tdata_reg[409] ;
  input \axis_tdata_reg[413] ;
  input \axis_tdata_reg[414] ;
  input \axis_tdata_reg[400] ;
  input \axis_tdata_reg[401] ;
  input \axis_tdata_reg[405] ;
  input \axis_tdata_reg[406] ;
  input \axis_tdata_reg[392] ;
  input \axis_tdata_reg[393] ;
  input \axis_tdata_reg[397] ;
  input \axis_tdata_reg[398] ;
  input \axis_tdata_reg[384] ;
  input \axis_tdata_reg[385] ;
  input \axis_tdata_reg[389]_0 ;
  input \axis_tdata_reg[390]_0 ;
  input \axis_tkeep_reg[53] ;
  input \axis_tkeep_reg[54] ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[120] ;
  input \axis_tdata_reg[120]_0 ;
  input \axis_tdata_reg[120]_1 ;
  input \axis_tdata_reg[121] ;
  input \axis_tdata_reg[122] ;
  input \axis_tdata_reg[124] ;
  input \axis_tdata_reg[125] ;
  input \axis_tdata_reg[127] ;
  input \axis_tdata_reg[112] ;
  input \axis_tdata_reg[113] ;
  input \axis_tdata_reg[114] ;
  input \axis_tdata_reg[116] ;
  input \axis_tdata_reg[117] ;
  input \axis_tdata_reg[119] ;
  input \axis_tdata_reg[104] ;
  input \axis_tdata_reg[105] ;
  input \axis_tdata_reg[106] ;
  input \axis_tdata_reg[108] ;
  input \axis_tdata_reg[109] ;
  input \axis_tdata_reg[111] ;
  input \axis_tdata_reg[96] ;
  input \axis_tdata_reg[97] ;
  input \axis_tdata_reg[98] ;
  input \axis_tdata_reg[100] ;
  input \axis_tdata_reg[101] ;
  input \axis_tdata_reg[103] ;
  input \axis_tdata_reg[88] ;
  input \axis_tdata_reg[89] ;
  input \axis_tdata_reg[90] ;
  input \axis_tdata_reg[92] ;
  input \axis_tdata_reg[93] ;
  input \axis_tdata_reg[95] ;
  input \axis_tdata_reg[80] ;
  input \axis_tdata_reg[81] ;
  input \axis_tdata_reg[82] ;
  input \axis_tdata_reg[84] ;
  input \axis_tdata_reg[85] ;
  input \axis_tdata_reg[87] ;
  input \axis_tdata_reg[72] ;
  input \axis_tdata_reg[73] ;
  input \axis_tdata_reg[74] ;
  input \axis_tdata_reg[76] ;
  input \axis_tdata_reg[77] ;
  input \axis_tdata_reg[79] ;
  input \axis_tdata_reg[64] ;
  input \axis_tdata_reg[65] ;
  input \axis_tdata_reg[66] ;
  input \axis_tdata_reg[68] ;
  input \axis_tdata_reg[69] ;
  input \axis_tdata_reg[71] ;
  input \axis_tdata_reg[56] ;
  input \axis_tdata_reg[57] ;
  input \axis_tdata_reg[58] ;
  input \axis_tdata_reg[60] ;
  input \axis_tdata_reg[61] ;
  input \axis_tdata_reg[63] ;
  input \axis_tdata_reg[48] ;
  input \axis_tdata_reg[49] ;
  input \axis_tdata_reg[50] ;
  input \axis_tdata_reg[52] ;
  input \axis_tdata_reg[53] ;
  input \axis_tdata_reg[55] ;
  input \axis_tdata_reg[40] ;
  input \axis_tdata_reg[41] ;
  input \axis_tdata_reg[42] ;
  input \axis_tdata_reg[44] ;
  input \axis_tdata_reg[45] ;
  input \axis_tdata_reg[47] ;
  input \axis_tdata_reg[32] ;
  input \axis_tdata_reg[33] ;
  input \axis_tdata_reg[34] ;
  input \axis_tdata_reg[36] ;
  input \axis_tdata_reg[37] ;
  input \axis_tdata_reg[39] ;
  input \axis_tdata_reg[24] ;
  input \axis_tdata_reg[25] ;
  input \axis_tdata_reg[26] ;
  input \axis_tdata_reg[28] ;
  input \axis_tdata_reg[29] ;
  input \axis_tdata_reg[31] ;
  input \axis_tdata_reg[16] ;
  input \axis_tdata_reg[17] ;
  input \axis_tdata_reg[18] ;
  input \axis_tdata_reg[20] ;
  input \axis_tdata_reg[21] ;
  input \axis_tdata_reg[23] ;
  input \axis_tdata_reg[8] ;
  input \axis_tdata_reg[9] ;
  input \axis_tdata_reg[10] ;
  input \axis_tdata_reg[12] ;
  input \axis_tdata_reg[13] ;
  input \axis_tdata_reg[15] ;
  input \axis_tdata_reg[0] ;
  input \axis_tdata_reg[1] ;
  input \axis_tdata_reg[2] ;
  input \axis_tdata_reg[4] ;
  input \axis_tdata_reg[5] ;
  input \axis_tdata_reg[7] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[15]_1 ;
  input \axis_tkeep_reg[6]_0 ;
  input ptp_rd_en_i_5_1;
  input \rd_ptr[2]_i_4__0_2 ;
  input \rd_ptr[2]_i_4__0_3 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input rx_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata_reg[0] ;
  wire \axis_tdata_reg[100] ;
  wire \axis_tdata_reg[101] ;
  wire \axis_tdata_reg[103] ;
  wire \axis_tdata_reg[104] ;
  wire \axis_tdata_reg[105] ;
  wire \axis_tdata_reg[106] ;
  wire \axis_tdata_reg[108] ;
  wire \axis_tdata_reg[109] ;
  wire \axis_tdata_reg[10] ;
  wire \axis_tdata_reg[111] ;
  wire \axis_tdata_reg[112] ;
  wire \axis_tdata_reg[113] ;
  wire \axis_tdata_reg[114] ;
  wire \axis_tdata_reg[116] ;
  wire \axis_tdata_reg[117] ;
  wire \axis_tdata_reg[119] ;
  wire \axis_tdata_reg[120] ;
  wire \axis_tdata_reg[120]_0 ;
  wire \axis_tdata_reg[120]_1 ;
  wire \axis_tdata_reg[121] ;
  wire \axis_tdata_reg[122] ;
  wire \axis_tdata_reg[124] ;
  wire \axis_tdata_reg[125] ;
  wire \axis_tdata_reg[127] ;
  wire \axis_tdata_reg[12] ;
  wire \axis_tdata_reg[13] ;
  wire \axis_tdata_reg[15] ;
  wire \axis_tdata_reg[16] ;
  wire \axis_tdata_reg[17] ;
  wire \axis_tdata_reg[18] ;
  wire \axis_tdata_reg[1] ;
  wire \axis_tdata_reg[20] ;
  wire \axis_tdata_reg[21] ;
  wire \axis_tdata_reg[23] ;
  wire \axis_tdata_reg[24] ;
  wire \axis_tdata_reg[25] ;
  wire \axis_tdata_reg[26] ;
  wire \axis_tdata_reg[28] ;
  wire \axis_tdata_reg[29] ;
  wire \axis_tdata_reg[2] ;
  wire \axis_tdata_reg[31] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[32] ;
  wire \axis_tdata_reg[33] ;
  wire \axis_tdata_reg[34] ;
  wire \axis_tdata_reg[36] ;
  wire \axis_tdata_reg[37] ;
  wire \axis_tdata_reg[384] ;
  wire \axis_tdata_reg[385] ;
  wire \axis_tdata_reg[389] ;
  wire \axis_tdata_reg[389]_0 ;
  wire \axis_tdata_reg[390] ;
  wire \axis_tdata_reg[390]_0 ;
  wire \axis_tdata_reg[392] ;
  wire \axis_tdata_reg[393] ;
  wire \axis_tdata_reg[397] ;
  wire \axis_tdata_reg[398] ;
  wire \axis_tdata_reg[39] ;
  wire \axis_tdata_reg[400] ;
  wire \axis_tdata_reg[401] ;
  wire \axis_tdata_reg[405] ;
  wire \axis_tdata_reg[406] ;
  wire \axis_tdata_reg[408] ;
  wire \axis_tdata_reg[409] ;
  wire \axis_tdata_reg[40] ;
  wire \axis_tdata_reg[413] ;
  wire \axis_tdata_reg[414] ;
  wire \axis_tdata_reg[416] ;
  wire \axis_tdata_reg[417] ;
  wire \axis_tdata_reg[41] ;
  wire \axis_tdata_reg[421] ;
  wire \axis_tdata_reg[422] ;
  wire \axis_tdata_reg[424] ;
  wire \axis_tdata_reg[425] ;
  wire \axis_tdata_reg[429] ;
  wire \axis_tdata_reg[42] ;
  wire \axis_tdata_reg[430] ;
  wire \axis_tdata_reg[432] ;
  wire \axis_tdata_reg[433] ;
  wire \axis_tdata_reg[437] ;
  wire \axis_tdata_reg[438] ;
  wire \axis_tdata_reg[440] ;
  wire \axis_tdata_reg[441] ;
  wire \axis_tdata_reg[445] ;
  wire \axis_tdata_reg[446] ;
  wire \axis_tdata_reg[448] ;
  wire \axis_tdata_reg[449] ;
  wire \axis_tdata_reg[44] ;
  wire \axis_tdata_reg[453] ;
  wire \axis_tdata_reg[454] ;
  wire \axis_tdata_reg[456] ;
  wire \axis_tdata_reg[457] ;
  wire \axis_tdata_reg[45] ;
  wire \axis_tdata_reg[461] ;
  wire \axis_tdata_reg[462] ;
  wire \axis_tdata_reg[464] ;
  wire \axis_tdata_reg[465] ;
  wire \axis_tdata_reg[469] ;
  wire \axis_tdata_reg[470] ;
  wire \axis_tdata_reg[472] ;
  wire \axis_tdata_reg[473] ;
  wire \axis_tdata_reg[477] ;
  wire \axis_tdata_reg[478] ;
  wire \axis_tdata_reg[47] ;
  wire \axis_tdata_reg[480] ;
  wire \axis_tdata_reg[481] ;
  wire \axis_tdata_reg[485] ;
  wire \axis_tdata_reg[486] ;
  wire \axis_tdata_reg[488] ;
  wire \axis_tdata_reg[489] ;
  wire \axis_tdata_reg[48] ;
  wire \axis_tdata_reg[493] ;
  wire \axis_tdata_reg[494] ;
  wire \axis_tdata_reg[496] ;
  wire \axis_tdata_reg[497] ;
  wire \axis_tdata_reg[49] ;
  wire \axis_tdata_reg[4] ;
  wire \axis_tdata_reg[501] ;
  wire \axis_tdata_reg[502] ;
  wire \axis_tdata_reg[504] ;
  wire \axis_tdata_reg[504]_0 ;
  wire \axis_tdata_reg[505] ;
  wire \axis_tdata_reg[509] ;
  wire \axis_tdata_reg[509]_0 ;
  wire \axis_tdata_reg[50] ;
  wire \axis_tdata_reg[510] ;
  wire \axis_tdata_reg[52] ;
  wire \axis_tdata_reg[53] ;
  wire \axis_tdata_reg[55] ;
  wire \axis_tdata_reg[56] ;
  wire \axis_tdata_reg[57] ;
  wire \axis_tdata_reg[58] ;
  wire \axis_tdata_reg[5] ;
  wire \axis_tdata_reg[60] ;
  wire \axis_tdata_reg[61] ;
  wire \axis_tdata_reg[63] ;
  wire \axis_tdata_reg[64] ;
  wire \axis_tdata_reg[65] ;
  wire \axis_tdata_reg[66] ;
  wire \axis_tdata_reg[68] ;
  wire \axis_tdata_reg[69] ;
  wire \axis_tdata_reg[71] ;
  wire \axis_tdata_reg[72] ;
  wire \axis_tdata_reg[73] ;
  wire \axis_tdata_reg[74] ;
  wire \axis_tdata_reg[76] ;
  wire \axis_tdata_reg[77] ;
  wire \axis_tdata_reg[79] ;
  wire \axis_tdata_reg[7] ;
  wire \axis_tdata_reg[80] ;
  wire \axis_tdata_reg[81] ;
  wire \axis_tdata_reg[82] ;
  wire \axis_tdata_reg[84] ;
  wire \axis_tdata_reg[85] ;
  wire \axis_tdata_reg[87] ;
  wire \axis_tdata_reg[88] ;
  wire \axis_tdata_reg[89] ;
  wire \axis_tdata_reg[8] ;
  wire \axis_tdata_reg[90] ;
  wire \axis_tdata_reg[92] ;
  wire \axis_tdata_reg[93] ;
  wire \axis_tdata_reg[95] ;
  wire \axis_tdata_reg[96] ;
  wire \axis_tdata_reg[97] ;
  wire \axis_tdata_reg[98] ;
  wire \axis_tdata_reg[9] ;
  wire \axis_tkeep[15]_i_3_n_0 ;
  wire \axis_tkeep[31]_i_4_n_0 ;
  wire \axis_tkeep[47]_i_4_n_0 ;
  wire \axis_tkeep[63]_i_18_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_5_n_0 ;
  wire \axis_tkeep[63]_i_6_n_0 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[15]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[31]_1 ;
  wire \axis_tkeep_reg[31]_2 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[53] ;
  wire \axis_tkeep_reg[54] ;
  wire [0:0]\axis_tkeep_reg[6] ;
  wire \axis_tkeep_reg[6]_0 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [135:0]din;
  wire [118:0]dout;
  wire [129:1]\dout[0]_0 ;
  wire [2:0]full;
  wire [3:0]lbus_ena;
  wire [0:0]lbus_err;
  wire [1:0]lbus_mty;
  wire p_0_in;
  wire ptp_rd_en_i_3_n_0;
  wire ptp_rd_en_i_5_0;
  wire ptp_rd_en_i_5_1;
  wire ptp_rd_en_i_5_n_0;
  wire ptp_rd_en_i_9_n_0;
  wire ptp_rd_en_reg;
  wire ptp_rd_en_reg_0;
  wire ptp_rd_en_reg_1;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire \rd_ptr[2]_i_3__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_0 ;
  wire \rd_ptr[2]_i_4__0_1 ;
  wire \rd_ptr[2]_i_4__0_2 ;
  wire \rd_ptr[2]_i_4__0_3 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr[2]_i_5__1_n_0 ;
  wire \rd_ptr[2]_i_6_n_0 ;
  wire \rd_ptr[2]_i_7_n_0 ;
  wire [52:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire [0:0]\rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [117:0]\rot_reg[1]_2 ;
  wire [34:0]\rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [159:0]rx_clk_1;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_7_n_0 ;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[0] ),
        .O(rx_clk_1[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [24]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[100] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [25]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[101] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [27]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[103] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[104] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[105] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [16]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[106] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [17]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[108] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [18]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[109] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [100]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[10] ),
        .O(rx_clk_1[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [20]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[111] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[112] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[113] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [9]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[114] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [10]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[116] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [11]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[117] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [13]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[119] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[120]_1 ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[121] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [2]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[122] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [3]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[124] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [4]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[125] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [6]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[127] ),
        .O(rx_clk_1[95]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[105]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [101]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[12] ),
        .O(rx_clk_1[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [46]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_121 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [110]),
        .O(\rot_reg[0]_122 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[98]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_114 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [43]),
        .O(\rot_reg[0]_115 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [102]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[13] ),
        .O(rx_clk_1[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [44]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [103]),
        .O(\rot_reg[0]_117 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [39]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_109 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_110 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [41]),
        .O(\rot_reg[0]_111 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [96]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [36]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [37]),
        .O(\rot_reg[0]_105 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_106 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [89]),
        .O(\rot_reg[0]_107 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [104]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[15] ),
        .O(rx_clk_1[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [34]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[81]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[82]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [82]),
        .O(\rot_reg[0]_102 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [30]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_94 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[16] ),
        .O(rx_clk_1[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[74]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [32]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [75]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [27]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[17] ),
        .O(rx_clk_1[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [29]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [68]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[56]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [25]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_86 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [93]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[18] ),
        .O(rx_clk_1[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [61]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[49]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [22]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [23]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [54]),
        .O(\rot_reg[0]_82 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[1] ),
        .O(rx_clk_1[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[42]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [18]),
        .O(\rot_reg[0]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [20]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [47]),
        .O(\rot_reg[0]_77 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [15]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [94]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[20] ),
        .O(rx_clk_1[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [16]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[40]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [40]),
        .O(\rot_reg[0]_72 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [13]),
        .O(\rot_reg[0]_65 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [95]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[21] ),
        .O(rx_clk_1[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[32]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [33]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [9]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[25]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [11]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[26]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [26]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [6]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[18]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [8]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [19]),
        .O(\rot_reg[0]_57 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [97]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[23] ),
        .O(rx_clk_1[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[8]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [4]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [12]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[0]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_44 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[24] ),
        .O(rx_clk_1[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[1]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [1]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [2]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [5]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [30]),
        .O(\rot_reg[0]_142 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[25] ),
        .O(rx_clk_1[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [111]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [28]),
        .O(\rot_reg[0]_141 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [86]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[26] ),
        .O(rx_clk_1[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [104]),
        .O(\rot_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [26]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [97]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [24]),
        .O(\rot_reg[0]_139 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[90]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [90]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_32 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [87]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[28] ),
        .O(rx_clk_1[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [22]),
        .O(\rot_reg[0]_138 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [83]),
        .O(\rot_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [20]),
        .O(\rot_reg[0]_137 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [88]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[29] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [107]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[2] ),
        .O(rx_clk_1[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [76]),
        .O(\rot_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [18]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [69]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [16]),
        .O(\rot_reg[0]_135 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [62]),
        .O(\rot_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [90]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[31] ),
        .O(rx_clk_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [14]),
        .O(\rot_reg[0]_134 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [55]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[32] ),
        .O(rx_clk_1[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[43]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [12]),
        .O(\rot_reg[0]_133 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[48]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [48]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [10]),
        .O(\rot_reg[0]_132 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[33] ),
        .O(rx_clk_1[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [41]),
        .O(\rot_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [8]),
        .O(\rot_reg[0]_131 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [79]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[34] ),
        .O(rx_clk_1[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[34]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [34]),
        .O(\rot_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [6]),
        .O(\rot_reg[0]_130 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [27]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[15]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [4]),
        .O(\rot_reg[0]_129 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [20]),
        .O(\rot_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [80]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[36] ),
        .O(rx_clk_1[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [2]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [13]),
        .O(\rot_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [0]),
        .O(\rot_reg[0]_127 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [81]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[37] ),
        .O(rx_clk_1[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [6]),
        .O(\rot_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[384] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[385] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [31]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[389]_0 ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [110]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[390]_0 ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[392] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[393] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [29]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[397] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [103]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[398] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [83]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[39] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[400] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[401] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [27]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[405] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [96]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[406] ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[408] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[409] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[40] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [25]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[413] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(dout[89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [89]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[414] ),
        .O(rx_clk_1[111]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[416] ),
        .O(rx_clk_1[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[417] ),
        .O(rx_clk_1[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[41] ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [23]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[421] ),
        .O(rx_clk_1[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [82]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[422] ),
        .O(rx_clk_1[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[424] ),
        .O(rx_clk_1[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[425] ),
        .O(rx_clk_1[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [21]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[429] ),
        .O(rx_clk_1[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [72]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[42] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [75]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[430] ),
        .O(rx_clk_1[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[432] ),
        .O(rx_clk_1[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[433] ),
        .O(rx_clk_1[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [19]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[437] ),
        .O(rx_clk_1[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [68]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[438] ),
        .O(rx_clk_1[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[440] ),
        .O(rx_clk_1[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[441] ),
        .O(rx_clk_1[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [17]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[445] ),
        .O(rx_clk_1[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [61]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[446] ),
        .O(rx_clk_1[127]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[448] ),
        .O(rx_clk_1[128]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[449] ),
        .O(rx_clk_1[129]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [73]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[44] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [15]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[453] ),
        .O(rx_clk_1[130]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [54]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[454] ),
        .O(rx_clk_1[131]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[456] ),
        .O(rx_clk_1[132]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[457] ),
        .O(rx_clk_1[133]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [74]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[45] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [13]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[461] ),
        .O(rx_clk_1[134]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [47]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[462] ),
        .O(rx_clk_1[135]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[464] ),
        .O(rx_clk_1[136]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[465] ),
        .O(rx_clk_1[137]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [11]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[469] ),
        .O(rx_clk_1[138]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [40]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[470] ),
        .O(rx_clk_1[139]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[472] ),
        .O(rx_clk_1[140]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[473] ),
        .O(rx_clk_1[141]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [9]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[477] ),
        .O(rx_clk_1[142]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(dout[33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [33]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[478] ),
        .O(rx_clk_1[143]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [76]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[47] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[480] ),
        .O(rx_clk_1[144]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[481] ),
        .O(rx_clk_1[145]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [7]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[485] ),
        .O(rx_clk_1[146]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [26]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[486] ),
        .O(rx_clk_1[147]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[488] ),
        .O(rx_clk_1[148]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[489] ),
        .O(rx_clk_1[149]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[48] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [5]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[493] ),
        .O(rx_clk_1[150]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [19]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[494] ),
        .O(rx_clk_1[151]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[496] ),
        .O(rx_clk_1[152]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[497] ),
        .O(rx_clk_1[153]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[49] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [108]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[4] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [3]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[501] ),
        .O(rx_clk_1[154]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [12]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[502] ),
        .O(rx_clk_1[155]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[504]_0 ),
        .O(rx_clk_1[156]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[505] ),
        .O(rx_clk_1[157]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [1]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[509]_0 ),
        .O(rx_clk_1[158]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [65]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[50] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [5]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[510] ),
        .O(rx_clk_1[159]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [66]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[52] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [67]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[53] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [69]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[55] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[56] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[57] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [58]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[58] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [109]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[5] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [59]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[60] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [60]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[61] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [62]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[63] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[64] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[65] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [51]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[66] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [52]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[68] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [53]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[69] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [55]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[71] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[72] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[73] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [44]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[74] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [45]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[76] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [46]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[77] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [48]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[79] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [111]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[7] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[80] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[81] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [37]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[82] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [38]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[84] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [39]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[85] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [41]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[87] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[88] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[89] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[8] ),
        .O(rx_clk_1[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [30]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[90] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [31]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[92] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [32]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[93] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [34]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[95] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[96] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[97] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [23]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[98] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[9] ),
        .O(rx_clk_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[13]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[14]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFD1)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(SR[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[15]_i_2 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h4EBE)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\axis_tkeep[63]_i_18_n_0 ),
        .O(\axis_tkeep[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[113]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [114]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[6]_0 ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_7 
       (.I0(\dout[0]_0 [129]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_1 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_8 
       (.I0(dout[112]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(lbus_mty[0]));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[15]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[1]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[2]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[31]_i_1 
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[113]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_12 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[112]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [48]),
        .O(\rot_reg[0]_123 ));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep[63]_i_18_n_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\axis_tkeep[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[0]),
        .I3(lbus_mty[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [32]),
        .O(\rot_reg[0]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_11 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rd_ptr_reg[0]_1 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'hDCFF)) 
    \axis_tkeep[47]_i_4 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_18_n_0 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFF8B)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(SR[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_10 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[53] ),
        .O(rx_clk_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_13 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(data_valid[1]),
        .I2(Q[0]),
        .I3(data_valid[2]),
        .I4(Q[1]),
        .I5(data_valid[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_18 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rd_ptr[2]_i_4__0_2 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rd_ptr[2]_i_4__0_3 ),
        .O(\axis_tkeep[63]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_19 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rd_ptr[2]_i_4__0_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr[2]_i_4__0_1 ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFFF777F777)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_5 ),
        .I1(\rot_reg[0]_6 ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[31]_1 ),
        .I4(\axis_tkeep[63]_i_6_n_0 ),
        .I5(\axis_tkeep_reg[31]_2 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \axis_tkeep[63]_i_5 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .O(\axis_tkeep[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .I4(\rot_reg[1]_2 [117]),
        .I5(\rot_reg[1]_3 [34]),
        .O(\axis_tkeep[63]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_9 
       (.I0(\dout[0]_0 [129]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[54] ),
        .O(rx_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[6]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[7]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h9810)) 
    axis_tlast_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_3
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [116]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_6
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [116]),
        .O(\rot_reg[0]_126 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tvalid_i_1
       (.I0(lbus_ena[1]),
        .I1(lbus_ena[0]),
        .I2(lbus_ena[3]),
        .I3(lbus_ena[2]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_2
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[1]));
  LUT4 #(
    .INIT(16'h002E)) 
    axis_tvalid_i_3
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(lbus_ena[0]));
  LUT4 #(
    .INIT(16'h0074)) 
    axis_tvalid_i_4
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(lbus_ena[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_5
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID(din[7:6]),
        .DIE(din[9:8]),
        .DIF(din[11:10]),
        .DIG(din[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [1],dout[0]}),
        .DOB(dout[2:1]),
        .DOC(dout[4:3]),
        .DOD(dout[6:5]),
        .DOE({\dout[0]_0 [9],dout[7]}),
        .DOF(dout[9:8]),
        .DOG(dout[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[113:112]),
        .DIB(din[115:114]),
        .DIC(din[117:116]),
        .DID(din[119:118]),
        .DIE(din[121:120]),
        .DIF(din[123:122]),
        .DIG(din[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [113],dout[98]}),
        .DOB(dout[100:99]),
        .DOC(dout[102:101]),
        .DOD(dout[104:103]),
        .DOE({\dout[0]_0 [121],dout[105]}),
        .DOF(dout[107:106]),
        .DOG(dout[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[127:126]),
        .DIB(din[129:128]),
        .DIC(din[131:130]),
        .DID(din[133:132]),
        .DIE(din[135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[111:110]),
        .DOB({\dout[0]_0 [129],dout[112]}),
        .DOC(dout[114:113]),
        .DOD(dout[116:115]),
        .DOE(dout[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[15:14]),
        .DIB(din[17:16]),
        .DIC(din[19:18]),
        .DID(din[21:20]),
        .DIE(din[23:22]),
        .DIF(din[25:24]),
        .DIG(din[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[13:12]),
        .DOB({\dout[0]_0 [17],dout[14]}),
        .DOC(dout[16:15]),
        .DOD(dout[18:17]),
        .DOE(dout[20:19]),
        .DOF({\dout[0]_0 [25],dout[21]}),
        .DOG(dout[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[29:28]),
        .DIB(din[31:30]),
        .DIC(din[33:32]),
        .DID(din[35:34]),
        .DIE(din[37:36]),
        .DIF(din[39:38]),
        .DIG(din[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[25:24]),
        .DOB(dout[27:26]),
        .DOC({\dout[0]_0 [33],dout[28]}),
        .DOD(dout[30:29]),
        .DOE(dout[32:31]),
        .DOF(dout[34:33]),
        .DOG({\dout[0]_0 [41],dout[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[43:42]),
        .DIB(din[45:44]),
        .DIC(din[47:46]),
        .DID(din[49:48]),
        .DIE(din[51:50]),
        .DIF(din[53:52]),
        .DIG(din[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[37:36]),
        .DOB(dout[39:38]),
        .DOC(dout[41:40]),
        .DOD({\dout[0]_0 [49],dout[42]}),
        .DOE(dout[44:43]),
        .DOF(dout[46:45]),
        .DOG(dout[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[57:56]),
        .DIB(din[59:58]),
        .DIC(din[61:60]),
        .DID(din[63:62]),
        .DIE(din[65:64]),
        .DIF(din[67:66]),
        .DIG(din[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [57],dout[49]}),
        .DOB(dout[51:50]),
        .DOC(dout[53:52]),
        .DOD(dout[55:54]),
        .DOE({\dout[0]_0 [65],dout[56]}),
        .DOF(dout[58:57]),
        .DOG(dout[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[71:70]),
        .DIB(din[73:72]),
        .DIC(din[75:74]),
        .DID(din[77:76]),
        .DIE(din[79:78]),
        .DIF(din[81:80]),
        .DIG(din[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[62:61]),
        .DOB({\dout[0]_0 [73],dout[63]}),
        .DOC(dout[65:64]),
        .DOD(dout[67:66]),
        .DOE(dout[69:68]),
        .DOF({\dout[0]_0 [81],dout[70]}),
        .DOG(dout[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[85:84]),
        .DIB(din[87:86]),
        .DIC(din[89:88]),
        .DID(din[91:90]),
        .DIE(din[93:92]),
        .DIF(din[95:94]),
        .DIG(din[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[74:73]),
        .DOB(dout[76:75]),
        .DOC({\dout[0]_0 [89],dout[77]}),
        .DOD(dout[79:78]),
        .DOE(dout[81:80]),
        .DOF(dout[83:82]),
        .DOG({\dout[0]_0 [97],dout[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[99:98]),
        .DIB(din[101:100]),
        .DIC(din[103:102]),
        .DID(din[105:104]),
        .DIE(din[107:106]),
        .DIF(din[109:108]),
        .DIG(din[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[86:85]),
        .DOB(dout[88:87]),
        .DOC(dout[90:89]),
        .DOD({\dout[0]_0 [105],dout[91]}),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ptp_rd_en_i_1
       (.I0(lbus_ena[2]),
        .I1(ptp_rd_en_reg),
        .I2(ptp_rd_en_i_3_n_0),
        .I3(lbus_ena[1]),
        .I4(ptp_rd_en_reg_0),
        .I5(ptp_rd_en_i_5_n_0),
        .O(ptp_rd_en_i_5_0));
  LUT5 #(
    .INIT(32'h00000454)) 
    ptp_rd_en_i_3
       (.I0(\axis_tkeep[63]_i_6_n_0 ),
        .I1(\axis_tkeep[63]_i_5_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .I4(ptp_rd_en_reg_1),
        .O(ptp_rd_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001510)) 
    ptp_rd_en_i_5
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[1] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\axis_tkeep[15]_i_3_n_0 ),
        .I4(ptp_rd_en_i_9_n_0),
        .O(ptp_rd_en_i_5_n_0));
  LUT4 #(
    .INIT(16'hC840)) 
    ptp_rd_en_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC480)) 
    ptp_rd_en_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rd_ptr_reg[0]_0 [50]),
        .O(\rot_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_9
       (.I0(dout[115]),
        .I1(\rot_reg[0]_147 ),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rot_reg[1]_2 [115]),
        .I4(ptp_rd_en_i_5_1),
        .O(ptp_rd_en_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A222A222A222)) 
    \rd_ptr[2]_i_1 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(dout[118]),
        .I2(\rd_ptr_reg[2]_2 ),
        .I3(\rd_ptr[2]_i_5__1_n_0 ),
        .I4(Q[0]),
        .I5(\rd_ptr[2]_i_6_n_0 ),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h8A880000FFFF0000)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(\rd_ptr[2]_i_3__2_n_0 ),
        .I2(Q[0]),
        .I3(\rd_ptr[2]_i_4__2_n_0 ),
        .I4(data_valid[2]),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_3__2 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\axis_tdata_reg[504] ),
        .O(\rd_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0222B0330020BF30)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h04004440707F6660)) 
    \rd_ptr[2]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000060666F60)) 
    \rd_ptr[2]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_19_n_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_5__1 
       (.I0(\rot_reg[0]_147 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\rd_ptr_reg[2]_3 ),
        .O(\rd_ptr[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000909900009F90)) 
    \rd_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rd_ptr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \rd_ptr[2]_i_7 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rd_ptr[2]_i_7_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(rd_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[0]_144 ),
        .I2(\rot_reg[0]_145 ),
        .I3(\rot_reg[0]_146 ),
        .I4(Q[0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_12 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_3 [33]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\rot_reg[0]_147 ),
        .I5(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[1]_2 [117]),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\rot_reg[1]_3 [34]),
        .I5(\rot_reg[1]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h7577555575777577)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [117]),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__0 
       (.I0(din[135]),
        .I1(full[1]),
        .I2(full[2]),
        .I3(\wr_ptr_reg[2]_0 ),
        .I4(full[0]),
        .I5(\wr_ptr[2]_i_7_n_0 ),
        .O(\wr_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_7 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_7_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_23
   (D,
    rx_clk_0,
    \wr_ptr_reg[2]_0 ,
    E,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot[1]_i_12 ,
    data_valid,
    dout,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[0]_4 ,
    SR,
    \axis_tkeep[63]_i_3 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    rx_clk_1,
    lbus_err,
    rx_clk_2,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \axis_tkeep_reg[22] ,
    rx_enaout0,
    full,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep[63]_i_3_0 ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rot_reg[1]_1 ,
    axis_tlast_reg,
    axis_tlast_reg_0,
    \rot_reg[1]_2 ,
    Q,
    \axis_tkeep[63]_i_17_0 ,
    axis_tlast_reg_1,
    axis_tlast_reg_2,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rot_reg[0]_124 ,
    \axis_tkeep_reg[8] ,
    \rot_reg[0]_125 ,
    axis_tlast_reg_3,
    \axis_tdata_reg[6] ,
    \axis_tdata_reg[3] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[248] ,
    \axis_tdata_reg[248]_0 ,
    \axis_tdata_reg[248]_1 ,
    \axis_tdata_reg[250] ,
    \axis_tdata_reg[251] ,
    \axis_tdata_reg[253] ,
    \axis_tdata_reg[255] ,
    \axis_tdata_reg[240] ,
    \axis_tdata_reg[242] ,
    \axis_tdata_reg[243] ,
    \axis_tdata_reg[245] ,
    \axis_tdata_reg[247] ,
    \axis_tdata_reg[232] ,
    \axis_tdata_reg[234] ,
    \axis_tdata_reg[235] ,
    \axis_tdata_reg[237] ,
    \axis_tdata_reg[239] ,
    \axis_tdata_reg[224] ,
    \axis_tdata_reg[226] ,
    \axis_tdata_reg[227] ,
    \axis_tdata_reg[229] ,
    \axis_tdata_reg[231] ,
    \axis_tdata_reg[216] ,
    \axis_tdata_reg[218] ,
    \axis_tdata_reg[219] ,
    \axis_tdata_reg[221] ,
    \axis_tdata_reg[223] ,
    \axis_tdata_reg[208] ,
    \axis_tdata_reg[210] ,
    \axis_tdata_reg[211] ,
    \axis_tdata_reg[213] ,
    \axis_tdata_reg[215] ,
    \axis_tdata_reg[200] ,
    \axis_tdata_reg[202] ,
    \axis_tdata_reg[203] ,
    \axis_tdata_reg[205] ,
    \axis_tdata_reg[207] ,
    \axis_tdata_reg[192] ,
    \axis_tdata_reg[194] ,
    \axis_tdata_reg[195] ,
    \axis_tdata_reg[197] ,
    \axis_tdata_reg[199] ,
    \axis_tdata_reg[184] ,
    \axis_tdata_reg[186] ,
    \axis_tdata_reg[187] ,
    \axis_tdata_reg[189] ,
    \axis_tdata_reg[191] ,
    \axis_tdata_reg[176] ,
    \axis_tdata_reg[178] ,
    \axis_tdata_reg[179] ,
    \axis_tdata_reg[181] ,
    \axis_tdata_reg[183] ,
    \axis_tdata_reg[168] ,
    \axis_tdata_reg[170] ,
    \axis_tdata_reg[171] ,
    \axis_tdata_reg[173] ,
    \axis_tdata_reg[175] ,
    \axis_tdata_reg[160] ,
    \axis_tdata_reg[162] ,
    \axis_tdata_reg[163] ,
    \axis_tdata_reg[165] ,
    \axis_tdata_reg[167] ,
    \axis_tdata_reg[152] ,
    \axis_tdata_reg[154] ,
    \axis_tdata_reg[155] ,
    \axis_tdata_reg[157] ,
    \axis_tdata_reg[159] ,
    \axis_tdata_reg[144] ,
    \axis_tdata_reg[146] ,
    \axis_tdata_reg[147] ,
    \axis_tdata_reg[149] ,
    \axis_tdata_reg[151] ,
    \axis_tdata_reg[136] ,
    \axis_tdata_reg[138] ,
    \axis_tdata_reg[139] ,
    \axis_tdata_reg[141] ,
    \axis_tdata_reg[143] ,
    \axis_tdata_reg[128] ,
    \axis_tdata_reg[130] ,
    \axis_tdata_reg[131] ,
    \axis_tdata_reg[133] ,
    \axis_tdata_reg[135] ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[22]_0 ,
    \axis_tkeep_reg[22]_1 ,
    \axis_tdata_reg[126] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[126]_0 ,
    \axis_tdata_reg[115] ,
    \axis_tdata_reg[118] ,
    \axis_tdata_reg[107] ,
    \axis_tdata_reg[110] ,
    \axis_tdata_reg[99] ,
    \axis_tdata_reg[102] ,
    \axis_tdata_reg[91] ,
    \axis_tdata_reg[94] ,
    \axis_tdata_reg[83] ,
    \axis_tdata_reg[86] ,
    \axis_tdata_reg[75] ,
    \axis_tdata_reg[78] ,
    \axis_tdata_reg[67] ,
    \axis_tdata_reg[70] ,
    \axis_tdata_reg[59] ,
    \axis_tdata_reg[62] ,
    \axis_tdata_reg[51] ,
    \axis_tdata_reg[54] ,
    \axis_tdata_reg[43] ,
    \axis_tdata_reg[46] ,
    \axis_tdata_reg[35] ,
    \axis_tdata_reg[38] ,
    \axis_tdata_reg[27] ,
    \axis_tdata_reg[30] ,
    \axis_tdata_reg[19] ,
    \axis_tdata_reg[22] ,
    \axis_tdata_reg[11] ,
    \axis_tdata_reg[14] ,
    \axis_tdata_reg[3]_0 ,
    \axis_tdata_reg[6]_0 ,
    \axis_tkeep_reg[8]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    rx_clk,
    \axis_tdata_reg[135]_0 );
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot[1]_i_12 ;
  output [0:0]data_valid;
  output [135:0]dout;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[0]_4 ;
  output [0:0]SR;
  output \axis_tkeep[63]_i_3 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output [111:0]rx_clk_1;
  output [0:0]lbus_err;
  output rx_clk_2;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  input [0:0]\axis_tkeep_reg[22] ;
  input rx_enaout0;
  input [2:0]full;
  input \rot_reg[0]_121 ;
  input \rot_reg[0]_122 ;
  input \rot_reg[0]_123 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [2:0]\axis_tkeep[63]_i_3_0 ;
  input [118:0]\rd_ptr_reg[0]_0 ;
  input \rd_ptr_reg[0]_1 ;
  input [34:0]\rot_reg[1]_1 ;
  input axis_tlast_reg;
  input axis_tlast_reg_0;
  input \rot_reg[1]_2 ;
  input [1:0]Q;
  input [35:0]\axis_tkeep[63]_i_17_0 ;
  input axis_tlast_reg_1;
  input axis_tlast_reg_2;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [0:0]\rd_ptr_reg[0]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rot_reg[0]_124 ;
  input \axis_tkeep_reg[8] ;
  input \rot_reg[0]_125 ;
  input axis_tlast_reg_3;
  input \axis_tdata_reg[6] ;
  input \axis_tdata_reg[3] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[248] ;
  input \axis_tdata_reg[248]_0 ;
  input \axis_tdata_reg[248]_1 ;
  input \axis_tdata_reg[250] ;
  input \axis_tdata_reg[251] ;
  input \axis_tdata_reg[253] ;
  input \axis_tdata_reg[255] ;
  input \axis_tdata_reg[240] ;
  input \axis_tdata_reg[242] ;
  input \axis_tdata_reg[243] ;
  input \axis_tdata_reg[245] ;
  input \axis_tdata_reg[247] ;
  input \axis_tdata_reg[232] ;
  input \axis_tdata_reg[234] ;
  input \axis_tdata_reg[235] ;
  input \axis_tdata_reg[237] ;
  input \axis_tdata_reg[239] ;
  input \axis_tdata_reg[224] ;
  input \axis_tdata_reg[226] ;
  input \axis_tdata_reg[227] ;
  input \axis_tdata_reg[229] ;
  input \axis_tdata_reg[231] ;
  input \axis_tdata_reg[216] ;
  input \axis_tdata_reg[218] ;
  input \axis_tdata_reg[219] ;
  input \axis_tdata_reg[221] ;
  input \axis_tdata_reg[223] ;
  input \axis_tdata_reg[208] ;
  input \axis_tdata_reg[210] ;
  input \axis_tdata_reg[211] ;
  input \axis_tdata_reg[213] ;
  input \axis_tdata_reg[215] ;
  input \axis_tdata_reg[200] ;
  input \axis_tdata_reg[202] ;
  input \axis_tdata_reg[203] ;
  input \axis_tdata_reg[205] ;
  input \axis_tdata_reg[207] ;
  input \axis_tdata_reg[192] ;
  input \axis_tdata_reg[194] ;
  input \axis_tdata_reg[195] ;
  input \axis_tdata_reg[197] ;
  input \axis_tdata_reg[199] ;
  input \axis_tdata_reg[184] ;
  input \axis_tdata_reg[186] ;
  input \axis_tdata_reg[187] ;
  input \axis_tdata_reg[189] ;
  input \axis_tdata_reg[191] ;
  input \axis_tdata_reg[176] ;
  input \axis_tdata_reg[178] ;
  input \axis_tdata_reg[179] ;
  input \axis_tdata_reg[181] ;
  input \axis_tdata_reg[183] ;
  input \axis_tdata_reg[168] ;
  input \axis_tdata_reg[170] ;
  input \axis_tdata_reg[171] ;
  input \axis_tdata_reg[173] ;
  input \axis_tdata_reg[175] ;
  input \axis_tdata_reg[160] ;
  input \axis_tdata_reg[162] ;
  input \axis_tdata_reg[163] ;
  input \axis_tdata_reg[165] ;
  input \axis_tdata_reg[167] ;
  input \axis_tdata_reg[152] ;
  input \axis_tdata_reg[154] ;
  input \axis_tdata_reg[155] ;
  input \axis_tdata_reg[157] ;
  input \axis_tdata_reg[159] ;
  input \axis_tdata_reg[144] ;
  input \axis_tdata_reg[146] ;
  input \axis_tdata_reg[147] ;
  input \axis_tdata_reg[149] ;
  input \axis_tdata_reg[151] ;
  input \axis_tdata_reg[136] ;
  input \axis_tdata_reg[138] ;
  input \axis_tdata_reg[139] ;
  input \axis_tdata_reg[141] ;
  input \axis_tdata_reg[143] ;
  input \axis_tdata_reg[128] ;
  input \axis_tdata_reg[130] ;
  input \axis_tdata_reg[131] ;
  input \axis_tdata_reg[133] ;
  input \axis_tdata_reg[135] ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[22]_0 ;
  input \axis_tkeep_reg[22]_1 ;
  input \axis_tdata_reg[126] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[126]_0 ;
  input \axis_tdata_reg[115] ;
  input \axis_tdata_reg[118] ;
  input \axis_tdata_reg[107] ;
  input \axis_tdata_reg[110] ;
  input \axis_tdata_reg[99] ;
  input \axis_tdata_reg[102] ;
  input \axis_tdata_reg[91] ;
  input \axis_tdata_reg[94] ;
  input \axis_tdata_reg[83] ;
  input \axis_tdata_reg[86] ;
  input \axis_tdata_reg[75] ;
  input \axis_tdata_reg[78] ;
  input \axis_tdata_reg[67] ;
  input \axis_tdata_reg[70] ;
  input \axis_tdata_reg[59] ;
  input \axis_tdata_reg[62] ;
  input \axis_tdata_reg[51] ;
  input \axis_tdata_reg[54] ;
  input \axis_tdata_reg[43] ;
  input \axis_tdata_reg[46] ;
  input \axis_tdata_reg[35] ;
  input \axis_tdata_reg[38] ;
  input \axis_tdata_reg[27] ;
  input \axis_tdata_reg[30] ;
  input \axis_tdata_reg[19] ;
  input \axis_tdata_reg[22] ;
  input \axis_tdata_reg[11] ;
  input \axis_tdata_reg[14] ;
  input \axis_tdata_reg[3]_0 ;
  input \axis_tdata_reg[6]_0 ;
  input \axis_tkeep_reg[8]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input rx_clk;
  input [135:0]\axis_tdata_reg[135]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[102] ;
  wire \axis_tdata_reg[107] ;
  wire \axis_tdata_reg[110] ;
  wire \axis_tdata_reg[115] ;
  wire \axis_tdata_reg[118] ;
  wire \axis_tdata_reg[11] ;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[126] ;
  wire \axis_tdata_reg[126]_0 ;
  wire \axis_tdata_reg[128] ;
  wire \axis_tdata_reg[130] ;
  wire \axis_tdata_reg[131] ;
  wire \axis_tdata_reg[133] ;
  wire \axis_tdata_reg[135] ;
  wire [135:0]\axis_tdata_reg[135]_0 ;
  wire \axis_tdata_reg[136] ;
  wire \axis_tdata_reg[138] ;
  wire \axis_tdata_reg[139] ;
  wire \axis_tdata_reg[141] ;
  wire \axis_tdata_reg[143] ;
  wire \axis_tdata_reg[144] ;
  wire \axis_tdata_reg[146] ;
  wire \axis_tdata_reg[147] ;
  wire \axis_tdata_reg[149] ;
  wire \axis_tdata_reg[14] ;
  wire \axis_tdata_reg[151] ;
  wire \axis_tdata_reg[152] ;
  wire \axis_tdata_reg[154] ;
  wire \axis_tdata_reg[155] ;
  wire \axis_tdata_reg[157] ;
  wire \axis_tdata_reg[159] ;
  wire \axis_tdata_reg[160] ;
  wire \axis_tdata_reg[162] ;
  wire \axis_tdata_reg[163] ;
  wire \axis_tdata_reg[165] ;
  wire \axis_tdata_reg[167] ;
  wire \axis_tdata_reg[168] ;
  wire \axis_tdata_reg[170] ;
  wire \axis_tdata_reg[171] ;
  wire \axis_tdata_reg[173] ;
  wire \axis_tdata_reg[175] ;
  wire \axis_tdata_reg[176] ;
  wire \axis_tdata_reg[178] ;
  wire \axis_tdata_reg[179] ;
  wire \axis_tdata_reg[181] ;
  wire \axis_tdata_reg[183] ;
  wire \axis_tdata_reg[184] ;
  wire \axis_tdata_reg[186] ;
  wire \axis_tdata_reg[187] ;
  wire \axis_tdata_reg[189] ;
  wire \axis_tdata_reg[191] ;
  wire \axis_tdata_reg[192] ;
  wire \axis_tdata_reg[194] ;
  wire \axis_tdata_reg[195] ;
  wire \axis_tdata_reg[197] ;
  wire \axis_tdata_reg[199] ;
  wire \axis_tdata_reg[19] ;
  wire \axis_tdata_reg[200] ;
  wire \axis_tdata_reg[202] ;
  wire \axis_tdata_reg[203] ;
  wire \axis_tdata_reg[205] ;
  wire \axis_tdata_reg[207] ;
  wire \axis_tdata_reg[208] ;
  wire \axis_tdata_reg[210] ;
  wire \axis_tdata_reg[211] ;
  wire \axis_tdata_reg[213] ;
  wire \axis_tdata_reg[215] ;
  wire \axis_tdata_reg[216] ;
  wire \axis_tdata_reg[218] ;
  wire \axis_tdata_reg[219] ;
  wire \axis_tdata_reg[221] ;
  wire \axis_tdata_reg[223] ;
  wire \axis_tdata_reg[224] ;
  wire \axis_tdata_reg[226] ;
  wire \axis_tdata_reg[227] ;
  wire \axis_tdata_reg[229] ;
  wire \axis_tdata_reg[22] ;
  wire \axis_tdata_reg[231] ;
  wire \axis_tdata_reg[232] ;
  wire \axis_tdata_reg[234] ;
  wire \axis_tdata_reg[235] ;
  wire \axis_tdata_reg[237] ;
  wire \axis_tdata_reg[239] ;
  wire \axis_tdata_reg[240] ;
  wire \axis_tdata_reg[242] ;
  wire \axis_tdata_reg[243] ;
  wire \axis_tdata_reg[245] ;
  wire \axis_tdata_reg[247] ;
  wire \axis_tdata_reg[248] ;
  wire \axis_tdata_reg[248]_0 ;
  wire \axis_tdata_reg[248]_1 ;
  wire \axis_tdata_reg[250] ;
  wire \axis_tdata_reg[251] ;
  wire \axis_tdata_reg[253] ;
  wire \axis_tdata_reg[255] ;
  wire \axis_tdata_reg[27] ;
  wire \axis_tdata_reg[30] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[35] ;
  wire \axis_tdata_reg[38] ;
  wire \axis_tdata_reg[3] ;
  wire \axis_tdata_reg[3]_0 ;
  wire \axis_tdata_reg[43] ;
  wire \axis_tdata_reg[46] ;
  wire \axis_tdata_reg[51] ;
  wire \axis_tdata_reg[54] ;
  wire \axis_tdata_reg[59] ;
  wire \axis_tdata_reg[62] ;
  wire \axis_tdata_reg[67] ;
  wire \axis_tdata_reg[6] ;
  wire \axis_tdata_reg[6]_0 ;
  wire \axis_tdata_reg[70] ;
  wire \axis_tdata_reg[75] ;
  wire \axis_tdata_reg[78] ;
  wire \axis_tdata_reg[83] ;
  wire \axis_tdata_reg[86] ;
  wire \axis_tdata_reg[91] ;
  wire \axis_tdata_reg[94] ;
  wire \axis_tdata_reg[99] ;
  wire [35:0]\axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_29_n_0 ;
  wire \axis_tkeep[63]_i_3 ;
  wire [2:0]\axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire [0:0]\axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire \axis_tkeep_reg[22]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[8] ;
  wire \axis_tkeep_reg[8]_0 ;
  wire axis_tlast_i_2_n_0;
  wire axis_tlast_i_4_n_0;
  wire axis_tlast_reg;
  wire axis_tlast_reg_0;
  wire axis_tlast_reg_1;
  wire axis_tlast_reg_2;
  wire axis_tlast_reg_3;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [4:4]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire [118:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire [0:0]\rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rot[1]_i_12 ;
  wire \rot[1]_i_4_n_0 ;
  wire \rot[1]_i_6_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire [34:0]\rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [111:0]rx_clk_1;
  wire rx_clk_2;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [26]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[102] ),
        .O(rx_clk_1[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [4]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[107] ),
        .O(rx_clk_1[26]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [19]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[110] ),
        .O(rx_clk_1[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [2]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[115] ),
        .O(rx_clk_1[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [12]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[118] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [28]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[11] ),
        .O(rx_clk_1[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [0]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[123] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [5]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[126]_0 ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [105]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[128] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [106]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[130] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [107]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[131] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [109]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[133] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [111]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[135] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [98]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[136] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [99]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[138] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [100]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[139] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [102]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[141] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [104]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[143] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [91]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[144] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [92]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[146] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [93]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[147] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [95]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[149] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [103]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[14] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [97]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[151] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [84]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[152] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [85]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[154] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [86]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[155] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [88]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[157] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [90]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[159] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [77]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[160] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [78]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[162] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [79]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[163] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [81]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[165] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [83]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[167] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [70]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[168] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [71]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[170] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [72]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[171] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [74]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[173] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [76]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[175] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [63]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[176] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [64]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[178] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [65]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[179] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [67]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[181] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [69]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[183] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [56]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[184] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [57]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[186] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [58]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[187] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [60]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[189] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [62]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[191] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [49]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[192] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [50]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[194] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [51]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[195] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [53]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[197] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [55]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[199] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [26]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[19] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [42]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[200] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [43]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[202] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [44]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[203] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [46]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[205] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [48]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[207] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [35]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[208] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [36]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[210] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [37]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[211] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [39]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[213] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [41]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[215] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [28]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[216] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [29]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[218] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [30]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[219] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [32]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[221] ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [34]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[223] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [21]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[224] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [22]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[226] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [23]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[227] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [25]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[229] ),
        .O(rx_clk_1[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [96]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[22] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [27]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[231] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [14]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[232] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [15]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[234] ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [16]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[235] ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [18]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[237] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [20]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[239] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [7]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[240] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [8]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[242] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [9]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[243] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [11]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[245] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [13]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[247] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [0]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[248]_1 ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[250] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [2]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[251] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [4]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[253] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [6]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[255] ),
        .O(rx_clk_1[111]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[120]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [105]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [30]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [31]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [110]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[112]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [98]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [28]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [29]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [103]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [91]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [26]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_88 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [27]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [96]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [24]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[27] ),
        .O(rx_clk_1[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [84]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [24]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [25]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [89]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [77]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [22]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [23]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [82]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[80]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [20]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [21]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [75]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[72]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [63]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [18]),
        .O(\rot_reg[0]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_68 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [19]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [89]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[30] ),
        .O(rx_clk_1[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [68]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [56]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [16]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [17]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [61]),
        .O(\rot_reg[0]_65 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [14]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [15]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [54]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [12]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_53 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [13]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[54]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [10]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [11]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[46]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_41 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [8]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [9]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[38]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [6]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [7]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[30]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_40 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [22]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[35] ),
        .O(rx_clk_1[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [4]),
        .O(\rot_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [5]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [2]),
        .O(\rot_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [3]),
        .O(\rot_reg[0]_29 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[14]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [0]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [1]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[6]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[125]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [31]),
        .O(\rot_reg[0]_120 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [82]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[38] ),
        .O(rx_clk_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[117]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [29]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [30]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[3]_0 ),
        .O(rx_clk_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[109]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [27]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[101]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [25]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[93]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [23]),
        .O(\rot_reg[0]_116 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[85]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [21]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[77]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [19]),
        .O(\rot_reg[0]_114 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [20]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[43] ),
        .O(rx_clk_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[69]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [17]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[61]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [15]),
        .O(\rot_reg[0]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[53]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [13]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[45]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [11]),
        .O(\rot_reg[0]_110 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [75]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[46] ),
        .O(rx_clk_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[37]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [9]),
        .O(\rot_reg[0]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[29]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [7]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[21]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [5]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[13]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [3]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_4 
       (.I0(axis_tlast_reg),
        .I1(dout[5]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [1]),
        .O(\rot_reg[0]_105 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [18]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[51] ),
        .O(rx_clk_1[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [68]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[54] ),
        .O(rx_clk_1[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [16]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[59] ),
        .O(rx_clk_1[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [61]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[62] ),
        .O(rx_clk_1[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [14]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[67] ),
        .O(rx_clk_1[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [110]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[6]_0 ),
        .O(rx_clk_1[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [54]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[70] ),
        .O(rx_clk_1[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [12]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[75] ),
        .O(rx_clk_1[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [47]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[78] ),
        .O(rx_clk_1[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [10]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[83] ),
        .O(rx_clk_1[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [40]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[86] ),
        .O(rx_clk_1[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [8]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[91] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [33]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[94] ),
        .O(rx_clk_1[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [6]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[99] ),
        .O(rx_clk_1[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[131]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\axis_tkeep[63]_i_17_0 [32]),
        .I3(axis_tlast_reg_0),
        .I4(\axis_tkeep_reg[8]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[17]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[18]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[19]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[22] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[21]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[22]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[23]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[25]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[26]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[27]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[29]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[30]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[31]_i_2 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_5 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [114]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_1 ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_6 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [113]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_8 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [112]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[31] ),
        .O(lbus_mty));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_12 
       (.I0(axis_tlast_reg_0),
        .I1(dout[128]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [112]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(axis_tlast_reg_0),
        .I1(dout[131]),
        .I2(axis_tlast_reg),
        .I3(\rot_reg[1]_1 [32]),
        .O(\rot_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_11 
       (.I0(data_valid),
        .I1(\axis_tkeep[63]_i_3_0 [2]),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_3_0 [0]),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_3_0 [1]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_27_n_0 ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_5_0 ),
        .I3(\axis_tkeep[63]_i_29_n_0 ),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_24 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\rot_reg[1]_1 [34]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h5410)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\axis_tkeep[63]_i_17_0 [35]),
        .O(\axis_tkeep[63]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\rd_ptr_reg[0]_0 [118]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(axis_tlast_i_2_n_0),
        .I2(axis_tlast_reg_2),
        .I3(\rot_reg[0]_1 ),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_4 ),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(axis_tlast_reg_1),
        .I2(axis_tlast_i_4_n_0),
        .I3(axis_tlast_reg_2),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h018945CD23AB67EF)) 
    axis_tlast_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .I4(\axis_tkeep[63]_i_17_0 [34]),
        .I5(\rd_ptr_reg[0]_0 [116]),
        .O(axis_tlast_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_4
       (.I0(dout[133]),
        .I1(axis_tlast_reg),
        .I2(axis_tlast_reg_0),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .I4(axis_tlast_reg_3),
        .O(axis_tlast_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_2
       (.I0(dout[134]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\rd_ptr_reg[0]_0 [117]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_9
       (.I0(axis_tlast_reg_0),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [117]),
        .O(\rot_reg[0]_103 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [1:0]),
        .DIB(\axis_tdata_reg[135]_0 [3:2]),
        .DIC(\axis_tdata_reg[135]_0 [5:4]),
        .DID(\axis_tdata_reg[135]_0 [7:6]),
        .DIE(\axis_tdata_reg[135]_0 [9:8]),
        .DIF(\axis_tdata_reg[135]_0 [11:10]),
        .DIG(\axis_tdata_reg[135]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [113:112]),
        .DIB(\axis_tdata_reg[135]_0 [115:114]),
        .DIC(\axis_tdata_reg[135]_0 [117:116]),
        .DID(\axis_tdata_reg[135]_0 [119:118]),
        .DIE(\axis_tdata_reg[135]_0 [121:120]),
        .DIF(\axis_tdata_reg[135]_0 [123:122]),
        .DIG(\axis_tdata_reg[135]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [127:126]),
        .DIB(\axis_tdata_reg[135]_0 [129:128]),
        .DIC(\axis_tdata_reg[135]_0 [131:130]),
        .DID(\axis_tdata_reg[135]_0 [133:132]),
        .DIE(\axis_tdata_reg[135]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [15:14]),
        .DIB(\axis_tdata_reg[135]_0 [17:16]),
        .DIC(\axis_tdata_reg[135]_0 [19:18]),
        .DID(\axis_tdata_reg[135]_0 [21:20]),
        .DIE(\axis_tdata_reg[135]_0 [23:22]),
        .DIF(\axis_tdata_reg[135]_0 [25:24]),
        .DIG(\axis_tdata_reg[135]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [29:28]),
        .DIB(\axis_tdata_reg[135]_0 [31:30]),
        .DIC(\axis_tdata_reg[135]_0 [33:32]),
        .DID(\axis_tdata_reg[135]_0 [35:34]),
        .DIE(\axis_tdata_reg[135]_0 [37:36]),
        .DIF(\axis_tdata_reg[135]_0 [39:38]),
        .DIG(\axis_tdata_reg[135]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [43:42]),
        .DIB(\axis_tdata_reg[135]_0 [45:44]),
        .DIC(\axis_tdata_reg[135]_0 [47:46]),
        .DID(\axis_tdata_reg[135]_0 [49:48]),
        .DIE(\axis_tdata_reg[135]_0 [51:50]),
        .DIF(\axis_tdata_reg[135]_0 [53:52]),
        .DIG(\axis_tdata_reg[135]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [57:56]),
        .DIB(\axis_tdata_reg[135]_0 [59:58]),
        .DIC(\axis_tdata_reg[135]_0 [61:60]),
        .DID(\axis_tdata_reg[135]_0 [63:62]),
        .DIE(\axis_tdata_reg[135]_0 [65:64]),
        .DIF(\axis_tdata_reg[135]_0 [67:66]),
        .DIG(\axis_tdata_reg[135]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [71:70]),
        .DIB(\axis_tdata_reg[135]_0 [73:72]),
        .DIC(\axis_tdata_reg[135]_0 [75:74]),
        .DID(\axis_tdata_reg[135]_0 [77:76]),
        .DIE(\axis_tdata_reg[135]_0 [79:78]),
        .DIF(\axis_tdata_reg[135]_0 [81:80]),
        .DIG(\axis_tdata_reg[135]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [85:84]),
        .DIB(\axis_tdata_reg[135]_0 [87:86]),
        .DIC(\axis_tdata_reg[135]_0 [89:88]),
        .DID(\axis_tdata_reg[135]_0 [91:90]),
        .DIE(\axis_tdata_reg[135]_0 [93:92]),
        .DIF(\axis_tdata_reg[135]_0 [95:94]),
        .DIG(\axis_tdata_reg[135]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [99:98]),
        .DIB(\axis_tdata_reg[135]_0 [101:100]),
        .DIC(\axis_tdata_reg[135]_0 [103:102]),
        .DID(\axis_tdata_reg[135]_0 [105:104]),
        .DIE(\axis_tdata_reg[135]_0 [107:106]),
        .DIF(\axis_tdata_reg[135]_0 [109:108]),
        .DIG(\axis_tdata_reg[135]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_4
       (.I0(dout[132]),
        .I1(\rot_reg[0]_125 ),
        .I2(\axis_tkeep_reg[8] ),
        .I3(\rd_ptr_reg[0]_0 [115]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_2));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h77720000FFFF0000)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .I4(data_valid),
        .I5(dout[135]),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h7700FF007200FF00)) 
    \rd_ptr[2]_i_1__3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\axis_tkeep[63]_i_3_0 [1]),
        .I4(\rd_ptr_reg[0]_0 [118]),
        .I5(\rd_ptr_reg[0]_1 ),
        .O(\wr_ptr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_ptr[2]_i_3__3 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(\rot[1]_i_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rd_ptr[2]_i_4 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[63]_i_3 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAA2A)) 
    \rot[1]_i_1 
       (.I0(\rot[1]_i_4_n_0 ),
        .I1(\rot_reg[1]_3 ),
        .I2(\rot[1]_i_6_n_0 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(\rd_ptr_reg[0]_2 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .I4(\rot_reg[0]_0 ),
        .O(\rot[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F200000000)) 
    \rot[1]_i_6 
       (.I0(\rot_reg[1]_1 [34]),
        .I1(axis_tlast_reg),
        .I2(dout[135]),
        .I3(axis_tlast_reg_0),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[0]_1 ),
        .O(\rot[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[0]_124 ),
        .I2(\axis_tkeep[63]_i_17_0 [33]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\rot_reg[0]_125 ),
        .I5(\rd_ptr_reg[0]_0 [115]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__1 
       (.I0(rx_enaout0),
        .I1(full[1]),
        .I2(full[2]),
        .I3(full[0]),
        .I4(\wr_ptr_reg[2]_0 ),
        .I5(\wr_ptr[2]_i_3_n_0 ),
        .O(\wr_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_6 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_24
   (D,
    rx_clk_0,
    full,
    rx_clk_1,
    rx_clk_2,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    rx_clk_3,
    lbus_err,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    \rot_reg[0]_147 ,
    \rot_reg[0]_148 ,
    \rot_reg[0]_149 ,
    \rot_reg[0]_150 ,
    \rot_reg[0]_151 ,
    \rot_reg[0]_152 ,
    \rot_reg[0]_153 ,
    \rot_reg[0]_154 ,
    \rot_reg[0]_155 ,
    \rot_reg[0]_156 ,
    \rot_reg[0]_157 ,
    \rot_reg[0]_158 ,
    \rot_reg[0]_159 ,
    \rot_reg[0]_160 ,
    \rot_reg[0]_161 ,
    \rot_reg[0]_162 ,
    \rot_reg[0]_163 ,
    \rot_reg[0]_164 ,
    \rot_reg[0]_165 ,
    \rot_reg[0]_166 ,
    \rot_reg[0]_167 ,
    \rot_reg[0]_168 ,
    \rot_reg[0]_169 ,
    \rot_reg[0]_170 ,
    \rot_reg[0]_171 ,
    \rot_reg[0]_172 ,
    rx_clk_4,
    rx_clk_5,
    rx_clk_6,
    \rot_reg[0]_173 ,
    \rot_reg[0]_174 ,
    \rot_reg[0]_175 ,
    \rot_reg[0]_176 ,
    \rot_reg[0]_177 ,
    \rot_reg[0]_178 ,
    \rot_reg[0]_179 ,
    \rot_reg[0]_180 ,
    \rot_reg[0]_181 ,
    \rot_reg[0]_182 ,
    \rot_reg[0]_183 ,
    \rot_reg[0]_184 ,
    \rot_reg[0]_185 ,
    \rot_reg[0]_186 ,
    \rot_reg[0]_187 ,
    \rot_reg[0]_188 ,
    \rot_reg[0]_189 ,
    \axis_tkeep_reg[38] ,
    rx_enaout0,
    \wr_ptr_reg[0]_0 ,
    dout,
    \axis_tkeep_reg[22] ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    Q,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[15] ,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_4 ,
    data_valid,
    \axis_tdata_reg[132] ,
    \axis_tdata_reg[134] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[377] ,
    \axis_tdata_reg[377]_0 ,
    \axis_tdata_reg[377]_1 ,
    \axis_tdata_reg[379] ,
    \axis_tdata_reg[381] ,
    \axis_tdata_reg[383] ,
    \axis_tdata_reg[369] ,
    \axis_tdata_reg[371] ,
    \axis_tdata_reg[373] ,
    \axis_tdata_reg[375] ,
    \axis_tdata_reg[361] ,
    \axis_tdata_reg[363] ,
    \axis_tdata_reg[365] ,
    \axis_tdata_reg[367] ,
    \axis_tdata_reg[353] ,
    \axis_tdata_reg[355] ,
    \axis_tdata_reg[357] ,
    \axis_tdata_reg[359] ,
    \axis_tdata_reg[345] ,
    \axis_tdata_reg[347] ,
    \axis_tdata_reg[349] ,
    \axis_tdata_reg[351] ,
    \axis_tdata_reg[337] ,
    \axis_tdata_reg[339] ,
    \axis_tdata_reg[341] ,
    \axis_tdata_reg[343] ,
    \axis_tdata_reg[329] ,
    \axis_tdata_reg[331] ,
    \axis_tdata_reg[333] ,
    \axis_tdata_reg[335] ,
    \axis_tdata_reg[321] ,
    \axis_tdata_reg[323] ,
    \axis_tdata_reg[325] ,
    \axis_tdata_reg[327] ,
    \axis_tdata_reg[313] ,
    \axis_tdata_reg[315] ,
    \axis_tdata_reg[317] ,
    \axis_tdata_reg[319] ,
    \axis_tdata_reg[305] ,
    \axis_tdata_reg[307] ,
    \axis_tdata_reg[309] ,
    \axis_tdata_reg[311] ,
    \axis_tdata_reg[297] ,
    \axis_tdata_reg[299] ,
    \axis_tdata_reg[301] ,
    \axis_tdata_reg[303] ,
    \axis_tdata_reg[289] ,
    \axis_tdata_reg[291] ,
    \axis_tdata_reg[293] ,
    \axis_tdata_reg[295] ,
    \axis_tdata_reg[281] ,
    \axis_tdata_reg[283] ,
    \axis_tdata_reg[285] ,
    \axis_tdata_reg[287] ,
    \axis_tdata_reg[273] ,
    \axis_tdata_reg[275] ,
    \axis_tdata_reg[277] ,
    \axis_tdata_reg[279] ,
    \axis_tdata_reg[265] ,
    \axis_tdata_reg[267] ,
    \axis_tdata_reg[269] ,
    \axis_tdata_reg[271] ,
    \axis_tdata_reg[257] ,
    \axis_tdata_reg[259] ,
    \axis_tdata_reg[261] ,
    \axis_tdata_reg[263] ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[38]_0 ,
    \axis_tdata_reg[249] ,
    \axis_tdata_reg[249]_0 ,
    \axis_tdata_reg[252] ,
    \axis_tdata_reg[254] ,
    \axis_tdata_reg[241] ,
    \axis_tdata_reg[244] ,
    \axis_tdata_reg[246] ,
    \axis_tdata_reg[233] ,
    \axis_tdata_reg[236] ,
    \axis_tdata_reg[238] ,
    \axis_tdata_reg[225] ,
    \axis_tdata_reg[228] ,
    \axis_tdata_reg[230] ,
    \axis_tdata_reg[217] ,
    \axis_tdata_reg[220] ,
    \axis_tdata_reg[222] ,
    \axis_tdata_reg[209] ,
    \axis_tdata_reg[212] ,
    \axis_tdata_reg[214] ,
    \axis_tdata_reg[201] ,
    \axis_tdata_reg[204] ,
    \axis_tdata_reg[206] ,
    \axis_tdata_reg[193] ,
    \axis_tdata_reg[196] ,
    \axis_tdata_reg[198] ,
    \axis_tdata_reg[185] ,
    \axis_tdata_reg[188] ,
    \axis_tdata_reg[190] ,
    \axis_tdata_reg[177] ,
    \axis_tdata_reg[180] ,
    \axis_tdata_reg[182] ,
    \axis_tdata_reg[169] ,
    \axis_tdata_reg[172] ,
    \axis_tdata_reg[174] ,
    \axis_tdata_reg[161] ,
    \axis_tdata_reg[164] ,
    \axis_tdata_reg[166] ,
    \axis_tdata_reg[153] ,
    \axis_tdata_reg[156] ,
    \axis_tdata_reg[158] ,
    \axis_tdata_reg[145] ,
    \axis_tdata_reg[148] ,
    \axis_tdata_reg[150] ,
    \axis_tdata_reg[137] ,
    \axis_tdata_reg[140] ,
    \axis_tdata_reg[142] ,
    \axis_tdata_reg[129] ,
    \axis_tdata_reg[132]_0 ,
    \axis_tdata_reg[134]_0 ,
    \axis_tkeep_reg[22]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep_reg[15]_0 ,
    axis_tlast_reg,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[263]_0 );
  output [11:0]D;
  output [1:0]rx_clk_0;
  output [0:0]full;
  output rx_clk_1;
  output [118:0]rx_clk_2;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output [111:0]rx_clk_3;
  output [0:0]lbus_err;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  output \rot_reg[0]_144 ;
  output \rot_reg[0]_145 ;
  output \rot_reg[0]_146 ;
  output \rot_reg[0]_147 ;
  output \rot_reg[0]_148 ;
  output \rot_reg[0]_149 ;
  output \rot_reg[0]_150 ;
  output \rot_reg[0]_151 ;
  output \rot_reg[0]_152 ;
  output \rot_reg[0]_153 ;
  output \rot_reg[0]_154 ;
  output \rot_reg[0]_155 ;
  output \rot_reg[0]_156 ;
  output \rot_reg[0]_157 ;
  output \rot_reg[0]_158 ;
  output \rot_reg[0]_159 ;
  output \rot_reg[0]_160 ;
  output \rot_reg[0]_161 ;
  output \rot_reg[0]_162 ;
  output \rot_reg[0]_163 ;
  output \rot_reg[0]_164 ;
  output \rot_reg[0]_165 ;
  output \rot_reg[0]_166 ;
  output \rot_reg[0]_167 ;
  output \rot_reg[0]_168 ;
  output \rot_reg[0]_169 ;
  output \rot_reg[0]_170 ;
  output \rot_reg[0]_171 ;
  output \rot_reg[0]_172 ;
  output rx_clk_4;
  output rx_clk_5;
  output rx_clk_6;
  output \rot_reg[0]_173 ;
  output \rot_reg[0]_174 ;
  output \rot_reg[0]_175 ;
  output \rot_reg[0]_176 ;
  output \rot_reg[0]_177 ;
  output \rot_reg[0]_178 ;
  output \rot_reg[0]_179 ;
  output \rot_reg[0]_180 ;
  output \rot_reg[0]_181 ;
  output \rot_reg[0]_182 ;
  output \rot_reg[0]_183 ;
  output \rot_reg[0]_184 ;
  output \rot_reg[0]_185 ;
  output \rot_reg[0]_186 ;
  output \rot_reg[0]_187 ;
  output \rot_reg[0]_188 ;
  output \rot_reg[0]_189 ;
  input [1:0]\axis_tkeep_reg[38] ;
  input rx_enaout0;
  input [2:0]\wr_ptr_reg[0]_0 ;
  input [52:0]dout;
  input \axis_tkeep_reg[22] ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input [1:0]Q;
  input [135:0]\axis_tkeep_reg[31] ;
  input [34:0]\axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[15] ;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_4 ;
  input [2:0]data_valid;
  input \axis_tdata_reg[132] ;
  input \axis_tdata_reg[134] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[377] ;
  input \axis_tdata_reg[377]_0 ;
  input \axis_tdata_reg[377]_1 ;
  input \axis_tdata_reg[379] ;
  input \axis_tdata_reg[381] ;
  input \axis_tdata_reg[383] ;
  input \axis_tdata_reg[369] ;
  input \axis_tdata_reg[371] ;
  input \axis_tdata_reg[373] ;
  input \axis_tdata_reg[375] ;
  input \axis_tdata_reg[361] ;
  input \axis_tdata_reg[363] ;
  input \axis_tdata_reg[365] ;
  input \axis_tdata_reg[367] ;
  input \axis_tdata_reg[353] ;
  input \axis_tdata_reg[355] ;
  input \axis_tdata_reg[357] ;
  input \axis_tdata_reg[359] ;
  input \axis_tdata_reg[345] ;
  input \axis_tdata_reg[347] ;
  input \axis_tdata_reg[349] ;
  input \axis_tdata_reg[351] ;
  input \axis_tdata_reg[337] ;
  input \axis_tdata_reg[339] ;
  input \axis_tdata_reg[341] ;
  input \axis_tdata_reg[343] ;
  input \axis_tdata_reg[329] ;
  input \axis_tdata_reg[331] ;
  input \axis_tdata_reg[333] ;
  input \axis_tdata_reg[335] ;
  input \axis_tdata_reg[321] ;
  input \axis_tdata_reg[323] ;
  input \axis_tdata_reg[325] ;
  input \axis_tdata_reg[327] ;
  input \axis_tdata_reg[313] ;
  input \axis_tdata_reg[315] ;
  input \axis_tdata_reg[317] ;
  input \axis_tdata_reg[319] ;
  input \axis_tdata_reg[305] ;
  input \axis_tdata_reg[307] ;
  input \axis_tdata_reg[309] ;
  input \axis_tdata_reg[311] ;
  input \axis_tdata_reg[297] ;
  input \axis_tdata_reg[299] ;
  input \axis_tdata_reg[301] ;
  input \axis_tdata_reg[303] ;
  input \axis_tdata_reg[289] ;
  input \axis_tdata_reg[291] ;
  input \axis_tdata_reg[293] ;
  input \axis_tdata_reg[295] ;
  input \axis_tdata_reg[281] ;
  input \axis_tdata_reg[283] ;
  input \axis_tdata_reg[285] ;
  input \axis_tdata_reg[287] ;
  input \axis_tdata_reg[273] ;
  input \axis_tdata_reg[275] ;
  input \axis_tdata_reg[277] ;
  input \axis_tdata_reg[279] ;
  input \axis_tdata_reg[265] ;
  input \axis_tdata_reg[267] ;
  input \axis_tdata_reg[269] ;
  input \axis_tdata_reg[271] ;
  input \axis_tdata_reg[257] ;
  input \axis_tdata_reg[259] ;
  input \axis_tdata_reg[261] ;
  input \axis_tdata_reg[263] ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[38]_0 ;
  input \axis_tdata_reg[249] ;
  input \axis_tdata_reg[249]_0 ;
  input \axis_tdata_reg[252] ;
  input \axis_tdata_reg[254] ;
  input \axis_tdata_reg[241] ;
  input \axis_tdata_reg[244] ;
  input \axis_tdata_reg[246] ;
  input \axis_tdata_reg[233] ;
  input \axis_tdata_reg[236] ;
  input \axis_tdata_reg[238] ;
  input \axis_tdata_reg[225] ;
  input \axis_tdata_reg[228] ;
  input \axis_tdata_reg[230] ;
  input \axis_tdata_reg[217] ;
  input \axis_tdata_reg[220] ;
  input \axis_tdata_reg[222] ;
  input \axis_tdata_reg[209] ;
  input \axis_tdata_reg[212] ;
  input \axis_tdata_reg[214] ;
  input \axis_tdata_reg[201] ;
  input \axis_tdata_reg[204] ;
  input \axis_tdata_reg[206] ;
  input \axis_tdata_reg[193] ;
  input \axis_tdata_reg[196] ;
  input \axis_tdata_reg[198] ;
  input \axis_tdata_reg[185] ;
  input \axis_tdata_reg[188] ;
  input \axis_tdata_reg[190] ;
  input \axis_tdata_reg[177] ;
  input \axis_tdata_reg[180] ;
  input \axis_tdata_reg[182] ;
  input \axis_tdata_reg[169] ;
  input \axis_tdata_reg[172] ;
  input \axis_tdata_reg[174] ;
  input \axis_tdata_reg[161] ;
  input \axis_tdata_reg[164] ;
  input \axis_tdata_reg[166] ;
  input \axis_tdata_reg[153] ;
  input \axis_tdata_reg[156] ;
  input \axis_tdata_reg[158] ;
  input \axis_tdata_reg[145] ;
  input \axis_tdata_reg[148] ;
  input \axis_tdata_reg[150] ;
  input \axis_tdata_reg[137] ;
  input \axis_tdata_reg[140] ;
  input \axis_tdata_reg[142] ;
  input \axis_tdata_reg[129] ;
  input \axis_tdata_reg[132]_0 ;
  input \axis_tdata_reg[134]_0 ;
  input \axis_tkeep_reg[22]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep_reg[15]_0 ;
  input axis_tlast_reg;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[263]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[129] ;
  wire \axis_tdata_reg[132] ;
  wire \axis_tdata_reg[132]_0 ;
  wire \axis_tdata_reg[134] ;
  wire \axis_tdata_reg[134]_0 ;
  wire \axis_tdata_reg[137] ;
  wire \axis_tdata_reg[140] ;
  wire \axis_tdata_reg[142] ;
  wire \axis_tdata_reg[145] ;
  wire \axis_tdata_reg[148] ;
  wire \axis_tdata_reg[150] ;
  wire \axis_tdata_reg[153] ;
  wire \axis_tdata_reg[156] ;
  wire \axis_tdata_reg[158] ;
  wire \axis_tdata_reg[161] ;
  wire \axis_tdata_reg[164] ;
  wire \axis_tdata_reg[166] ;
  wire \axis_tdata_reg[169] ;
  wire \axis_tdata_reg[172] ;
  wire \axis_tdata_reg[174] ;
  wire \axis_tdata_reg[177] ;
  wire \axis_tdata_reg[180] ;
  wire \axis_tdata_reg[182] ;
  wire \axis_tdata_reg[185] ;
  wire \axis_tdata_reg[188] ;
  wire \axis_tdata_reg[190] ;
  wire \axis_tdata_reg[193] ;
  wire \axis_tdata_reg[196] ;
  wire \axis_tdata_reg[198] ;
  wire \axis_tdata_reg[201] ;
  wire \axis_tdata_reg[204] ;
  wire \axis_tdata_reg[206] ;
  wire \axis_tdata_reg[209] ;
  wire \axis_tdata_reg[212] ;
  wire \axis_tdata_reg[214] ;
  wire \axis_tdata_reg[217] ;
  wire \axis_tdata_reg[220] ;
  wire \axis_tdata_reg[222] ;
  wire \axis_tdata_reg[225] ;
  wire \axis_tdata_reg[228] ;
  wire \axis_tdata_reg[230] ;
  wire \axis_tdata_reg[233] ;
  wire \axis_tdata_reg[236] ;
  wire \axis_tdata_reg[238] ;
  wire \axis_tdata_reg[241] ;
  wire \axis_tdata_reg[244] ;
  wire \axis_tdata_reg[246] ;
  wire \axis_tdata_reg[249] ;
  wire \axis_tdata_reg[249]_0 ;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[254] ;
  wire \axis_tdata_reg[257] ;
  wire \axis_tdata_reg[259] ;
  wire \axis_tdata_reg[261] ;
  wire \axis_tdata_reg[263] ;
  wire [135:0]\axis_tdata_reg[263]_0 ;
  wire \axis_tdata_reg[265] ;
  wire \axis_tdata_reg[267] ;
  wire \axis_tdata_reg[269] ;
  wire \axis_tdata_reg[271] ;
  wire \axis_tdata_reg[273] ;
  wire \axis_tdata_reg[275] ;
  wire \axis_tdata_reg[277] ;
  wire \axis_tdata_reg[279] ;
  wire \axis_tdata_reg[281] ;
  wire \axis_tdata_reg[283] ;
  wire \axis_tdata_reg[285] ;
  wire \axis_tdata_reg[287] ;
  wire \axis_tdata_reg[289] ;
  wire \axis_tdata_reg[291] ;
  wire \axis_tdata_reg[293] ;
  wire \axis_tdata_reg[295] ;
  wire \axis_tdata_reg[297] ;
  wire \axis_tdata_reg[299] ;
  wire \axis_tdata_reg[301] ;
  wire \axis_tdata_reg[303] ;
  wire \axis_tdata_reg[305] ;
  wire \axis_tdata_reg[307] ;
  wire \axis_tdata_reg[309] ;
  wire \axis_tdata_reg[311] ;
  wire \axis_tdata_reg[313] ;
  wire \axis_tdata_reg[315] ;
  wire \axis_tdata_reg[317] ;
  wire \axis_tdata_reg[319] ;
  wire \axis_tdata_reg[321] ;
  wire \axis_tdata_reg[323] ;
  wire \axis_tdata_reg[325] ;
  wire \axis_tdata_reg[327] ;
  wire \axis_tdata_reg[329] ;
  wire \axis_tdata_reg[331] ;
  wire \axis_tdata_reg[333] ;
  wire \axis_tdata_reg[335] ;
  wire \axis_tdata_reg[337] ;
  wire \axis_tdata_reg[339] ;
  wire \axis_tdata_reg[341] ;
  wire \axis_tdata_reg[343] ;
  wire \axis_tdata_reg[345] ;
  wire \axis_tdata_reg[347] ;
  wire \axis_tdata_reg[349] ;
  wire \axis_tdata_reg[351] ;
  wire \axis_tdata_reg[353] ;
  wire \axis_tdata_reg[355] ;
  wire \axis_tdata_reg[357] ;
  wire \axis_tdata_reg[359] ;
  wire \axis_tdata_reg[361] ;
  wire \axis_tdata_reg[363] ;
  wire \axis_tdata_reg[365] ;
  wire \axis_tdata_reg[367] ;
  wire \axis_tdata_reg[369] ;
  wire \axis_tdata_reg[371] ;
  wire \axis_tdata_reg[373] ;
  wire \axis_tdata_reg[375] ;
  wire \axis_tdata_reg[377] ;
  wire \axis_tdata_reg[377]_0 ;
  wire \axis_tdata_reg[377]_1 ;
  wire \axis_tdata_reg[379] ;
  wire \axis_tdata_reg[381] ;
  wire \axis_tdata_reg[383] ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire [135:0]\axis_tkeep_reg[31] ;
  wire [34:0]\axis_tkeep_reg[31]_0 ;
  wire [1:0]\axis_tkeep_reg[38] ;
  wire \axis_tkeep_reg[38]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire axis_tlast_reg;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [52:0]dout;
  wire [129:1]\dout[2]_2 ;
  wire [0:0]full;
  wire [0:0]lbus_err;
  wire [9:9]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_148 ;
  wire \rot_reg[0]_149 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_150 ;
  wire \rot_reg[0]_151 ;
  wire \rot_reg[0]_152 ;
  wire \rot_reg[0]_153 ;
  wire \rot_reg[0]_154 ;
  wire \rot_reg[0]_155 ;
  wire \rot_reg[0]_156 ;
  wire \rot_reg[0]_157 ;
  wire \rot_reg[0]_158 ;
  wire \rot_reg[0]_159 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_160 ;
  wire \rot_reg[0]_161 ;
  wire \rot_reg[0]_162 ;
  wire \rot_reg[0]_163 ;
  wire \rot_reg[0]_164 ;
  wire \rot_reg[0]_165 ;
  wire \rot_reg[0]_166 ;
  wire \rot_reg[0]_167 ;
  wire \rot_reg[0]_168 ;
  wire \rot_reg[0]_169 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_170 ;
  wire \rot_reg[0]_171 ;
  wire \rot_reg[0]_172 ;
  wire \rot_reg[0]_173 ;
  wire \rot_reg[0]_174 ;
  wire \rot_reg[0]_175 ;
  wire \rot_reg[0]_176 ;
  wire \rot_reg[0]_177 ;
  wire \rot_reg[0]_178 ;
  wire \rot_reg[0]_179 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_180 ;
  wire \rot_reg[0]_181 ;
  wire \rot_reg[0]_182 ;
  wire \rot_reg[0]_183 ;
  wire \rot_reg[0]_184 ;
  wire \rot_reg[0]_185 ;
  wire \rot_reg[0]_186 ;
  wire \rot_reg[0]_187 ;
  wire \rot_reg[0]_188 ;
  wire \rot_reg[0]_189 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire [1:0]rx_clk_0;
  wire rx_clk_1;
  wire [118:0]rx_clk_2;
  wire [111:0]rx_clk_3;
  wire rx_clk_4;
  wire rx_clk_5;
  wire rx_clk_6;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_3__1_n_0 ;
  wire [2:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_166 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[24]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [28]),
        .O(\rot_reg[0]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[14]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [18]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [4]),
        .O(\rot_reg[0]_175 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [20]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [114]),
        .O(\rot_reg[0]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[7]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [9]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [10]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [2]),
        .O(\rot_reg[0]_174 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[10]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [12]),
        .O(\rot_reg[0]_113 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [28]),
        .O(\rot_reg[0]_187 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[0]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [2]),
        .O(\rot_reg[0]_108 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [0]),
        .O(\rot_reg[0]_173 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[3]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [4]),
        .O(\rot_reg[0]_109 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[129] ),
        .O(rx_clk_3[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[101]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [116]),
        .O(\rot_reg[0]_165 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(rx_clk_2[108]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [31]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[132]_0 ),
        .O(rx_clk_3[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(rx_clk_2[110]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [126]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[134]_0 ),
        .O(rx_clk_3[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[137] ),
        .O(rx_clk_3[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(rx_clk_2[101]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [29]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[140] ),
        .O(rx_clk_3[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(rx_clk_2[103]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [118]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[142] ),
        .O(rx_clk_3[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[145] ),
        .O(rx_clk_3[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(rx_clk_2[94]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [27]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[148] ),
        .O(rx_clk_3[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(rx_clk_2[96]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [110]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[150] ),
        .O(rx_clk_3[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[153] ),
        .O(rx_clk_3[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(rx_clk_2[87]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [25]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[156] ),
        .O(rx_clk_3[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(rx_clk_2[89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [102]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[158] ),
        .O(rx_clk_3[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[161] ),
        .O(rx_clk_3[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(rx_clk_2[80]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [23]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[164] ),
        .O(rx_clk_3[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(rx_clk_2[82]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [94]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[166] ),
        .O(rx_clk_3[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[169] ),
        .O(rx_clk_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[91]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_158 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(rx_clk_2[73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [21]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[172] ),
        .O(rx_clk_3[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(rx_clk_2[75]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [86]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[174] ),
        .O(rx_clk_3[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[177] ),
        .O(rx_clk_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_159 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(rx_clk_2[66]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [19]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[180] ),
        .O(rx_clk_3[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(rx_clk_2[68]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [78]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[182] ),
        .O(rx_clk_3[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[185] ),
        .O(rx_clk_3[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(rx_clk_2[59]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [17]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[188] ),
        .O(rx_clk_3[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [106]),
        .O(\rot_reg[0]_160 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(rx_clk_2[61]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [70]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[190] ),
        .O(rx_clk_3[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[193] ),
        .O(rx_clk_3[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(rx_clk_2[52]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [15]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[196] ),
        .O(rx_clk_3[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(rx_clk_2[54]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [62]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[198] ),
        .O(rx_clk_3[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [26]),
        .O(\rot_reg[0]_186 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [121]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_167 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[201] ),
        .O(rx_clk_3[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(rx_clk_2[45]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [13]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[204] ),
        .O(rx_clk_3[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(rx_clk_2[47]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [54]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[206] ),
        .O(rx_clk_3[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[209] ),
        .O(rx_clk_3[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[94]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [108]),
        .O(\rot_reg[0]_161 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(rx_clk_2[38]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [11]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[212] ),
        .O(rx_clk_3[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(rx_clk_2[40]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [46]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[214] ),
        .O(rx_clk_3[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[217] ),
        .O(rx_clk_3[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(rx_clk_2[31]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [9]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[220] ),
        .O(rx_clk_3[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(rx_clk_2[33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [38]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[222] ),
        .O(rx_clk_3[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[225] ),
        .O(rx_clk_3[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(rx_clk_2[24]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [7]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[228] ),
        .O(rx_clk_3[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(rx_clk_2[26]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [30]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[230] ),
        .O(rx_clk_3[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[233] ),
        .O(rx_clk_3[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(rx_clk_2[17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [5]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[236] ),
        .O(rx_clk_3[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(rx_clk_2[19]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [22]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[238] ),
        .O(rx_clk_3[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[241] ),
        .O(rx_clk_3[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(rx_clk_2[10]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [3]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[244] ),
        .O(rx_clk_3[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(rx_clk_2[12]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [14]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[246] ),
        .O(rx_clk_3[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[249]_0 ),
        .O(rx_clk_3[45]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[84]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_154 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(rx_clk_2[3]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [1]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[252] ),
        .O(rx_clk_3[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(rx_clk_2[5]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [6]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[254] ),
        .O(rx_clk_3[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[257] ),
        .O(rx_clk_3[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(rx_clk_2[107]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [123]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[259] ),
        .O(rx_clk_3[49]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [97]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_155 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(rx_clk_2[109]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [125]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[261] ),
        .O(rx_clk_3[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(rx_clk_2[111]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [127]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[263] ),
        .O(rx_clk_3[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[265] ),
        .O(rx_clk_3[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(rx_clk_2[100]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [115]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[267] ),
        .O(rx_clk_3[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(rx_clk_2[102]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [117]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[269] ),
        .O(rx_clk_3[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [98]),
        .O(\rot_reg[0]_156 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(rx_clk_2[104]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [119]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[271] ),
        .O(rx_clk_3[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[273] ),
        .O(rx_clk_3[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(rx_clk_2[93]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [107]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[275] ),
        .O(rx_clk_3[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(rx_clk_2[95]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [109]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[277] ),
        .O(rx_clk_3[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(rx_clk_2[97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [111]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[279] ),
        .O(rx_clk_3[59]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [24]),
        .O(\rot_reg[0]_185 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[281] ),
        .O(rx_clk_3[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(rx_clk_2[86]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [99]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[283] ),
        .O(rx_clk_3[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(rx_clk_2[88]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [101]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[285] ),
        .O(rx_clk_3[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(rx_clk_2[90]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [103]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[287] ),
        .O(rx_clk_3[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[289] ),
        .O(rx_clk_3[64]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[87]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [100]),
        .O(\rot_reg[0]_157 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(rx_clk_2[79]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [91]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[291] ),
        .O(rx_clk_3[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(rx_clk_2[81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [93]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[293] ),
        .O(rx_clk_3[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(rx_clk_2[83]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [95]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[295] ),
        .O(rx_clk_3[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[297] ),
        .O(rx_clk_3[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(rx_clk_2[72]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [83]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[299] ),
        .O(rx_clk_3[69]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [122]),
        .O(\rot_reg[0]_168 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(rx_clk_2[74]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [85]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[301] ),
        .O(rx_clk_3[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(rx_clk_2[76]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [87]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[303] ),
        .O(rx_clk_3[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[305] ),
        .O(rx_clk_3[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(rx_clk_2[65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [75]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[307] ),
        .O(rx_clk_3[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(rx_clk_2[67]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [77]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[309] ),
        .O(rx_clk_3[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(rx_clk_2[69]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [79]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[311] ),
        .O(rx_clk_3[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[313] ),
        .O(rx_clk_3[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(rx_clk_2[58]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [67]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[315] ),
        .O(rx_clk_3[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(rx_clk_2[60]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [69]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[317] ),
        .O(rx_clk_3[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(rx_clk_2[62]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [71]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[319] ),
        .O(rx_clk_3[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[321] ),
        .O(rx_clk_3[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(rx_clk_2[51]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [59]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[323] ),
        .O(rx_clk_3[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(rx_clk_2[53]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [61]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[325] ),
        .O(rx_clk_3[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(rx_clk_2[55]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [63]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[327] ),
        .O(rx_clk_3[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[329] ),
        .O(rx_clk_3[84]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[77]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_150 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(rx_clk_2[44]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [51]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[331] ),
        .O(rx_clk_3[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(rx_clk_2[46]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [53]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[333] ),
        .O(rx_clk_3[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(rx_clk_2[48]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [55]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[335] ),
        .O(rx_clk_3[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[337] ),
        .O(rx_clk_3[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(rx_clk_2[37]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [43]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[339] ),
        .O(rx_clk_3[89]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [89]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_151 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(rx_clk_2[39]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [45]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[341] ),
        .O(rx_clk_3[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(rx_clk_2[41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [47]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[343] ),
        .O(rx_clk_3[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[345] ),
        .O(rx_clk_3[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(rx_clk_2[30]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [35]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[347] ),
        .O(rx_clk_3[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(rx_clk_2[32]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [37]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[349] ),
        .O(rx_clk_3[94]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [90]),
        .O(\rot_reg[0]_152 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(rx_clk_2[34]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [39]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[351] ),
        .O(rx_clk_3[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[353] ),
        .O(rx_clk_3[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(rx_clk_2[23]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [27]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[355] ),
        .O(rx_clk_3[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(rx_clk_2[25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [29]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[357] ),
        .O(rx_clk_3[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(rx_clk_2[27]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [31]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[359] ),
        .O(rx_clk_3[99]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [22]),
        .O(\rot_reg[0]_184 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[361] ),
        .O(rx_clk_3[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(rx_clk_2[16]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [19]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[363] ),
        .O(rx_clk_3[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(rx_clk_2[18]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [21]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[365] ),
        .O(rx_clk_3[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(rx_clk_2[20]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [23]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[367] ),
        .O(rx_clk_3[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[369] ),
        .O(rx_clk_3[104]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[80]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [92]),
        .O(\rot_reg[0]_153 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(rx_clk_2[9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [11]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[371] ),
        .O(rx_clk_3[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(rx_clk_2[11]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [13]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[373] ),
        .O(rx_clk_3[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(rx_clk_2[13]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [15]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[375] ),
        .O(rx_clk_3[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[377]_1 ),
        .O(rx_clk_3[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(rx_clk_2[2]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [3]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[379] ),
        .O(rx_clk_3[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(rx_clk_2[4]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [5]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[381] ),
        .O(rx_clk_3[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(rx_clk_2[6]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [7]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[383] ),
        .O(rx_clk_3[111]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [121]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[45]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[46]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[110]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [126]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[111]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[47]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[98]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [113]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[42]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[43]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[103]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [118]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[104]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[44]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [30]),
        .O(\rot_reg[0]_188 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[91]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[39]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[40]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[96]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [110]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[97]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[41]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[84]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [97]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[70]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_146 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[36]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[37]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [102]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[90]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[38]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[77]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[33]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[34]),
        .O(\rot_reg[0]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [81]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_147 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[82]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [94]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[83]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[35]),
        .O(\rot_reg[0]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[70]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [81]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[30]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[31]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [82]),
        .O(\rot_reg[0]_148 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[75]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [86]),
        .O(\rot_reg[0]_69 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[76]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[32]),
        .O(\rot_reg[0]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[63]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [73]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[27]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[28]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[68]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [78]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[69]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [20]),
        .O(\rot_reg[0]_183 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[56]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [65]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[24]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[25]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[61]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [70]),
        .O(\rot_reg[0]_57 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[62]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[26]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [57]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [84]),
        .O(\rot_reg[0]_149 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[21]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[22]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[54]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [62]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[55]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[23]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[42]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[18]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[19]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[47]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [54]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[48]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[20]),
        .O(\rot_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[35]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [41]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[15]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[16]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[40]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [46]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[41]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[17]),
        .O(\rot_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[28]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[12]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[13]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [38]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[34]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[14]),
        .O(\rot_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[21]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [25]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[9]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[10]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[26]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [30]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[27]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[11]),
        .O(\rot_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[14]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [17]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[63]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[6]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[7]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[19]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [22]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[20]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[8]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[7]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [9]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[3]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[4]),
        .O(\rot_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_143 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[108]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [124]),
        .O(\rot_reg[0]_169 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[12]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [14]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[13]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[5]),
        .O(\rot_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[0]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [1]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[1]),
        .O(\rot_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [74]),
        .O(\rot_reg[0]_144 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[5]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [6]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[6]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[2]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [18]),
        .O(\rot_reg[0]_182 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[66]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [76]),
        .O(\rot_reg[0]_145 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[56]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_138 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [65]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_139 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [66]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [16]),
        .O(\rot_reg[0]_181 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[59]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [68]),
        .O(\rot_reg[0]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [58]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [14]),
        .O(\rot_reg[0]_180 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[52]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [60]),
        .O(\rot_reg[0]_137 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[42]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_130 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [50]),
        .O(\rot_reg[0]_132 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [12]),
        .O(\rot_reg[0]_179 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[45]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [52]),
        .O(\rot_reg[0]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[35]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [41]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [42]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [10]),
        .O(\rot_reg[0]_178 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[38]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [44]),
        .O(\rot_reg[0]_129 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[28]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [33]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[98]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [34]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [8]),
        .O(\rot_reg[0]_177 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[31]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [36]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[21]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [25]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [26]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [6]),
        .O(\rot_reg[0]_176 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [113]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_163 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[114]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31]_0 [32]),
        .O(\rot_reg[0]_189 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_11 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[113]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [130]),
        .O(\rot_reg[0]_172 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_12 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_171 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_13 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_170 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_4 
       (.I0(rx_clk_2[118]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(dout[52]),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(rx_clk_5));
  LUT6 #(
    .INIT(64'hFB73D951EA62C840)) 
    \axis_tkeep[31]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .I4(\axis_tkeep_reg[31] [135]),
        .I5(dout[52]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[22] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[33]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[34]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[35]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(\axis_tkeep_reg[38] [0]),
        .I3(lbus_mty),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[37]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[38]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[39]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[41]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[42]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[43]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[45]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[46]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[47]_i_2 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_5 
       (.I0(rx_clk_2[114]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [131]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[38]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[47] ),
        .O(lbus_mty));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_12 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(data_valid[0]),
        .I2(Q[0]),
        .I3(data_valid[1]),
        .I4(Q[1]),
        .I5(data_valid[2]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(rx_clk_2[116]),
        .I3(\rot_reg[1]_2 ),
        .I4(\axis_tkeep_reg[22] ),
        .I5(dout[51]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[114]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[49]),
        .O(\rot_reg[0]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[113]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[48]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot_reg[1]_2 ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[116]),
        .I3(\axis_tkeep_reg[31] [133]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[118]),
        .I3(dout[52]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[116]),
        .I3(dout[51]),
        .O(\rot_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_3
       (.I0(rx_clk_2[116]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tdata_reg[377]_0 ),
        .I3(dout[51]),
        .I4(axis_tlast_reg),
        .O(rx_clk_6));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_1
       (.I0(rx_clk_2[117]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [134]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_8
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[117]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31] [134]),
        .O(\rot_reg[0]_105 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [1:0]),
        .DIB(\axis_tdata_reg[263]_0 [3:2]),
        .DIC(\axis_tdata_reg[263]_0 [5:4]),
        .DID(\axis_tdata_reg[263]_0 [7:6]),
        .DIE(\axis_tdata_reg[263]_0 [9:8]),
        .DIF(\axis_tdata_reg[263]_0 [11:10]),
        .DIG(\axis_tdata_reg[263]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [1],rx_clk_2[0]}),
        .DOB(rx_clk_2[2:1]),
        .DOC(rx_clk_2[4:3]),
        .DOD(rx_clk_2[6:5]),
        .DOE({\dout[2]_2 [9],rx_clk_2[7]}),
        .DOF(rx_clk_2[9:8]),
        .DOG(rx_clk_2[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [113:112]),
        .DIB(\axis_tdata_reg[263]_0 [115:114]),
        .DIC(\axis_tdata_reg[263]_0 [117:116]),
        .DID(\axis_tdata_reg[263]_0 [119:118]),
        .DIE(\axis_tdata_reg[263]_0 [121:120]),
        .DIF(\axis_tdata_reg[263]_0 [123:122]),
        .DIG(\axis_tdata_reg[263]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [113],rx_clk_2[98]}),
        .DOB(rx_clk_2[100:99]),
        .DOC(rx_clk_2[102:101]),
        .DOD(rx_clk_2[104:103]),
        .DOE({\dout[2]_2 [121],rx_clk_2[105]}),
        .DOF(rx_clk_2[107:106]),
        .DOG(rx_clk_2[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [127:126]),
        .DIB(\axis_tdata_reg[263]_0 [129:128]),
        .DIC(\axis_tdata_reg[263]_0 [131:130]),
        .DID(\axis_tdata_reg[263]_0 [133:132]),
        .DIE(\axis_tdata_reg[263]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[111:110]),
        .DOB({\dout[2]_2 [129],rx_clk_2[112]}),
        .DOC(rx_clk_2[114:113]),
        .DOD(rx_clk_2[116:115]),
        .DOE(rx_clk_2[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [15:14]),
        .DIB(\axis_tdata_reg[263]_0 [17:16]),
        .DIC(\axis_tdata_reg[263]_0 [19:18]),
        .DID(\axis_tdata_reg[263]_0 [21:20]),
        .DIE(\axis_tdata_reg[263]_0 [23:22]),
        .DIF(\axis_tdata_reg[263]_0 [25:24]),
        .DIG(\axis_tdata_reg[263]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[13:12]),
        .DOB({\dout[2]_2 [17],rx_clk_2[14]}),
        .DOC(rx_clk_2[16:15]),
        .DOD(rx_clk_2[18:17]),
        .DOE(rx_clk_2[20:19]),
        .DOF({\dout[2]_2 [25],rx_clk_2[21]}),
        .DOG(rx_clk_2[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [29:28]),
        .DIB(\axis_tdata_reg[263]_0 [31:30]),
        .DIC(\axis_tdata_reg[263]_0 [33:32]),
        .DID(\axis_tdata_reg[263]_0 [35:34]),
        .DIE(\axis_tdata_reg[263]_0 [37:36]),
        .DIF(\axis_tdata_reg[263]_0 [39:38]),
        .DIG(\axis_tdata_reg[263]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[25:24]),
        .DOB(rx_clk_2[27:26]),
        .DOC({\dout[2]_2 [33],rx_clk_2[28]}),
        .DOD(rx_clk_2[30:29]),
        .DOE(rx_clk_2[32:31]),
        .DOF(rx_clk_2[34:33]),
        .DOG({\dout[2]_2 [41],rx_clk_2[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [43:42]),
        .DIB(\axis_tdata_reg[263]_0 [45:44]),
        .DIC(\axis_tdata_reg[263]_0 [47:46]),
        .DID(\axis_tdata_reg[263]_0 [49:48]),
        .DIE(\axis_tdata_reg[263]_0 [51:50]),
        .DIF(\axis_tdata_reg[263]_0 [53:52]),
        .DIG(\axis_tdata_reg[263]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[37:36]),
        .DOB(rx_clk_2[39:38]),
        .DOC(rx_clk_2[41:40]),
        .DOD({\dout[2]_2 [49],rx_clk_2[42]}),
        .DOE(rx_clk_2[44:43]),
        .DOF(rx_clk_2[46:45]),
        .DOG(rx_clk_2[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [57:56]),
        .DIB(\axis_tdata_reg[263]_0 [59:58]),
        .DIC(\axis_tdata_reg[263]_0 [61:60]),
        .DID(\axis_tdata_reg[263]_0 [63:62]),
        .DIE(\axis_tdata_reg[263]_0 [65:64]),
        .DIF(\axis_tdata_reg[263]_0 [67:66]),
        .DIG(\axis_tdata_reg[263]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [57],rx_clk_2[49]}),
        .DOB(rx_clk_2[51:50]),
        .DOC(rx_clk_2[53:52]),
        .DOD(rx_clk_2[55:54]),
        .DOE({\dout[2]_2 [65],rx_clk_2[56]}),
        .DOF(rx_clk_2[58:57]),
        .DOG(rx_clk_2[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [71:70]),
        .DIB(\axis_tdata_reg[263]_0 [73:72]),
        .DIC(\axis_tdata_reg[263]_0 [75:74]),
        .DID(\axis_tdata_reg[263]_0 [77:76]),
        .DIE(\axis_tdata_reg[263]_0 [79:78]),
        .DIF(\axis_tdata_reg[263]_0 [81:80]),
        .DIG(\axis_tdata_reg[263]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[62:61]),
        .DOB({\dout[2]_2 [73],rx_clk_2[63]}),
        .DOC(rx_clk_2[65:64]),
        .DOD(rx_clk_2[67:66]),
        .DOE(rx_clk_2[69:68]),
        .DOF({\dout[2]_2 [81],rx_clk_2[70]}),
        .DOG(rx_clk_2[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [85:84]),
        .DIB(\axis_tdata_reg[263]_0 [87:86]),
        .DIC(\axis_tdata_reg[263]_0 [89:88]),
        .DID(\axis_tdata_reg[263]_0 [91:90]),
        .DIE(\axis_tdata_reg[263]_0 [93:92]),
        .DIF(\axis_tdata_reg[263]_0 [95:94]),
        .DIG(\axis_tdata_reg[263]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[74:73]),
        .DOB(rx_clk_2[76:75]),
        .DOC({\dout[2]_2 [89],rx_clk_2[77]}),
        .DOD(rx_clk_2[79:78]),
        .DOE(rx_clk_2[81:80]),
        .DOF(rx_clk_2[83:82]),
        .DOG({\dout[2]_2 [97],rx_clk_2[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [99:98]),
        .DIB(\axis_tdata_reg[263]_0 [101:100]),
        .DIC(\axis_tdata_reg[263]_0 [103:102]),
        .DID(\axis_tdata_reg[263]_0 [105:104]),
        .DIE(\axis_tdata_reg[263]_0 [107:106]),
        .DIF(\axis_tdata_reg[263]_0 [109:108]),
        .DIG(\axis_tdata_reg[263]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[86:85]),
        .DOB(rx_clk_2[88:87]),
        .DOC(rx_clk_2[90:89]),
        .DOD({\dout[2]_2 [105],rx_clk_2[91]}),
        .DOE(rx_clk_2[93:92]),
        .DOF(rx_clk_2[95:94]),
        .DOG(rx_clk_2[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_2
       (.I0(rx_clk_2[115]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\axis_tkeep_reg[31] [132]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_4));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_10 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep_reg[31]_0 [33]),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep_reg[31] [132]),
        .I5(\rot_reg[0] ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \rot[1]_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[115]),
        .I3(dout[50]),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF2F2200000000)) 
    \rot[1]_i_5 
       (.I0(dout[52]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\rot_reg[1]_2 ),
        .I3(rx_clk_2[118]),
        .I4(\rot_reg[1]_3 ),
        .I5(\rot_reg[0] ),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__2 
       (.I0(rx_enaout0),
        .I1(full),
        .I2(\wr_ptr_reg[0]_0 [2]),
        .I3(\wr_ptr_reg[0]_0 [0]),
        .I4(\wr_ptr_reg[0]_0 [1]),
        .I5(\wr_ptr[2]_i_3__1_n_0 ),
        .O(\wr_ptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(full));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__1 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__1_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_25
   (D,
    lbus_mty,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0] ,
    dout,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    data_valid,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1]_2 ,
    rx_clk_0,
    lbus_err,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    rx_clk_1,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \axis_tkeep_reg[54] ,
    rx_enaout0,
    full,
    Q,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \axis_tdata_reg[376] ,
    \rot_reg[1]_6 ,
    \axis_tkeep[63]_i_4 ,
    \axis_tkeep_reg[37] ,
    \rot[1]_i_7 ,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    \axis_tdata_reg[506] ,
    \axis_tdata_reg[506]_0 ,
    \axis_tdata_reg[506]_1 ,
    \axis_tdata_reg[507] ,
    \axis_tdata_reg[508] ,
    \axis_tdata_reg[511] ,
    \axis_tdata_reg[498] ,
    \axis_tdata_reg[499] ,
    \axis_tdata_reg[500] ,
    \axis_tdata_reg[503] ,
    \axis_tdata_reg[490] ,
    \axis_tdata_reg[491] ,
    \axis_tdata_reg[492] ,
    \axis_tdata_reg[495] ,
    \axis_tdata_reg[482] ,
    \axis_tdata_reg[483] ,
    \axis_tdata_reg[484] ,
    \axis_tdata_reg[487] ,
    \axis_tdata_reg[474] ,
    \axis_tdata_reg[475] ,
    \axis_tdata_reg[476] ,
    \axis_tdata_reg[479] ,
    \axis_tdata_reg[466] ,
    \axis_tdata_reg[467] ,
    \axis_tdata_reg[468] ,
    \axis_tdata_reg[471] ,
    \axis_tdata_reg[458] ,
    \axis_tdata_reg[459] ,
    \axis_tdata_reg[460] ,
    \axis_tdata_reg[463] ,
    \axis_tdata_reg[450] ,
    \axis_tdata_reg[451] ,
    \axis_tdata_reg[452] ,
    \axis_tdata_reg[455] ,
    \axis_tdata_reg[442] ,
    \axis_tdata_reg[443] ,
    \axis_tdata_reg[444] ,
    \axis_tdata_reg[447] ,
    \axis_tdata_reg[434] ,
    \axis_tdata_reg[435] ,
    \axis_tdata_reg[436] ,
    \axis_tdata_reg[439] ,
    \axis_tdata_reg[426] ,
    \axis_tdata_reg[427] ,
    \axis_tdata_reg[428] ,
    \axis_tdata_reg[431] ,
    \axis_tdata_reg[418] ,
    \axis_tdata_reg[419] ,
    \axis_tdata_reg[420] ,
    \axis_tdata_reg[423] ,
    \axis_tdata_reg[410] ,
    \axis_tdata_reg[411] ,
    \axis_tdata_reg[412] ,
    \axis_tdata_reg[415] ,
    \axis_tdata_reg[402] ,
    \axis_tdata_reg[403] ,
    \axis_tdata_reg[404] ,
    \axis_tdata_reg[407] ,
    \axis_tdata_reg[394] ,
    \axis_tdata_reg[395] ,
    \axis_tdata_reg[396] ,
    \axis_tdata_reg[399] ,
    \axis_tdata_reg[386] ,
    \axis_tdata_reg[387] ,
    \axis_tdata_reg[388] ,
    \axis_tdata_reg[391] ,
    \axis_tkeep_reg[54]_0 ,
    \axis_tkeep_reg[54]_1 ,
    \axis_tdata_reg[262] ,
    \axis_tdata_reg[376]_0 ,
    \axis_tdata_reg[276] ,
    \axis_tdata_reg[258] ,
    \axis_tdata_reg[378] ,
    \axis_tdata_reg[380] ,
    \axis_tdata_reg[382] ,
    \axis_tdata_reg[368] ,
    \axis_tdata_reg[370] ,
    \axis_tdata_reg[372] ,
    \axis_tdata_reg[374] ,
    \axis_tdata_reg[360] ,
    \axis_tdata_reg[362] ,
    \axis_tdata_reg[364] ,
    \axis_tdata_reg[366] ,
    \axis_tdata_reg[352] ,
    \axis_tdata_reg[354] ,
    \axis_tdata_reg[356] ,
    \axis_tdata_reg[358] ,
    \axis_tdata_reg[344] ,
    \axis_tdata_reg[346] ,
    \axis_tdata_reg[348] ,
    \axis_tdata_reg[350] ,
    \axis_tdata_reg[336] ,
    \axis_tdata_reg[338] ,
    \axis_tdata_reg[340] ,
    \axis_tdata_reg[342] ,
    \axis_tdata_reg[328] ,
    \axis_tdata_reg[330] ,
    \axis_tdata_reg[332] ,
    \axis_tdata_reg[334] ,
    \axis_tdata_reg[320] ,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[326] ,
    \axis_tdata_reg[312] ,
    \axis_tdata_reg[314] ,
    \axis_tdata_reg[316] ,
    \axis_tdata_reg[318] ,
    \axis_tdata_reg[304] ,
    \axis_tdata_reg[306] ,
    \axis_tdata_reg[308] ,
    \axis_tdata_reg[310] ,
    \axis_tdata_reg[296] ,
    \axis_tdata_reg[298] ,
    \axis_tdata_reg[300] ,
    \axis_tdata_reg[302] ,
    \axis_tdata_reg[288] ,
    \axis_tdata_reg[290] ,
    \axis_tdata_reg[292] ,
    \axis_tdata_reg[294] ,
    \axis_tdata_reg[280] ,
    \axis_tdata_reg[282] ,
    \axis_tdata_reg[284] ,
    \axis_tdata_reg[286] ,
    \axis_tdata_reg[272] ,
    \axis_tdata_reg[274] ,
    \axis_tdata_reg[276]_0 ,
    \axis_tdata_reg[278] ,
    \axis_tdata_reg[264] ,
    \axis_tdata_reg[266] ,
    \axis_tdata_reg[268] ,
    \axis_tdata_reg[270] ,
    \axis_tdata_reg[256] ,
    \axis_tdata_reg[258]_0 ,
    \axis_tdata_reg[260] ,
    \axis_tdata_reg[262]_0 ,
    \axis_tkeep_reg[37]_0 ,
    \axis_tkeep_reg[36] ,
    \axis_tkeep_reg[36]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[252] ,
    ptp_rd_en_i_3,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[391]_0 );
  output [11:0]D;
  output [3:0]lbus_mty;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0] ;
  output [135:0]dout;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]data_valid;
  output [0:0]\rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1]_2 ;
  output [127:0]rx_clk_0;
  output [0:0]lbus_err;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output rx_clk_1;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  input [1:0]\axis_tkeep_reg[54] ;
  input rx_enaout0;
  input [2:0]full;
  input [1:0]Q;
  input [34:0]\axis_tkeep_reg[47] ;
  input [102:0]\axis_tkeep_reg[47]_0 ;
  input [35:0]\axis_tkeep_reg[47]_1 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \axis_tdata_reg[376] ;
  input \rot_reg[1]_6 ;
  input \axis_tkeep[63]_i_4 ;
  input \axis_tkeep_reg[37] ;
  input [2:0]\rot[1]_i_7 ;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input \axis_tdata_reg[506] ;
  input \axis_tdata_reg[506]_0 ;
  input \axis_tdata_reg[506]_1 ;
  input \axis_tdata_reg[507] ;
  input \axis_tdata_reg[508] ;
  input \axis_tdata_reg[511] ;
  input \axis_tdata_reg[498] ;
  input \axis_tdata_reg[499] ;
  input \axis_tdata_reg[500] ;
  input \axis_tdata_reg[503] ;
  input \axis_tdata_reg[490] ;
  input \axis_tdata_reg[491] ;
  input \axis_tdata_reg[492] ;
  input \axis_tdata_reg[495] ;
  input \axis_tdata_reg[482] ;
  input \axis_tdata_reg[483] ;
  input \axis_tdata_reg[484] ;
  input \axis_tdata_reg[487] ;
  input \axis_tdata_reg[474] ;
  input \axis_tdata_reg[475] ;
  input \axis_tdata_reg[476] ;
  input \axis_tdata_reg[479] ;
  input \axis_tdata_reg[466] ;
  input \axis_tdata_reg[467] ;
  input \axis_tdata_reg[468] ;
  input \axis_tdata_reg[471] ;
  input \axis_tdata_reg[458] ;
  input \axis_tdata_reg[459] ;
  input \axis_tdata_reg[460] ;
  input \axis_tdata_reg[463] ;
  input \axis_tdata_reg[450] ;
  input \axis_tdata_reg[451] ;
  input \axis_tdata_reg[452] ;
  input \axis_tdata_reg[455] ;
  input \axis_tdata_reg[442] ;
  input \axis_tdata_reg[443] ;
  input \axis_tdata_reg[444] ;
  input \axis_tdata_reg[447] ;
  input \axis_tdata_reg[434] ;
  input \axis_tdata_reg[435] ;
  input \axis_tdata_reg[436] ;
  input \axis_tdata_reg[439] ;
  input \axis_tdata_reg[426] ;
  input \axis_tdata_reg[427] ;
  input \axis_tdata_reg[428] ;
  input \axis_tdata_reg[431] ;
  input \axis_tdata_reg[418] ;
  input \axis_tdata_reg[419] ;
  input \axis_tdata_reg[420] ;
  input \axis_tdata_reg[423] ;
  input \axis_tdata_reg[410] ;
  input \axis_tdata_reg[411] ;
  input \axis_tdata_reg[412] ;
  input \axis_tdata_reg[415] ;
  input \axis_tdata_reg[402] ;
  input \axis_tdata_reg[403] ;
  input \axis_tdata_reg[404] ;
  input \axis_tdata_reg[407] ;
  input \axis_tdata_reg[394] ;
  input \axis_tdata_reg[395] ;
  input \axis_tdata_reg[396] ;
  input \axis_tdata_reg[399] ;
  input \axis_tdata_reg[386] ;
  input \axis_tdata_reg[387] ;
  input \axis_tdata_reg[388] ;
  input \axis_tdata_reg[391] ;
  input \axis_tkeep_reg[54]_0 ;
  input \axis_tkeep_reg[54]_1 ;
  input \axis_tdata_reg[262] ;
  input \axis_tdata_reg[376]_0 ;
  input \axis_tdata_reg[276] ;
  input \axis_tdata_reg[258] ;
  input \axis_tdata_reg[378] ;
  input \axis_tdata_reg[380] ;
  input \axis_tdata_reg[382] ;
  input \axis_tdata_reg[368] ;
  input \axis_tdata_reg[370] ;
  input \axis_tdata_reg[372] ;
  input \axis_tdata_reg[374] ;
  input \axis_tdata_reg[360] ;
  input \axis_tdata_reg[362] ;
  input \axis_tdata_reg[364] ;
  input \axis_tdata_reg[366] ;
  input \axis_tdata_reg[352] ;
  input \axis_tdata_reg[354] ;
  input \axis_tdata_reg[356] ;
  input \axis_tdata_reg[358] ;
  input \axis_tdata_reg[344] ;
  input \axis_tdata_reg[346] ;
  input \axis_tdata_reg[348] ;
  input \axis_tdata_reg[350] ;
  input \axis_tdata_reg[336] ;
  input \axis_tdata_reg[338] ;
  input \axis_tdata_reg[340] ;
  input \axis_tdata_reg[342] ;
  input \axis_tdata_reg[328] ;
  input \axis_tdata_reg[330] ;
  input \axis_tdata_reg[332] ;
  input \axis_tdata_reg[334] ;
  input \axis_tdata_reg[320] ;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[326] ;
  input \axis_tdata_reg[312] ;
  input \axis_tdata_reg[314] ;
  input \axis_tdata_reg[316] ;
  input \axis_tdata_reg[318] ;
  input \axis_tdata_reg[304] ;
  input \axis_tdata_reg[306] ;
  input \axis_tdata_reg[308] ;
  input \axis_tdata_reg[310] ;
  input \axis_tdata_reg[296] ;
  input \axis_tdata_reg[298] ;
  input \axis_tdata_reg[300] ;
  input \axis_tdata_reg[302] ;
  input \axis_tdata_reg[288] ;
  input \axis_tdata_reg[290] ;
  input \axis_tdata_reg[292] ;
  input \axis_tdata_reg[294] ;
  input \axis_tdata_reg[280] ;
  input \axis_tdata_reg[282] ;
  input \axis_tdata_reg[284] ;
  input \axis_tdata_reg[286] ;
  input \axis_tdata_reg[272] ;
  input \axis_tdata_reg[274] ;
  input \axis_tdata_reg[276]_0 ;
  input \axis_tdata_reg[278] ;
  input \axis_tdata_reg[264] ;
  input \axis_tdata_reg[266] ;
  input \axis_tdata_reg[268] ;
  input \axis_tdata_reg[270] ;
  input \axis_tdata_reg[256] ;
  input \axis_tdata_reg[258]_0 ;
  input \axis_tdata_reg[260] ;
  input \axis_tdata_reg[262]_0 ;
  input \axis_tkeep_reg[37]_0 ;
  input \axis_tkeep_reg[36] ;
  input \axis_tkeep_reg[36]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[252] ;
  input ptp_rd_en_i_3;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[391]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[256] ;
  wire \axis_tdata_reg[258] ;
  wire \axis_tdata_reg[258]_0 ;
  wire \axis_tdata_reg[260] ;
  wire \axis_tdata_reg[262] ;
  wire \axis_tdata_reg[262]_0 ;
  wire \axis_tdata_reg[264] ;
  wire \axis_tdata_reg[266] ;
  wire \axis_tdata_reg[268] ;
  wire \axis_tdata_reg[270] ;
  wire \axis_tdata_reg[272] ;
  wire \axis_tdata_reg[274] ;
  wire \axis_tdata_reg[276] ;
  wire \axis_tdata_reg[276]_0 ;
  wire \axis_tdata_reg[278] ;
  wire \axis_tdata_reg[280] ;
  wire \axis_tdata_reg[282] ;
  wire \axis_tdata_reg[284] ;
  wire \axis_tdata_reg[286] ;
  wire \axis_tdata_reg[288] ;
  wire \axis_tdata_reg[290] ;
  wire \axis_tdata_reg[292] ;
  wire \axis_tdata_reg[294] ;
  wire \axis_tdata_reg[296] ;
  wire \axis_tdata_reg[298] ;
  wire \axis_tdata_reg[300] ;
  wire \axis_tdata_reg[302] ;
  wire \axis_tdata_reg[304] ;
  wire \axis_tdata_reg[306] ;
  wire \axis_tdata_reg[308] ;
  wire \axis_tdata_reg[310] ;
  wire \axis_tdata_reg[312] ;
  wire \axis_tdata_reg[314] ;
  wire \axis_tdata_reg[316] ;
  wire \axis_tdata_reg[318] ;
  wire \axis_tdata_reg[320] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[326] ;
  wire \axis_tdata_reg[328] ;
  wire \axis_tdata_reg[330] ;
  wire \axis_tdata_reg[332] ;
  wire \axis_tdata_reg[334] ;
  wire \axis_tdata_reg[336] ;
  wire \axis_tdata_reg[338] ;
  wire \axis_tdata_reg[340] ;
  wire \axis_tdata_reg[342] ;
  wire \axis_tdata_reg[344] ;
  wire \axis_tdata_reg[346] ;
  wire \axis_tdata_reg[348] ;
  wire \axis_tdata_reg[350] ;
  wire \axis_tdata_reg[352] ;
  wire \axis_tdata_reg[354] ;
  wire \axis_tdata_reg[356] ;
  wire \axis_tdata_reg[358] ;
  wire \axis_tdata_reg[360] ;
  wire \axis_tdata_reg[362] ;
  wire \axis_tdata_reg[364] ;
  wire \axis_tdata_reg[366] ;
  wire \axis_tdata_reg[368] ;
  wire \axis_tdata_reg[370] ;
  wire \axis_tdata_reg[372] ;
  wire \axis_tdata_reg[374] ;
  wire \axis_tdata_reg[376] ;
  wire \axis_tdata_reg[376]_0 ;
  wire \axis_tdata_reg[378] ;
  wire \axis_tdata_reg[380] ;
  wire \axis_tdata_reg[382] ;
  wire \axis_tdata_reg[386] ;
  wire \axis_tdata_reg[387] ;
  wire \axis_tdata_reg[388] ;
  wire \axis_tdata_reg[391] ;
  wire [135:0]\axis_tdata_reg[391]_0 ;
  wire \axis_tdata_reg[394] ;
  wire \axis_tdata_reg[395] ;
  wire \axis_tdata_reg[396] ;
  wire \axis_tdata_reg[399] ;
  wire \axis_tdata_reg[402] ;
  wire \axis_tdata_reg[403] ;
  wire \axis_tdata_reg[404] ;
  wire \axis_tdata_reg[407] ;
  wire \axis_tdata_reg[410] ;
  wire \axis_tdata_reg[411] ;
  wire \axis_tdata_reg[412] ;
  wire \axis_tdata_reg[415] ;
  wire \axis_tdata_reg[418] ;
  wire \axis_tdata_reg[419] ;
  wire \axis_tdata_reg[420] ;
  wire \axis_tdata_reg[423] ;
  wire \axis_tdata_reg[426] ;
  wire \axis_tdata_reg[427] ;
  wire \axis_tdata_reg[428] ;
  wire \axis_tdata_reg[431] ;
  wire \axis_tdata_reg[434] ;
  wire \axis_tdata_reg[435] ;
  wire \axis_tdata_reg[436] ;
  wire \axis_tdata_reg[439] ;
  wire \axis_tdata_reg[442] ;
  wire \axis_tdata_reg[443] ;
  wire \axis_tdata_reg[444] ;
  wire \axis_tdata_reg[447] ;
  wire \axis_tdata_reg[450] ;
  wire \axis_tdata_reg[451] ;
  wire \axis_tdata_reg[452] ;
  wire \axis_tdata_reg[455] ;
  wire \axis_tdata_reg[458] ;
  wire \axis_tdata_reg[459] ;
  wire \axis_tdata_reg[460] ;
  wire \axis_tdata_reg[463] ;
  wire \axis_tdata_reg[466] ;
  wire \axis_tdata_reg[467] ;
  wire \axis_tdata_reg[468] ;
  wire \axis_tdata_reg[471] ;
  wire \axis_tdata_reg[474] ;
  wire \axis_tdata_reg[475] ;
  wire \axis_tdata_reg[476] ;
  wire \axis_tdata_reg[479] ;
  wire \axis_tdata_reg[482] ;
  wire \axis_tdata_reg[483] ;
  wire \axis_tdata_reg[484] ;
  wire \axis_tdata_reg[487] ;
  wire \axis_tdata_reg[490] ;
  wire \axis_tdata_reg[491] ;
  wire \axis_tdata_reg[492] ;
  wire \axis_tdata_reg[495] ;
  wire \axis_tdata_reg[498] ;
  wire \axis_tdata_reg[499] ;
  wire \axis_tdata_reg[500] ;
  wire \axis_tdata_reg[503] ;
  wire \axis_tdata_reg[506] ;
  wire \axis_tdata_reg[506]_0 ;
  wire \axis_tdata_reg[506]_1 ;
  wire \axis_tdata_reg[507] ;
  wire \axis_tdata_reg[508] ;
  wire \axis_tdata_reg[511] ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire \axis_tkeep_reg[36] ;
  wire \axis_tkeep_reg[36]_0 ;
  wire \axis_tkeep_reg[37] ;
  wire \axis_tkeep_reg[37]_0 ;
  wire [34:0]\axis_tkeep_reg[47] ;
  wire [102:0]\axis_tkeep_reg[47]_0 ;
  wire [35:0]\axis_tkeep_reg[47]_1 ;
  wire [1:0]\axis_tkeep_reg[54] ;
  wire \axis_tkeep_reg[54]_0 ;
  wire \axis_tkeep_reg[54]_1 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [3:0]lbus_mty;
  wire ptp_rd_en_i_3;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire [2:0]\rot[1]_i_7 ;
  wire \rot_reg[0] ;
  wire [0:0]\rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire rx_clk;
  wire [127:0]rx_clk_0;
  wire rx_clk_1;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_3__2_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [6]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[30]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [7]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [4]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\rot_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [5]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [2]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [3]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [0]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\rot_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [1]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\rot_reg[0]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [28]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\rot_reg[0]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [83]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [29]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\rot_reg[0]_22 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [59]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\rot_reg[0]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\rot_reg[0]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [35]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [26]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\rot_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [27]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [11]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\rot_reg[0]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\rot_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [90]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[256] ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[258]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[260] ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[262]_0 ),
        .O(rx_clk_0[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[264] ),
        .O(rx_clk_0[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[266] ),
        .O(rx_clk_0[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[268] ),
        .O(rx_clk_0[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[270] ),
        .O(rx_clk_0[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[272] ),
        .O(rx_clk_0[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[274] ),
        .O(rx_clk_0[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[276]_0 ),
        .O(rx_clk_0[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [82]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[278] ),
        .O(rx_clk_0[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[280] ),
        .O(rx_clk_0[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[282] ),
        .O(rx_clk_0[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[284] ),
        .O(rx_clk_0[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[286] ),
        .O(rx_clk_0[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [66]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[288] ),
        .O(rx_clk_0[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[290] ),
        .O(rx_clk_0[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[292] ),
        .O(rx_clk_0[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[294] ),
        .O(rx_clk_0[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[296] ),
        .O(rx_clk_0[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[298] ),
        .O(rx_clk_0[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [24]),
        .O(\rot_reg[0]_73 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[300] ),
        .O(rx_clk_0[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[302] ),
        .O(rx_clk_0[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[304] ),
        .O(rx_clk_0[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[306] ),
        .O(rx_clk_0[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[308] ),
        .O(rx_clk_0[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\rot_reg[0]_74 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [58]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[310] ),
        .O(rx_clk_0[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[312] ),
        .O(rx_clk_0[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[314] ),
        .O(rx_clk_0[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[316] ),
        .O(rx_clk_0[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[318] ),
        .O(rx_clk_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [25]),
        .O(\rot_reg[0]_75 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [42]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[320] ),
        .O(rx_clk_0[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[322] ),
        .O(rx_clk_0[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[324] ),
        .O(rx_clk_0[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[326] ),
        .O(rx_clk_0[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[328] ),
        .O(rx_clk_0[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[330] ),
        .O(rx_clk_0[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[332] ),
        .O(rx_clk_0[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[334] ),
        .O(rx_clk_0[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[336] ),
        .O(rx_clk_0[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[338] ),
        .O(rx_clk_0[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[340] ),
        .O(rx_clk_0[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [34]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[342] ),
        .O(rx_clk_0[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[344] ),
        .O(rx_clk_0[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[346] ),
        .O(rx_clk_0[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[348] ),
        .O(rx_clk_0[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[350] ),
        .O(rx_clk_0[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [18]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[352] ),
        .O(rx_clk_0[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[354] ),
        .O(rx_clk_0[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[356] ),
        .O(rx_clk_0[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[358] ),
        .O(rx_clk_0[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[360] ),
        .O(rx_clk_0[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[362] ),
        .O(rx_clk_0[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[364] ),
        .O(rx_clk_0[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[366] ),
        .O(rx_clk_0[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[368] ),
        .O(rx_clk_0[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[370] ),
        .O(rx_clk_0[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[372] ),
        .O(rx_clk_0[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [10]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[374] ),
        .O(rx_clk_0[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[376]_0 ),
        .O(rx_clk_0[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[378] ),
        .O(rx_clk_0[61]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [22]),
        .O(\rot_reg[0]_70 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[380] ),
        .O(rx_clk_0[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[382] ),
        .O(rx_clk_0[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[386] ),
        .O(rx_clk_0[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[387] ),
        .O(rx_clk_0[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[388] ),
        .O(rx_clk_0[66]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [95]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[391] ),
        .O(rx_clk_0[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[394] ),
        .O(rx_clk_0[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[395] ),
        .O(rx_clk_0[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[396] ),
        .O(rx_clk_0[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[399] ),
        .O(rx_clk_0[71]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [23]),
        .O(\rot_reg[0]_72 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [79]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[402] ),
        .O(rx_clk_0[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[403] ),
        .O(rx_clk_0[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[404] ),
        .O(rx_clk_0[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[407] ),
        .O(rx_clk_0[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[410] ),
        .O(rx_clk_0[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [74]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[411] ),
        .O(rx_clk_0[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[412] ),
        .O(rx_clk_0[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[415] ),
        .O(rx_clk_0[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[418] ),
        .O(rx_clk_0[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[419] ),
        .O(rx_clk_0[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[420] ),
        .O(rx_clk_0[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [71]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[423] ),
        .O(rx_clk_0[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[426] ),
        .O(rx_clk_0[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[427] ),
        .O(rx_clk_0[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[428] ),
        .O(rx_clk_0[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[431] ),
        .O(rx_clk_0[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [55]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[434] ),
        .O(rx_clk_0[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[435] ),
        .O(rx_clk_0[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[436] ),
        .O(rx_clk_0[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[439] ),
        .O(rx_clk_0[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[442] ),
        .O(rx_clk_0[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [50]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[443] ),
        .O(rx_clk_0[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[444] ),
        .O(rx_clk_0[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[447] ),
        .O(rx_clk_0[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[450] ),
        .O(rx_clk_0[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[451] ),
        .O(rx_clk_0[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[452] ),
        .O(rx_clk_0[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [47]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[455] ),
        .O(rx_clk_0[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[458] ),
        .O(rx_clk_0[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[459] ),
        .O(rx_clk_0[101]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [20]),
        .O(\rot_reg[0]_67 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[460] ),
        .O(rx_clk_0[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[463] ),
        .O(rx_clk_0[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [31]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[466] ),
        .O(rx_clk_0[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[467] ),
        .O(rx_clk_0[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[468] ),
        .O(rx_clk_0[106]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\rot_reg[0]_68 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[471] ),
        .O(rx_clk_0[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[474] ),
        .O(rx_clk_0[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [26]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[475] ),
        .O(rx_clk_0[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[476] ),
        .O(rx_clk_0[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[479] ),
        .O(rx_clk_0[111]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [21]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[482] ),
        .O(rx_clk_0[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[483] ),
        .O(rx_clk_0[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[484] ),
        .O(rx_clk_0[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [23]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[487] ),
        .O(rx_clk_0[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[490] ),
        .O(rx_clk_0[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[491] ),
        .O(rx_clk_0[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[492] ),
        .O(rx_clk_0[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[495] ),
        .O(rx_clk_0[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [7]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[498] ),
        .O(rx_clk_0[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[499] ),
        .O(rx_clk_0[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[500] ),
        .O(rx_clk_0[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[503] ),
        .O(rx_clk_0[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[506]_1 ),
        .O(rx_clk_0[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [2]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[507] ),
        .O(rx_clk_0[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[508] ),
        .O(rx_clk_0[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[511] ),
        .O(rx_clk_0[127]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [18]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [19]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [30]),
        .O(\rot_reg[0]_82 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [16]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [17]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [14]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [15]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [12]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\rot_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [13]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [31]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [10]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [11]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[38]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\rot_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [9]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[131]),
        .I2(\axis_tkeep_reg[36] ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\rot_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hFBEAD9C873625140)) 
    \axis_tkeep[47]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .I4(\axis_tkeep_reg[47]_0 [102]),
        .I5(\axis_tkeep_reg[47]_1 [35]),
        .O(\rot_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_6 
       (.I0(dout[130]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tkeep_reg[36] ),
        .I4(\axis_tkeep_reg[36]_0 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_8 
       (.I0(dout[128]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tkeep_reg[37] ),
        .I4(\axis_tkeep_reg[37]_0 ),
        .O(lbus_mty[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[49]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[50]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[51]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [0]),
        .I3(\axis_tkeep_reg[54] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[53]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[54]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[55]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[57]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[58]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[59]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[61]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[62]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[0]_2 ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[37] ),
        .I5(\axis_tkeep_reg[47] [33]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_25_n_0 ),
        .I3(\axis_tkeep[63]_i_5_0 ),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[63]_i_2 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_25 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[131]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [98]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_1 ),
        .O(lbus_mty[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[130]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_0 ),
        .O(lbus_mty[2]));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .I4(\axis_tkeep_reg[47]_0 [100]),
        .I5(\axis_tkeep_reg[47]_1 [34]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_4
       (.I0(dout[134]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_7
       (.I0(\axis_tkeep_reg[36] ),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\rot_reg[0]_85 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [1:0]),
        .DIB(\axis_tdata_reg[391]_0 [3:2]),
        .DIC(\axis_tdata_reg[391]_0 [5:4]),
        .DID(\axis_tdata_reg[391]_0 [7:6]),
        .DIE(\axis_tdata_reg[391]_0 [9:8]),
        .DIF(\axis_tdata_reg[391]_0 [11:10]),
        .DIG(\axis_tdata_reg[391]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [113:112]),
        .DIB(\axis_tdata_reg[391]_0 [115:114]),
        .DIC(\axis_tdata_reg[391]_0 [117:116]),
        .DID(\axis_tdata_reg[391]_0 [119:118]),
        .DIE(\axis_tdata_reg[391]_0 [121:120]),
        .DIF(\axis_tdata_reg[391]_0 [123:122]),
        .DIG(\axis_tdata_reg[391]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [127:126]),
        .DIB(\axis_tdata_reg[391]_0 [129:128]),
        .DIC(\axis_tdata_reg[391]_0 [131:130]),
        .DID(\axis_tdata_reg[391]_0 [133:132]),
        .DIE(\axis_tdata_reg[391]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [15:14]),
        .DIB(\axis_tdata_reg[391]_0 [17:16]),
        .DIC(\axis_tdata_reg[391]_0 [19:18]),
        .DID(\axis_tdata_reg[391]_0 [21:20]),
        .DIE(\axis_tdata_reg[391]_0 [23:22]),
        .DIF(\axis_tdata_reg[391]_0 [25:24]),
        .DIG(\axis_tdata_reg[391]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [29:28]),
        .DIB(\axis_tdata_reg[391]_0 [31:30]),
        .DIC(\axis_tdata_reg[391]_0 [33:32]),
        .DID(\axis_tdata_reg[391]_0 [35:34]),
        .DIE(\axis_tdata_reg[391]_0 [37:36]),
        .DIF(\axis_tdata_reg[391]_0 [39:38]),
        .DIG(\axis_tdata_reg[391]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [43:42]),
        .DIB(\axis_tdata_reg[391]_0 [45:44]),
        .DIC(\axis_tdata_reg[391]_0 [47:46]),
        .DID(\axis_tdata_reg[391]_0 [49:48]),
        .DIE(\axis_tdata_reg[391]_0 [51:50]),
        .DIF(\axis_tdata_reg[391]_0 [53:52]),
        .DIG(\axis_tdata_reg[391]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [57:56]),
        .DIB(\axis_tdata_reg[391]_0 [59:58]),
        .DIC(\axis_tdata_reg[391]_0 [61:60]),
        .DID(\axis_tdata_reg[391]_0 [63:62]),
        .DIE(\axis_tdata_reg[391]_0 [65:64]),
        .DIF(\axis_tdata_reg[391]_0 [67:66]),
        .DIG(\axis_tdata_reg[391]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [71:70]),
        .DIB(\axis_tdata_reg[391]_0 [73:72]),
        .DIC(\axis_tdata_reg[391]_0 [75:74]),
        .DID(\axis_tdata_reg[391]_0 [77:76]),
        .DIE(\axis_tdata_reg[391]_0 [79:78]),
        .DIF(\axis_tdata_reg[391]_0 [81:80]),
        .DIG(\axis_tdata_reg[391]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [85:84]),
        .DIB(\axis_tdata_reg[391]_0 [87:86]),
        .DIC(\axis_tdata_reg[391]_0 [89:88]),
        .DID(\axis_tdata_reg[391]_0 [91:90]),
        .DIE(\axis_tdata_reg[391]_0 [93:92]),
        .DIF(\axis_tdata_reg[391]_0 [95:94]),
        .DIG(\axis_tdata_reg[391]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [99:98]),
        .DIB(\axis_tdata_reg[391]_0 [101:100]),
        .DIC(\axis_tdata_reg[391]_0 [103:102]),
        .DID(\axis_tdata_reg[391]_0 [105:104]),
        .DIE(\axis_tdata_reg[391]_0 [107:106]),
        .DIF(\axis_tdata_reg[391]_0 [109:108]),
        .DIG(\axis_tdata_reg[391]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_7
       (.I0(dout[132]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tdata_reg[376] ),
        .I3(\axis_tkeep_reg[47]_0 [99]),
        .I4(ptp_rd_en_i_3),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_11 
       (.I0(\rot_reg[0]_2 ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\rot_reg[1]_6 ),
        .I5(\axis_tkeep_reg[47]_0 [99]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_15 
       (.I0(data_valid),
        .I1(\rot[1]_i_7 [1]),
        .I2(Q[0]),
        .I3(\rot[1]_i_7 [2]),
        .I4(Q[1]),
        .I5(\rot[1]_i_7 [0]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47] [32]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_1 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(Q[1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__3 
       (.I0(rx_enaout0),
        .I1(full[2]),
        .I2(\wr_ptr_reg[2]_0 ),
        .I3(full[0]),
        .I4(full[1]),
        .I5(\wr_ptr[2]_i_3__2_n_0 ),
        .O(\wr_ptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__2 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_4 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo__parameterized0
   (dout,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    SR,
    rx_clk,
    \rx_lane_aligner_fill_0[0] ,
    \wr_ptr_reg[0]_2 ,
    din,
    ptp_rd_en);
  output [91:0]dout;
  input [1:0]\wr_ptr_reg[0]_0 ;
  input [1:0]\wr_ptr_reg[0]_1 ;
  input [0:0]SR;
  input rx_clk;
  input [91:0]\rx_lane_aligner_fill_0[0] ;
  input [1:0]\wr_ptr_reg[0]_2 ;
  input [1:0]din;
  input ptp_rd_en;

  wire [0:0]SR;
  wire [1:0]din;
  wire [91:0]dout;
  wire ptp_rd_en;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_2__3_n_0 ;
  wire \rd_ptr[2]_i_3__1_n_0 ;
  wire rx_clk;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[2]_i_3__3_n_0 ;
  wire \wr_ptr[2]_i_4__0_n_0 ;
  wire [1:0]\wr_ptr_reg[0]_0 ;
  wire [1:0]\wr_ptr_reg[0]_1 ;
  wire [1:0]\wr_ptr_reg[0]_2 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [1:0]),
        .DIB(\rx_lane_aligner_fill_0[0] [3:2]),
        .DIC(\rx_lane_aligner_fill_0[0] [5:4]),
        .DID(\rx_lane_aligner_fill_0[0] [7:6]),
        .DIE(\rx_lane_aligner_fill_0[0] [9:8]),
        .DIF(\rx_lane_aligner_fill_0[0] [11:10]),
        .DIG(\rx_lane_aligner_fill_0[0] [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [15:14]),
        .DIB(\rx_lane_aligner_fill_0[0] [17:16]),
        .DIC(\rx_lane_aligner_fill_0[0] [19:18]),
        .DID(\rx_lane_aligner_fill_0[0] [21:20]),
        .DIE(\rx_lane_aligner_fill_0[0] [23:22]),
        .DIF(\rx_lane_aligner_fill_0[0] [25:24]),
        .DIG(\rx_lane_aligner_fill_0[0] [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [29:28]),
        .DIB(\rx_lane_aligner_fill_0[0] [31:30]),
        .DIC(\rx_lane_aligner_fill_0[0] [33:32]),
        .DID(\rx_lane_aligner_fill_0[0] [35:34]),
        .DIE(\rx_lane_aligner_fill_0[0] [37:36]),
        .DIF(\rx_lane_aligner_fill_0[0] [39:38]),
        .DIG(\rx_lane_aligner_fill_0[0] [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [43:42]),
        .DIB(\rx_lane_aligner_fill_0[0] [45:44]),
        .DIC(\rx_lane_aligner_fill_0[0] [47:46]),
        .DID(\rx_lane_aligner_fill_0[0] [49:48]),
        .DIE(\rx_lane_aligner_fill_0[0] [51:50]),
        .DIF(\rx_lane_aligner_fill_0[0] [53:52]),
        .DIG(\rx_lane_aligner_fill_0[0] [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [57:56]),
        .DIB(\rx_lane_aligner_fill_0[0] [59:58]),
        .DIC(\rx_lane_aligner_fill_0[0] [61:60]),
        .DID(\rx_lane_aligner_fill_0[0] [63:62]),
        .DIE(\rx_lane_aligner_fill_0[0] [65:64]),
        .DIF(\rx_lane_aligner_fill_0[0] [67:66]),
        .DIG(\rx_lane_aligner_fill_0[0] [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [71:70]),
        .DIB(\rx_lane_aligner_fill_0[0] [73:72]),
        .DIC(\rx_lane_aligner_fill_0[0] [75:74]),
        .DID(\rx_lane_aligner_fill_0[0] [77:76]),
        .DIE(\rx_lane_aligner_fill_0[0] [79:78]),
        .DIF(\rx_lane_aligner_fill_0[0] [81:80]),
        .DIG(\rx_lane_aligner_fill_0[0] [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "91" *) 
  RAM32M16 buffer_reg_0_7_84_91
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [85:84]),
        .DIB(\rx_lane_aligner_fill_0[0] [87:86]),
        .DIC(\rx_lane_aligner_fill_0[0] [89:88]),
        .DID(\rx_lane_aligner_fill_0[0] [91:90]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hDE00)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(\rd_ptr[2]_i_3__1_n_0 ),
        .I2(wr_ptr[2]),
        .I3(ptp_rd_en),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7DBE)) 
    \rd_ptr[2]_i_3__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .O(\rd_ptr[2]_i_3__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__3_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3__3_n_0 ),
        .I1(\wr_ptr[2]_i_4__0_n_0 ),
        .I2(\wr_ptr_reg[0]_2 [0]),
        .I3(\wr_ptr_reg[0]_2 [1]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[2]_i_4__0 
       (.I0(\wr_ptr_reg[0]_0 [0]),
        .I1(\wr_ptr_reg[0]_0 [1]),
        .I2(\wr_ptr_reg[0]_1 [0]),
        .I3(\wr_ptr_reg[0]_1 [1]),
        .O(\wr_ptr[2]_i_4__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "cmac_usplus_1_gt,cmac_usplus_1_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "cmac_usplus_1_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "125.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "136" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "136" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "125.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "136" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "161.132812" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "136" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "161.132812" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_lbus2axis_segmented_corelogic
   (rx_preambleout,
    rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preout,
    rx_clk,
    p_0_in,
    axis_tlast_reg_0,
    lbus_err,
    Q,
    D,
    \axis_tkeep_reg[63]_0 ,
    lbus_mty,
    SR);
  output [55:0]rx_preambleout;
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input [55:0]rx_preout;
  input rx_clk;
  input p_0_in;
  input axis_tlast_reg_0;
  input [3:0]lbus_err;
  input [1:0]Q;
  input [511:0]D;
  input [47:0]\axis_tkeep_reg[63]_0 ;
  input [7:0]lbus_mty;
  input [3:0]SR;

  wire [511:0]D;
  wire [1:0]Q;
  wire [3:0]SR;
  wire [47:0]\axis_tkeep_reg[63]_0 ;
  wire axis_tlast_reg_0;
  wire axis_tuser0_n_0;
  wire [3:0]lbus_err;
  wire [7:0]lbus_mty;
  wire [12:4]mty_to_tkeep0_return;
  wire [12:4]mty_to_tkeep1_return;
  wire [12:4]mty_to_tkeep2_return;
  wire [12:4]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[326]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[509]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[510]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1] ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[100]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[101]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[102]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[103]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[104]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[105]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[106]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[107]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[108]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[109]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[110]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[111]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[112]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[113]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[114]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[115]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[116]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[117]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[118]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[119]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[120]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[121]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[122]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[123]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[124]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[125]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[126]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[127]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[128]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[129]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[130]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[131]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[132]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[133]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[134]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[135]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[136]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[137]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[138]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[139]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[140]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[141]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[142]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[143]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[144]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[145]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[146]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[147]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[148]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[149]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[150]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[151]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[152]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[153]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[154]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[155]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[156]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[157]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[158]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[159]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[160]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[161]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[162]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[163]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[164]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[165]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[166]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[167]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[168]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[169]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[170]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[171]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[172]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[173]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[174]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[175]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[176]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[177]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[178]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[179]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[180]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[181]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[182]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[183]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[184]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[185]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[186]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[187]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[188]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[189]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[190]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[191]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[192]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[193]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[194]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[195]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[196]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[197]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[198]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[199]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[200]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[201]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[202]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[203]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[204]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[205]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[206]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[207]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[208]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[209]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[210]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[211]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[212]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[213]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[214]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[215]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[216]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[217]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[218]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[219]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[220]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[221]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[222]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[223]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[224]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[225]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[226]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[227]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[228]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[229]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[230]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[231]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[232]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[233]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[234]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[235]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[236]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[237]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[238]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[239]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[240]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[241]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[242]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[243]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[244]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[245]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[246]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[247]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[248]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[249]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[250]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[251]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[252]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[253]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[254]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[255]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[256]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[257]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[258]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[259]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[260]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[261]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[262]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[263]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[264]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[265]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[266]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[267]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[268]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[269]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[270]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[271]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[272]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[273]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[274]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[275]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[276]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[277]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[278]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[279]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[280]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[281]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[282]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[283]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[284]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[285]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[286]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[287]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[288]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[289]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[290]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[291]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[292]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[293]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[294]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[295]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[296]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[297]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[298]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[299]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[300]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[301]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[302]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[303]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[304]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[305]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[306]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[307]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[308]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[309]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[310]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[311]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[312]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[313]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[314]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[315]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[316]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[317]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[318]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[319]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[320]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[321]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[322]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[323]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[324]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[325]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[326]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[327]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[328]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[329]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[330]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[331]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[332]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[333]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[334]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[335]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[336]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[337]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[338]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[339]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[340]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[341]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[342]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[343]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[344]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[345]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[346]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[347]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[348]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[349]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[350]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[351]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[352]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[353]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[354]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[355]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[356]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[357]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[358]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[359]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[360]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[361]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[362]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[363]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[364]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[365]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[366]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[367]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[368]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[369]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[370]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[371]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[372]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[373]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[374]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[375]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[376]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[377]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[378]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[379]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[380]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[381]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[382]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[383]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[384]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[385]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[386]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[387]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[388]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[389]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[390]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[391]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[392]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[393]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[394]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[395]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[396]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[397]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[398]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[399]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[400]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[401]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[402]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[403]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[404]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[405]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[406]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[407]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[408]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[409]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[410]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[411]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[412]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[413]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[414]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[415]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[416]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[417]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[418]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[419]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[420]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[421]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[422]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[423]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[424]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[425]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[426]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[427]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[428]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[429]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[430]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[431]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[432]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[433]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[434]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[435]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[436]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[437]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[438]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[439]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[440]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[441]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[442]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[443]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[444]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[445]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[446]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[447]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[448]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[449]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[450]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[451]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[452]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[453]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[454]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[455]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[456]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[457]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[458]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[459]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[460]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[461]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[462]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[463]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[464]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[465]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[466]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[467]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[468]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[469]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[470]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[471]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[472]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[473]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[474]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[475]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[476]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[477]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[478]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[479]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[480]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[481]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[482]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[483]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[484]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[485]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[486]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[487]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[488]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[489]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[490]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[491]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[492]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[493]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[494]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[495]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[496]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[497]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[498]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[499]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[500]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[501]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[502]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[503]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[504]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[505]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[506]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[507]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[508]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[509]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[510]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[511]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[96]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[97]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[98]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[99]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[12]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[20]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[24]_i_1 
       (.I0(lbus_mty[3]),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[28]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[36]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[40]_i_1 
       (.I0(lbus_mty[5]),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[44]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[4]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[52]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[56]_i_1 
       (.I0(lbus_mty[7]),
        .O(mty_to_tkeep2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[60]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[8]_i_1 
       (.I0(lbus_mty[1]),
        .O(mty_to_tkeep_return[8]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [7]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [8]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [9]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [10]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [11]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [12]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [13]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [14]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [0]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [15]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [16]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [17]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [18]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [19]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [20]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [21]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [1]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [22]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [23]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [24]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [25]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [26]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [27]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [28]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [29]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [2]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [30]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [31]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [32]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [33]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [34]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [35]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [36]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [37]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [38]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [39]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [40]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [41]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [42]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [43]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [44]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [3]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [45]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [46]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [47]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [4]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [5]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [6]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT2 #(
    .INIT(4'h7)) 
    axis_tlast_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0] ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_reg_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser0
       (.I0(lbus_err[1]),
        .I1(lbus_err[0]),
        .I2(lbus_err[3]),
        .I3(lbus_err[2]),
        .O(axis_tuser0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    axis_tuser0_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_6 ));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser0_n_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_lbus2axis_segmented_top
   (rx_preambleout,
    dout,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_preout,
    rx_clk,
    rx_enaout0,
    SR,
    din,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    \rx_lane_aligner_fill_0[0] );
  output [55:0]rx_preambleout;
  output [91:0]dout;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  input [55:0]rx_preout;
  input rx_clk;
  input rx_enaout0;
  input [0:0]SR;
  input [134:0]din;
  input [135:0]\wr_ptr_reg[0] ;
  input [135:0]\wr_ptr_reg[0]_0 ;
  input [135:0]\wr_ptr_reg[0]_1 ;
  input [91:0]\rx_lane_aligner_fill_0[0] ;

  wire \SEG_LOOP3[0].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_144 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_16 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_20 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_22 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_23 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_446 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_447 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_448 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_449 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_450 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_451 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_246 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_247 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_248 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_249 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_250 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_251 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_252 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_253 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_254 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_255 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_256 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_257 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_258 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_259 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_260 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_261 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_262 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_263 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_264 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_135 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_136 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_137 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_138 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_139 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_140 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_141 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_142 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_148 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_149 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_157 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_292 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_293 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_294 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_295 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_296 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_297 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_298 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_299 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_300 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_301 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_302 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_303 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_304 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_305 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_306 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_307 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_308 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_309 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_310 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_311 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_312 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_313 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_314 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_315 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_316 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_317 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_390 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [3:0]data_valid;
  wire [134:0]din;
  wire [91:0]dout;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [3:0]full;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69;
  wire [511:0]lbus_data;
  wire [3:0]lbus_err;
  wire [15:2]lbus_mty;
  wire [13:3]mty_to_tkeep0_return;
  wire [13:3]mty_to_tkeep1_return;
  wire [13:3]mty_to_tkeep2_return;
  wire [13:3]mty_to_tkeep_return;
  wire [1:0]p_0_in;
  wire p_0_in_0;
  wire ptp_rd_en;
  wire rd_ptr0;
  wire rd_ptr0_1;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_enaout0;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [135:0]\wr_ptr_reg[0] ;
  wire [135:0]\wr_ptr_reg[0]_0 ;
  wire [135:0]\wr_ptr_reg[0]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D({\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tdata_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[100] (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[101] (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[103] (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[104] (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[105] (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[106] (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[108] (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[109] (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[10] (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[111] (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[112] (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[113] (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[114] (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[116] (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[117] (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[119] (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[120] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[120]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[120]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[121] (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[122] (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[124] (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[125] (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[127] (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[12] (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[13] (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[15] (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[16] (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[17] (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[18] (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[20] (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[21] (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[23] (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[24] (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[25] (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[26] (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[28] (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[29] (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[2] (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[31] (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[322] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[32] (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[33] (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[34] (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[36] (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[37] (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[384] (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[385] (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[389] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[389]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[390] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[390]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[392] (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[393] (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[397] (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[398] (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[39] (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[400] (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[401] (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[405] (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[406] (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[408] (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[409] (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[40] (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[413] (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[414] (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[416] (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[417] (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[41] (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[421] (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[422] (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[424] (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[425] (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[429] (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[42] (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[430] (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[432] (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[433] (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[437] (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[438] (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[440] (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[441] (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[445] (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[446] (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[448] (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[449] (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[44] (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[453] (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[454] (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[456] (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[457] (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[45] (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[461] (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[462] (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[464] (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[465] (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[469] (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[470] (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[472] (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[473] (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[477] (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[478] (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[480] (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\axis_tdata_reg[481] (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[485] (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[486] (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[488] (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\axis_tdata_reg[489] (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\axis_tdata_reg[48] (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[493] (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[494] (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\axis_tdata_reg[496] (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\axis_tdata_reg[497] (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\axis_tdata_reg[49] (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[4] (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[501] (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[502] (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\axis_tdata_reg[504] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[504]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\axis_tdata_reg[505] (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\axis_tdata_reg[509] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[509]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[50] (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[510] (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\axis_tdata_reg[52] (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[53] (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[55] (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[56] (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[57] (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[58] (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[5] (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[60] (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[61] (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[63] (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[64] (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[65] (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[66] (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[68] (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[69] (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[71] (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[72] (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[73] (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[74] (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[76] (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[77] (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[79] (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[7] (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[80] (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[81] (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[82] (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[84] (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[85] (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[87] (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[88] (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[89] (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[8] (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[90] (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[92] (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[93] (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[95] (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[96] (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[97] (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[98] (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[9] (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\axis_tkeep_reg[15] (\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\axis_tkeep_reg[15]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\axis_tkeep_reg[31]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\axis_tkeep_reg[31]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\axis_tkeep_reg[31]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\axis_tkeep_reg[53] (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\axis_tkeep_reg[54] (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\axis_tkeep_reg[6] (lbus_mty[3]),
        .\axis_tkeep_reg[6]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .data_valid(data_valid[3:1]),
        .din({rx_enaout0,din}),
        .dout({\dout[0]_0 [135:130],\dout[0]_0 [128:122],\dout[0]_0 [120:114],\dout[0]_0 [112:106],\dout[0]_0 [104:98],\dout[0]_0 [96:90],\dout[0]_0 [88:82],\dout[0]_0 [80:74],\dout[0]_0 [72:66],\dout[0]_0 [64:58],\dout[0]_0 [56:50],\dout[0]_0 [48:42],\dout[0]_0 [40:34],\dout[0]_0 [32:26],\dout[0]_0 [24:18],\dout[0]_0 [16:10],\dout[0]_0 [8:2],\dout[0]_0 [0]}),
        .full(full[3:1]),
        .lbus_err(lbus_err[3]),
        .p_0_in(p_0_in_0),
        .ptp_rd_en_i_5_0(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .ptp_rd_en_i_5_1(\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .ptp_rd_en_reg(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .ptp_rd_en_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .ptp_rd_en_reg_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .\rd_ptr[2]_i_4__0_0 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rd_ptr[2]_i_4__0_1 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rd_ptr[2]_i_4__0_2 (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rd_ptr[2]_i_4__0_3 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[0]_0 ({\dout[3]_3 [135],\dout[3]_3 [133:132],\dout[3]_3 [130],\dout[3]_3 [128],\dout[3]_3 [125],\dout[3]_3 [122],\dout[3]_3 [120],\dout[3]_3 [117],\dout[3]_3 [114],\dout[3]_3 [112],\dout[3]_3 [109],\dout[3]_3 [106],\dout[3]_3 [104],\dout[3]_3 [101],\dout[3]_3 [98],\dout[3]_3 [96],\dout[3]_3 [93],\dout[3]_3 [90],\dout[3]_3 [88],\dout[3]_3 [85],\dout[3]_3 [82],\dout[3]_3 [80],\dout[3]_3 [77],\dout[3]_3 [74],\dout[3]_3 [72],\dout[3]_3 [69],\dout[3]_3 [66],\dout[3]_3 [64],\dout[3]_3 [61],\dout[3]_3 [58],\dout[3]_3 [56],\dout[3]_3 [53],\dout[3]_3 [50],\dout[3]_3 [48],\dout[3]_3 [45],\dout[3]_3 [42],\dout[3]_3 [40],\dout[3]_3 [37],\dout[3]_3 [34],\dout[3]_3 [32],\dout[3]_3 [29],\dout[3]_3 [26],\dout[3]_3 [24],\dout[3]_3 [21],\dout[3]_3 [18],\dout[3]_3 [16],\dout[3]_3 [13],\dout[3]_3 [10],\dout[3]_3 [8],\dout[3]_3 [5],\dout[3]_3 [2],\dout[3]_3 [0]}),
        .\rd_ptr_reg[0]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rd_ptr_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\rd_ptr_reg[2]_3 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0] (p_0_in[0]),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_147 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_15 (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\rot_reg[1]_2 ({\dout[1]_1 [135:134],\dout[1]_1 [132],\dout[1]_1 [130:124],\dout[1]_1 [122:116],\dout[1]_1 [114:108],\dout[1]_1 [106:100],\dout[1]_1 [98:92],\dout[1]_1 [90:84],\dout[1]_1 [82:76],\dout[1]_1 [74:68],\dout[1]_1 [66:60],\dout[1]_1 [58:52],\dout[1]_1 [50:44],\dout[1]_1 [42:36],\dout[1]_1 [34:28],\dout[1]_1 [26:20],\dout[1]_1 [18:12],\dout[1]_1 [10:4],\dout[1]_1 [2:0]}),
        .\rot_reg[1]_3 ({\dout[2]_2 [135],\dout[2]_2 [132],\dout[2]_2 [130],\dout[2]_2 [125],\dout[2]_2 [122],\dout[2]_2 [117],\dout[2]_2 [114],\dout[2]_2 [109],\dout[2]_2 [106],\dout[2]_2 [101],\dout[2]_2 [98],\dout[2]_2 [93],\dout[2]_2 [90],\dout[2]_2 [85],\dout[2]_2 [82],\dout[2]_2 [77],\dout[2]_2 [74],\dout[2]_2 [69],\dout[2]_2 [66],\dout[2]_2 [61],\dout[2]_2 [58],\dout[2]_2 [53],\dout[2]_2 [50],\dout[2]_2 [45],\dout[2]_2 [42],\dout[2]_2 [37],\dout[2]_2 [34],\dout[2]_2 [29],\dout[2]_2 [26],\dout[2]_2 [21],\dout[2]_2 [18],\dout[2]_2 [13],\dout[2]_2 [10],\dout[2]_2 [5],\dout[2]_2 [2]}),
        .\rot_reg[1]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[13:12],lbus_mty[2]}),
        .rx_clk_1({lbus_data[390:389],lbus_data[385:384],lbus_data[398:397],lbus_data[393:392],lbus_data[406:405],lbus_data[401:400],lbus_data[414:413],lbus_data[409:408],lbus_data[422:421],lbus_data[417:416],lbus_data[430:429],lbus_data[425:424],lbus_data[438:437],lbus_data[433:432],lbus_data[446:445],lbus_data[441:440],lbus_data[454:453],lbus_data[449:448],lbus_data[462:461],lbus_data[457:456],lbus_data[470:469],lbus_data[465:464],lbus_data[478:477],lbus_data[473:472],lbus_data[486:485],lbus_data[481:480],lbus_data[494:493],lbus_data[489:488],lbus_data[502:501],lbus_data[497:496],lbus_data[510:509],lbus_data[505:504],lbus_data[7],lbus_data[5:4],lbus_data[2:0],lbus_data[15],lbus_data[13:12],lbus_data[10:8],lbus_data[23],lbus_data[21:20],lbus_data[18:16],lbus_data[31],lbus_data[29:28],lbus_data[26:24],lbus_data[39],lbus_data[37:36],lbus_data[34:32],lbus_data[47],lbus_data[45:44],lbus_data[42:40],lbus_data[55],lbus_data[53:52],lbus_data[50:48],lbus_data[63],lbus_data[61:60],lbus_data[58:56],lbus_data[71],lbus_data[69:68],lbus_data[66:64],lbus_data[79],lbus_data[77:76],lbus_data[74:72],lbus_data[87],lbus_data[85:84],lbus_data[82:80],lbus_data[95],lbus_data[93:92],lbus_data[90:88],lbus_data[103],lbus_data[101:100],lbus_data[98:96],lbus_data[111],lbus_data[109:108],lbus_data[106:104],lbus_data[119],lbus_data[117:116],lbus_data[114:112],lbus_data[127],lbus_data[125:124],lbus_data[122:120]}),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (full[0]),
        .\wr_ptr_reg[2]_1 (data_valid[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_23 \SEG_LOOP3[1].fifo_sync_inst 
       (.D({\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 }),
        .E(sel),
        .Q(rot_reg),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[102] (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[107] (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\axis_tdata_reg[110] (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[115] (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[118] (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[11] (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[123] (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[126] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[126]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[128] (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\axis_tdata_reg[130] (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\axis_tdata_reg[131] (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[133] (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[135] (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[135]_0 (\wr_ptr_reg[0] ),
        .\axis_tdata_reg[136] (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[138] (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\axis_tdata_reg[139] (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[141] (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\axis_tdata_reg[143] (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[144] (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\axis_tdata_reg[146] (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[147] (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[149] (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[14] (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[151] (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\axis_tdata_reg[152] (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[154] (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[155] (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\axis_tdata_reg[157] (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[159] (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\axis_tdata_reg[160] (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[162] (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[163] (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\axis_tdata_reg[165] (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[167] (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\axis_tdata_reg[168] (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[170] (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[171] (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\axis_tdata_reg[173] (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[175] (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\axis_tdata_reg[176] (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[178] (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[179] (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\axis_tdata_reg[181] (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[183] (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\axis_tdata_reg[184] (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[186] (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[187] (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\axis_tdata_reg[189] (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[191] (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\axis_tdata_reg[192] (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[194] (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[195] (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\axis_tdata_reg[197] (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[199] (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\axis_tdata_reg[19] (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[200] (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[202] (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[203] (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\axis_tdata_reg[205] (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[207] (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\axis_tdata_reg[208] (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[210] (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[211] (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\axis_tdata_reg[213] (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[215] (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\axis_tdata_reg[216] (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[218] (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[219] (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\axis_tdata_reg[221] (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[223] (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\axis_tdata_reg[224] (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[226] (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[227] (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\axis_tdata_reg[229] (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[22] (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[231] (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\axis_tdata_reg[232] (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[234] (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[235] (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\axis_tdata_reg[237] (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[239] (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\axis_tdata_reg[240] (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[242] (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[243] (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\axis_tdata_reg[245] (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[247] (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\axis_tdata_reg[248] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[248]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[248]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[250] (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[251] (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\axis_tdata_reg[253] (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[255] (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\axis_tdata_reg[27] (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[30] (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[324] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[35] (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[38] (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[3] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[3]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[43] (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[46] (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[51] (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[54] (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[59] (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[62] (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\axis_tdata_reg[67] (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[6] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[6]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[70] (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[75] (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[78] (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[83] (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\axis_tdata_reg[86] (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[91] (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\axis_tdata_reg[94] (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[99] (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\axis_tkeep[63]_i_17_0 ({\dout[3]_3 [135],\dout[3]_3 [133:131],\dout[3]_3 [125],\dout[3]_3 [123],\dout[3]_3 [117],\dout[3]_3 [115],\dout[3]_3 [109],\dout[3]_3 [107],\dout[3]_3 [101],\dout[3]_3 [99],\dout[3]_3 [93],\dout[3]_3 [91],\dout[3]_3 [85],\dout[3]_3 [83],\dout[3]_3 [77],\dout[3]_3 [75],\dout[3]_3 [69],\dout[3]_3 [67],\dout[3]_3 [61],\dout[3]_3 [59],\dout[3]_3 [53],\dout[3]_3 [51],\dout[3]_3 [45],\dout[3]_3 [43],\dout[3]_3 [37],\dout[3]_3 [35],\dout[3]_3 [29],\dout[3]_3 [27],\dout[3]_3 [21],\dout[3]_3 [19],\dout[3]_3 [13],\dout[3]_3 [11],\dout[3]_3 [5],\dout[3]_3 [3]}),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\axis_tkeep[63]_i_3_0 ({data_valid[3:2],data_valid[0]}),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\axis_tkeep_reg[22] (lbus_mty[5]),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\axis_tkeep_reg[22]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\axis_tkeep_reg[8] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[8]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .axis_tlast_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .axis_tlast_reg_0(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .axis_tlast_reg_1(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .axis_tlast_reg_2(\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .axis_tlast_reg_3(\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .data_valid(data_valid[1]),
        .dout(\dout[1]_1 ),
        .full({full[3:2],full[0]}),
        .lbus_err(lbus_err[0]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rd_ptr_reg[0]_0 ({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .\rd_ptr_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rd_ptr_reg[0]_2 (SR),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot[1]_i_12 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_125 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_13 (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\rot_reg[1] (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_1 ({\dout[0]_0 [135],\dout[0]_0 [133],\dout[0]_0 [131],\dout[0]_0 [125],\dout[0]_0 [123],\dout[0]_0 [117],\dout[0]_0 [115],\dout[0]_0 [109],\dout[0]_0 [107],\dout[0]_0 [101],\dout[0]_0 [99],\dout[0]_0 [93],\dout[0]_0 [91],\dout[0]_0 [85],\dout[0]_0 [83],\dout[0]_0 [77],\dout[0]_0 [75],\dout[0]_0 [69],\dout[0]_0 [67],\dout[0]_0 [61],\dout[0]_0 [59],\dout[0]_0 [53],\dout[0]_0 [51],\dout[0]_0 [45],\dout[0]_0 [43],\dout[0]_0 [37],\dout[0]_0 [35],\dout[0]_0 [29],\dout[0]_0 [27],\dout[0]_0 [21],\dout[0]_0 [19],\dout[0]_0 [13],\dout[0]_0 [11],\dout[0]_0 [5],\dout[0]_0 [3]}),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[7:6],lbus_mty[3]}),
        .rx_clk_1({lbus_data[135],lbus_data[133],lbus_data[131:130],lbus_data[128],lbus_data[143],lbus_data[141],lbus_data[139:138],lbus_data[136],lbus_data[151],lbus_data[149],lbus_data[147:146],lbus_data[144],lbus_data[159],lbus_data[157],lbus_data[155:154],lbus_data[152],lbus_data[167],lbus_data[165],lbus_data[163:162],lbus_data[160],lbus_data[175],lbus_data[173],lbus_data[171:170],lbus_data[168],lbus_data[183],lbus_data[181],lbus_data[179:178],lbus_data[176],lbus_data[191],lbus_data[189],lbus_data[187:186],lbus_data[184],lbus_data[199],lbus_data[197],lbus_data[195:194],lbus_data[192],lbus_data[207],lbus_data[205],lbus_data[203:202],lbus_data[200],lbus_data[215],lbus_data[213],lbus_data[211:210],lbus_data[208],lbus_data[223],lbus_data[221],lbus_data[219:218],lbus_data[216],lbus_data[231],lbus_data[229],lbus_data[227:226],lbus_data[224],lbus_data[239],lbus_data[237],lbus_data[235:234],lbus_data[232],lbus_data[247],lbus_data[245],lbus_data[243:242],lbus_data[240],lbus_data[255],lbus_data[253],lbus_data[251:250],lbus_data[248],lbus_data[6],lbus_data[3],lbus_data[14],lbus_data[11],lbus_data[22],lbus_data[19],lbus_data[30],lbus_data[27],lbus_data[38],lbus_data[35],lbus_data[46],lbus_data[43],lbus_data[54],lbus_data[51],lbus_data[62],lbus_data[59],lbus_data[70],lbus_data[67],lbus_data[78],lbus_data[75],lbus_data[86],lbus_data[83],lbus_data[94],lbus_data[91],lbus_data[102],lbus_data[99],lbus_data[110],lbus_data[107],lbus_data[118],lbus_data[115],lbus_data[126],lbus_data[123]}),
        .rx_clk_2(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[1]),
        .\wr_ptr_reg[2]_1 (rd_ptr0_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_24 \SEG_LOOP3[2].fifo_sync_inst 
       (.D({\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 }),
        .E(rd_ptr0_1),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[123] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[129] (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\axis_tdata_reg[132] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[132]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[134] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[134]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[137] (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[140] (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[142] (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\axis_tdata_reg[145] (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[148] (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[150] (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[153] (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[156] (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[158] (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[161] (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[164] (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[166] (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[169] (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[172] (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[174] (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[177] (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[180] (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[182] (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[185] (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[188] (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[190] (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[193] (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[196] (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[198] (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[201] (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[204] (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[206] (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[209] (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[212] (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[214] (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[217] (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[220] (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[222] (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[225] (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[228] (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[230] (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[233] (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[236] (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[238] (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[241] (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[244] (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[246] (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[249] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[249]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[252] (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[254] (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[257] (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[259] (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\axis_tdata_reg[261] (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\axis_tdata_reg[263] (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[263]_0 (\wr_ptr_reg[0]_0 ),
        .\axis_tdata_reg[265] (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[267] (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\axis_tdata_reg[269] (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\axis_tdata_reg[271] (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[273] (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[275] (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\axis_tdata_reg[277] (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\axis_tdata_reg[279] (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[281] (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[283] (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\axis_tdata_reg[285] (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\axis_tdata_reg[287] (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[289] (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[291] (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[293] (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[295] (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[297] (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[299] (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[301] (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[303] (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[305] (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[307] (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[309] (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[311] (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[313] (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[315] (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[317] (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[319] (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[321] (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[323] (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[325] (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[327] (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[329] (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[331] (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[333] (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[335] (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[337] (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[339] (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[341] (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[343] (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[345] (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[347] (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[349] (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[351] (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[353] (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\axis_tdata_reg[355] (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[357] (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[359] (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[361] (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[363] (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[365] (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[367] (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[369] (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[371] (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[373] (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[375] (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[377] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[377]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[377]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[379] (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[381] (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[383] (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\axis_tkeep_reg[15] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\axis_tkeep_reg[22] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\axis_tkeep_reg[31] (\dout[3]_3 ),
        .\axis_tkeep_reg[31]_0 ({\dout[0]_0 [135],\dout[0]_0 [132:131],\dout[0]_0 [124:123],\dout[0]_0 [116:115],\dout[0]_0 [108:107],\dout[0]_0 [100:99],\dout[0]_0 [92:91],\dout[0]_0 [84:83],\dout[0]_0 [76:75],\dout[0]_0 [68:67],\dout[0]_0 [60:59],\dout[0]_0 [52:51],\dout[0]_0 [44:43],\dout[0]_0 [36:35],\dout[0]_0 [28:27],\dout[0]_0 [20:19],\dout[0]_0 [12:11],\dout[0]_0 [4:3]}),
        .\axis_tkeep_reg[38] ({lbus_mty[10],lbus_mty[8]}),
        .\axis_tkeep_reg[38]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .axis_tlast_reg(\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .data_valid({data_valid[3],data_valid[1:0]}),
        .dout({\dout[1]_1 [135],\dout[1]_1 [133:130],\dout[1]_1 [127],\dout[1]_1 [123:122],\dout[1]_1 [119],\dout[1]_1 [115:114],\dout[1]_1 [111],\dout[1]_1 [107:106],\dout[1]_1 [103],\dout[1]_1 [99:98],\dout[1]_1 [95],\dout[1]_1 [91:90],\dout[1]_1 [87],\dout[1]_1 [83:82],\dout[1]_1 [79],\dout[1]_1 [75:74],\dout[1]_1 [71],\dout[1]_1 [67:66],\dout[1]_1 [63],\dout[1]_1 [59:58],\dout[1]_1 [55],\dout[1]_1 [51:50],\dout[1]_1 [47],\dout[1]_1 [43:42],\dout[1]_1 [39],\dout[1]_1 [35:34],\dout[1]_1 [31],\dout[1]_1 [27:26],\dout[1]_1 [23],\dout[1]_1 [19:18],\dout[1]_1 [15],\dout[1]_1 [11:10],\dout[1]_1 [7],\dout[1]_1 [3:2]}),
        .full(full[2]),
        .lbus_err(lbus_err[1]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_147 (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_148 (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_149 (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_150 (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_151 (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_152 (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_153 (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_154 (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\rot_reg[0]_155 (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_156 (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_157 (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_158 (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_159 (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_160 (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_161 (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_162 (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_163 (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_164 (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_165 (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_166 (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_167 (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_168 (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_169 (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\rot_reg[0]_170 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_171 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_172 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_173 (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_174 (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_175 (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_176 (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_177 (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_178 (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_179 (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_180 (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_181 (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_182 (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_183 (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_184 (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_185 (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_186 (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_187 (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_188 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_189 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\rot_reg[1]_2 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_4 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[11],lbus_mty[5]}),
        .rx_clk_1(\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .rx_clk_2({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .rx_clk_3({lbus_data[263],lbus_data[261],lbus_data[259],lbus_data[257],lbus_data[271],lbus_data[269],lbus_data[267],lbus_data[265],lbus_data[279],lbus_data[277],lbus_data[275],lbus_data[273],lbus_data[287],lbus_data[285],lbus_data[283],lbus_data[281],lbus_data[295],lbus_data[293],lbus_data[291],lbus_data[289],lbus_data[303],lbus_data[301],lbus_data[299],lbus_data[297],lbus_data[311],lbus_data[309],lbus_data[307],lbus_data[305],lbus_data[319],lbus_data[317],lbus_data[315],lbus_data[313],lbus_data[327],lbus_data[325],lbus_data[323],lbus_data[321],lbus_data[335],lbus_data[333],lbus_data[331],lbus_data[329],lbus_data[343],lbus_data[341],lbus_data[339],lbus_data[337],lbus_data[351],lbus_data[349],lbus_data[347],lbus_data[345],lbus_data[359],lbus_data[357],lbus_data[355],lbus_data[353],lbus_data[367],lbus_data[365],lbus_data[363],lbus_data[361],lbus_data[375],lbus_data[373],lbus_data[371],lbus_data[369],lbus_data[383],lbus_data[381],lbus_data[379],lbus_data[377],lbus_data[134],lbus_data[132],lbus_data[129],lbus_data[142],lbus_data[140],lbus_data[137],lbus_data[150],lbus_data[148],lbus_data[145],lbus_data[158],lbus_data[156],lbus_data[153],lbus_data[166],lbus_data[164],lbus_data[161],lbus_data[174],lbus_data[172],lbus_data[169],lbus_data[182],lbus_data[180],lbus_data[177],lbus_data[190],lbus_data[188],lbus_data[185],lbus_data[198],lbus_data[196],lbus_data[193],lbus_data[206],lbus_data[204],lbus_data[201],lbus_data[214],lbus_data[212],lbus_data[209],lbus_data[222],lbus_data[220],lbus_data[217],lbus_data[230],lbus_data[228],lbus_data[225],lbus_data[238],lbus_data[236],lbus_data[233],lbus_data[246],lbus_data[244],lbus_data[241],lbus_data[254],lbus_data[252],lbus_data[249]}),
        .rx_clk_4(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .rx_clk_5(\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .rx_clk_6(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[0]_0 ({full[3],full[1:0]}),
        .\wr_ptr_reg[2]_0 (data_valid[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo_25 \SEG_LOOP3[3].fifo_sync_inst 
       (.D({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[252] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[256] (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\axis_tdata_reg[258] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[258]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\axis_tdata_reg[260] (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\axis_tdata_reg[262] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[262]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\axis_tdata_reg[264] (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\axis_tdata_reg[266] (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\axis_tdata_reg[268] (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\axis_tdata_reg[270] (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\axis_tdata_reg[272] (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\axis_tdata_reg[274] (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\axis_tdata_reg[276] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[276]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\axis_tdata_reg[278] (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\axis_tdata_reg[280] (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\axis_tdata_reg[282] (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\axis_tdata_reg[284] (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\axis_tdata_reg[286] (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\axis_tdata_reg[288] (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[290] (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\axis_tdata_reg[292] (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[294] (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\axis_tdata_reg[296] (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[298] (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\axis_tdata_reg[300] (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[302] (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[304] (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[306] (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[308] (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[310] (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[312] (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[314] (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[316] (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[318] (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[320] (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[322] (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[324] (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[326] (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[328] (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[330] (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[332] (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[334] (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[336] (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[338] (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[340] (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[342] (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[344] (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[346] (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[348] (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[350] (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[352] (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[354] (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[356] (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[358] (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[360] (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[362] (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[364] (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[366] (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[368] (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[370] (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[372] (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[374] (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[376] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[376]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[378] (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[380] (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[382] (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[386] (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[387] (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[388] (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[391] (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[391]_0 (\wr_ptr_reg[0]_1 ),
        .\axis_tdata_reg[394] (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[395] (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[396] (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[399] (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[402] (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[403] (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[404] (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[407] (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[410] (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[411] (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[412] (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[415] (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[418] (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[419] (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[420] (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[423] (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[426] (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[427] (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[428] (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[431] (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[434] (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[435] (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[436] (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[439] (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[442] (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[443] (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[444] (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[447] (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[450] (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[451] (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[452] (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[455] (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[458] (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[459] (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[460] (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[463] (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[466] (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[467] (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[468] (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[471] (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[474] (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[475] (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[476] (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[479] (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[482] (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\axis_tdata_reg[483] (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[484] (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[487] (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[490] (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\axis_tdata_reg[491] (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\axis_tdata_reg[492] (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[495] (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\axis_tdata_reg[498] (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\axis_tdata_reg[499] (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\axis_tdata_reg[500] (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[503] (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\axis_tdata_reg[506] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[506]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[506]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\axis_tdata_reg[507] (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\axis_tdata_reg[508] (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[511] (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\axis_tkeep_reg[36] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep_reg[36]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\axis_tkeep_reg[37] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[37]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\axis_tkeep_reg[47] ({\dout[2]_2 [135],\dout[2]_2 [133:132],\dout[2]_2 [127],\dout[2]_2 [125],\dout[2]_2 [119],\dout[2]_2 [117],\dout[2]_2 [111],\dout[2]_2 [109],\dout[2]_2 [103],\dout[2]_2 [101],\dout[2]_2 [95],\dout[2]_2 [93],\dout[2]_2 [87],\dout[2]_2 [85],\dout[2]_2 [79],\dout[2]_2 [77],\dout[2]_2 [71],\dout[2]_2 [69],\dout[2]_2 [63],\dout[2]_2 [61],\dout[2]_2 [55],\dout[2]_2 [53],\dout[2]_2 [47],\dout[2]_2 [45],\dout[2]_2 [39],\dout[2]_2 [37],\dout[2]_2 [31],\dout[2]_2 [29],\dout[2]_2 [23],\dout[2]_2 [21],\dout[2]_2 [15],\dout[2]_2 [13],\dout[2]_2 [7],\dout[2]_2 [5]}),
        .\axis_tkeep_reg[47]_0 ({\dout[0]_0 [135:130],\dout[0]_0 [128:126],\dout[0]_0 [124:122],\dout[0]_0 [120:118],\dout[0]_0 [116:114],\dout[0]_0 [112:110],\dout[0]_0 [108:106],\dout[0]_0 [104:102],\dout[0]_0 [100:98],\dout[0]_0 [96:94],\dout[0]_0 [92:90],\dout[0]_0 [88:86],\dout[0]_0 [84:82],\dout[0]_0 [80:78],\dout[0]_0 [76:74],\dout[0]_0 [72:70],\dout[0]_0 [68:66],\dout[0]_0 [64:62],\dout[0]_0 [60:58],\dout[0]_0 [56:54],\dout[0]_0 [52:50],\dout[0]_0 [48:46],\dout[0]_0 [44:42],\dout[0]_0 [40:38],\dout[0]_0 [36:34],\dout[0]_0 [32:30],\dout[0]_0 [28:26],\dout[0]_0 [24:22],\dout[0]_0 [20:18],\dout[0]_0 [16:14],\dout[0]_0 [12:10],\dout[0]_0 [8:6],\dout[0]_0 [4:2],\dout[0]_0 [0]}),
        .\axis_tkeep_reg[47]_1 ({\dout[1]_1 [135],\dout[1]_1 [133:132],\dout[1]_1 [130],\dout[1]_1 [124],\dout[1]_1 [122],\dout[1]_1 [116],\dout[1]_1 [114],\dout[1]_1 [108],\dout[1]_1 [106],\dout[1]_1 [100],\dout[1]_1 [98],\dout[1]_1 [92],\dout[1]_1 [90],\dout[1]_1 [84],\dout[1]_1 [82],\dout[1]_1 [76],\dout[1]_1 [74],\dout[1]_1 [68],\dout[1]_1 [66],\dout[1]_1 [60],\dout[1]_1 [58],\dout[1]_1 [52],\dout[1]_1 [50],\dout[1]_1 [44],\dout[1]_1 [42],\dout[1]_1 [36],\dout[1]_1 [34],\dout[1]_1 [28],\dout[1]_1 [26],\dout[1]_1 [20],\dout[1]_1 [18],\dout[1]_1 [12],\dout[1]_1 [10],\dout[1]_1 [4],\dout[1]_1 [2]}),
        .\axis_tkeep_reg[54] (lbus_mty[13:12]),
        .\axis_tkeep_reg[54]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\axis_tkeep_reg[54]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .data_valid(data_valid[3]),
        .dout(\dout[3]_3 ),
        .full(full[2:0]),
        .lbus_err(lbus_err[2]),
        .lbus_mty({lbus_mty[15:14],lbus_mty[10],lbus_mty[8]}),
        .ptp_rd_en_i_3(\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot[1]_i_7 (data_valid[2:0]),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (p_0_in[1]),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\rot_reg[1] (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[1]_6 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_data[391],lbus_data[388:386],lbus_data[399],lbus_data[396:394],lbus_data[407],lbus_data[404:402],lbus_data[415],lbus_data[412:410],lbus_data[423],lbus_data[420:418],lbus_data[431],lbus_data[428:426],lbus_data[439],lbus_data[436:434],lbus_data[447],lbus_data[444:442],lbus_data[455],lbus_data[452:450],lbus_data[463],lbus_data[460:458],lbus_data[471],lbus_data[468:466],lbus_data[479],lbus_data[476:474],lbus_data[487],lbus_data[484:482],lbus_data[495],lbus_data[492:490],lbus_data[503],lbus_data[500:498],lbus_data[511],lbus_data[508:506],lbus_data[262],lbus_data[260],lbus_data[258],lbus_data[256],lbus_data[270],lbus_data[268],lbus_data[266],lbus_data[264],lbus_data[278],lbus_data[276],lbus_data[274],lbus_data[272],lbus_data[286],lbus_data[284],lbus_data[282],lbus_data[280],lbus_data[294],lbus_data[292],lbus_data[290],lbus_data[288],lbus_data[302],lbus_data[300],lbus_data[298],lbus_data[296],lbus_data[310],lbus_data[308],lbus_data[306],lbus_data[304],lbus_data[318],lbus_data[316],lbus_data[314],lbus_data[312],lbus_data[326],lbus_data[324],lbus_data[322],lbus_data[320],lbus_data[334],lbus_data[332],lbus_data[330],lbus_data[328],lbus_data[342],lbus_data[340],lbus_data[338],lbus_data[336],lbus_data[350],lbus_data[348],lbus_data[346],lbus_data[344],lbus_data[358],lbus_data[356],lbus_data[354],lbus_data[352],lbus_data[366],lbus_data[364],lbus_data[362],lbus_data[360],lbus_data[374],lbus_data[372],lbus_data[370],lbus_data[368],lbus_data[382],lbus_data[380],lbus_data[378],lbus_data[376]}),
        .rx_clk_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_fifo__parameterized0 fifo_sync_inst_ptp
       (.SR(SR),
        .din({rx_enaout0,din[132]}),
        .dout(dout),
        .ptp_rd_en(ptp_rd_en),
        .rx_clk(rx_clk),
        .\rx_lane_aligner_fill_0[0] (\rx_lane_aligner_fill_0[0] ),
        .\wr_ptr_reg[0]_0 ({\wr_ptr_reg[0] [135],\wr_ptr_reg[0] [132]}),
        .\wr_ptr_reg[0]_1 ({\wr_ptr_reg[0]_0 [135],\wr_ptr_reg[0]_0 [132]}),
        .\wr_ptr_reg[0]_2 ({\wr_ptr_reg[0]_1 [135],\wr_ptr_reg[0]_1 [132]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_lbus2axis_segmented_corelogic i_cmac_usplus_1_lbus2axis_segmented_corelogic
       (.D({lbus_data[391:384],lbus_data[399:392],lbus_data[407:400],lbus_data[415:408],lbus_data[423:416],lbus_data[431:424],lbus_data[439:432],lbus_data[447:440],lbus_data[455:448],lbus_data[463:456],lbus_data[471:464],lbus_data[479:472],lbus_data[487:480],lbus_data[495:488],lbus_data[503:496],lbus_data[511:504],lbus_data[263:256],lbus_data[271:264],lbus_data[279:272],lbus_data[287:280],lbus_data[295:288],lbus_data[303:296],lbus_data[311:304],lbus_data[319:312],lbus_data[327:320],lbus_data[335:328],lbus_data[343:336],lbus_data[351:344],lbus_data[359:352],lbus_data[367:360],lbus_data[375:368],lbus_data[383:376],lbus_data[135:128],lbus_data[143:136],lbus_data[151:144],lbus_data[159:152],lbus_data[167:160],lbus_data[175:168],lbus_data[183:176],lbus_data[191:184],lbus_data[199:192],lbus_data[207:200],lbus_data[215:208],lbus_data[223:216],lbus_data[231:224],lbus_data[239:232],lbus_data[247:240],lbus_data[255:248],lbus_data[7:0],lbus_data[15:8],lbus_data[23:16],lbus_data[31:24],lbus_data[39:32],lbus_data[47:40],lbus_data[55:48],lbus_data[63:56],lbus_data[71:64],lbus_data[79:72],lbus_data[87:80],lbus_data[95:88],lbus_data[103:96],lbus_data[111:104],lbus_data[119:112],lbus_data[127:120]}),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[63]_0 ({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 ,\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 ,\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 ,\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .axis_tlast_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .lbus_err(lbus_err),
        .lbus_mty({lbus_mty[15:14],lbus_mty[11:10],lbus_mty[7:6],lbus_mty[3:2]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_2 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[0]_3 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_4 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[0]_5 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[0]_6 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[1]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE ptp_rd_en_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .Q(ptp_rd_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_512bit
   (Q,
    \data_out_reg[447]_0 ,
    \data_out_reg[447]_1 );
  output [255:0]Q;
  input [255:0]\data_out_reg[447]_0 ;
  input \data_out_reg[447]_1 ;

  wire [255:0]Q;
  wire [255:0]\data_out_reg[447]_0 ;
  wire \data_out_reg[447]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [192]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [193]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [194]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [195]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [196]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [197]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [198]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [199]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [200]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [201]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [202]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [203]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [204]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [205]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [206]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [207]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [208]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [209]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [210]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [211]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [212]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [213]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [214]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [215]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [216]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [217]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [218]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [219]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [220]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [221]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [222]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [223]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [224]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [225]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [226]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [227]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [228]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [229]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [230]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [231]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [232]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [233]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [234]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [235]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [236]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [237]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [238]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [239]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [240]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [241]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [242]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [243]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [244]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [245]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [246]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [247]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [248]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [249]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [250]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [251]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [252]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [253]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [254]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [255]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_64bit
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[0]_0 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[0]_0 ;

  wire [31:0]Q;
  wire \data_out_reg[0]_0 ;
  wire [31:0]\data_out_reg[55]_0 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_pipeline_sync_64bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_64bit_10
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[55]_1 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[55]_1 ;

  wire [31:0]Q;
  wire [31:0]\data_out_reg[55]_0 ;
  wire \data_out_reg[55]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_13
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_14
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_15
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_16
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_17
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_18
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_19
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire [63:0]data_in_d2;
  wire [63:0]data_in_d3;
  wire [63:0]data_in_d4;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(data_in_d2[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(data_in_d2[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(data_in_d2[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(data_in_d2[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(data_in_d2[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(data_in_d2[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(data_in_d2[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(data_in_d2[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(data_in_d2[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(data_in_d2[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(data_in_d2[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(data_in_d2[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(data_in_d2[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(data_in_d2[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(data_in_d2[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(data_in_d2[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(data_in_d2[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(data_in_d2[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(data_in_d2[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(data_in_d2[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(data_in_d2[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(data_in_d2[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(data_in_d2[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(data_in_d2[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(data_in_d2[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(data_in_d2[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(data_in_d2[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(data_in_d2[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(data_in_d2[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(data_in_d2[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(data_in_d2[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(data_in_d2[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(data_in_d2[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(data_in_d2[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(data_in_d2[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(data_in_d2[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(data_in_d2[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(data_in_d2[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(data_in_d2[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(data_in_d2[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(data_in_d2[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(data_in_d2[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(data_in_d2[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(data_in_d2[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(data_in_d2[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(data_in_d2[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(data_in_d2[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(data_in_d2[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(data_in_d2[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(data_in_d2[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(data_in_d2[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(data_in_d2[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(data_in_d2[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(data_in_d2[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(data_in_d2[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(data_in_d2[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(data_in_d2[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(data_in_d2[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(data_in_d2[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(data_in_d2[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(data_in_d2[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(data_in_d2[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(data_in_d2[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(data_in_d2[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[0]),
        .Q(data_in_d3[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[10]),
        .Q(data_in_d3[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[11]),
        .Q(data_in_d3[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[12]),
        .Q(data_in_d3[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[13]),
        .Q(data_in_d3[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[14]),
        .Q(data_in_d3[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[15]),
        .Q(data_in_d3[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[16]),
        .Q(data_in_d3[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[17]),
        .Q(data_in_d3[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[18]),
        .Q(data_in_d3[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[19]),
        .Q(data_in_d3[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[1]),
        .Q(data_in_d3[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[20]),
        .Q(data_in_d3[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[21]),
        .Q(data_in_d3[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[22]),
        .Q(data_in_d3[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[23]),
        .Q(data_in_d3[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[24]),
        .Q(data_in_d3[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[25]),
        .Q(data_in_d3[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[26]),
        .Q(data_in_d3[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[27]),
        .Q(data_in_d3[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[28]),
        .Q(data_in_d3[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[29]),
        .Q(data_in_d3[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[2]),
        .Q(data_in_d3[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[30]),
        .Q(data_in_d3[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[31]),
        .Q(data_in_d3[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[32]),
        .Q(data_in_d3[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[33]),
        .Q(data_in_d3[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[34]),
        .Q(data_in_d3[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[35]),
        .Q(data_in_d3[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[36]),
        .Q(data_in_d3[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[37]),
        .Q(data_in_d3[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[38]),
        .Q(data_in_d3[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[39]),
        .Q(data_in_d3[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[3]),
        .Q(data_in_d3[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[40]),
        .Q(data_in_d3[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[41]),
        .Q(data_in_d3[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[42]),
        .Q(data_in_d3[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[43]),
        .Q(data_in_d3[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[44]),
        .Q(data_in_d3[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[45]),
        .Q(data_in_d3[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[46]),
        .Q(data_in_d3[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[47]),
        .Q(data_in_d3[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[48]),
        .Q(data_in_d3[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[49]),
        .Q(data_in_d3[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[4]),
        .Q(data_in_d3[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[50]),
        .Q(data_in_d3[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[51]),
        .Q(data_in_d3[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[52]),
        .Q(data_in_d3[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[53]),
        .Q(data_in_d3[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[54]),
        .Q(data_in_d3[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[55]),
        .Q(data_in_d3[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[56]),
        .Q(data_in_d3[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[57]),
        .Q(data_in_d3[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[58]),
        .Q(data_in_d3[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[59]),
        .Q(data_in_d3[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[5]),
        .Q(data_in_d3[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[60]),
        .Q(data_in_d3[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[61]),
        .Q(data_in_d3[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[62]),
        .Q(data_in_d3[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[63]),
        .Q(data_in_d3[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[6]),
        .Q(data_in_d3[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[7]),
        .Q(data_in_d3[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[8]),
        .Q(data_in_d3[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[9]),
        .Q(data_in_d3[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[0]),
        .Q(data_in_d4[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[10]),
        .Q(data_in_d4[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[11]),
        .Q(data_in_d4[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[12]),
        .Q(data_in_d4[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[13]),
        .Q(data_in_d4[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[14]),
        .Q(data_in_d4[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[15]),
        .Q(data_in_d4[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[16]),
        .Q(data_in_d4[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[17]),
        .Q(data_in_d4[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[18]),
        .Q(data_in_d4[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[19]),
        .Q(data_in_d4[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[1]),
        .Q(data_in_d4[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[20]),
        .Q(data_in_d4[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[21]),
        .Q(data_in_d4[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[22]),
        .Q(data_in_d4[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[23]),
        .Q(data_in_d4[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[24]),
        .Q(data_in_d4[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[25]),
        .Q(data_in_d4[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[26]),
        .Q(data_in_d4[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[27]),
        .Q(data_in_d4[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[28]),
        .Q(data_in_d4[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[29]),
        .Q(data_in_d4[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[2]),
        .Q(data_in_d4[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[30]),
        .Q(data_in_d4[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[31]),
        .Q(data_in_d4[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[32]),
        .Q(data_in_d4[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[33]),
        .Q(data_in_d4[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[34]),
        .Q(data_in_d4[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[35]),
        .Q(data_in_d4[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[36]),
        .Q(data_in_d4[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[37]),
        .Q(data_in_d4[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[38]),
        .Q(data_in_d4[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[39]),
        .Q(data_in_d4[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[3]),
        .Q(data_in_d4[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[40]),
        .Q(data_in_d4[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[41]),
        .Q(data_in_d4[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[42]),
        .Q(data_in_d4[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[43]),
        .Q(data_in_d4[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[44]),
        .Q(data_in_d4[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[45]),
        .Q(data_in_d4[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[46]),
        .Q(data_in_d4[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[47]),
        .Q(data_in_d4[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[48]),
        .Q(data_in_d4[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[49]),
        .Q(data_in_d4[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[4]),
        .Q(data_in_d4[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[50]),
        .Q(data_in_d4[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[51]),
        .Q(data_in_d4[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[52]),
        .Q(data_in_d4[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[53]),
        .Q(data_in_d4[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[54]),
        .Q(data_in_d4[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[55]),
        .Q(data_in_d4[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[56]),
        .Q(data_in_d4[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[57]),
        .Q(data_in_d4[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[58]),
        .Q(data_in_d4[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[59]),
        .Q(data_in_d4[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[5]),
        .Q(data_in_d4[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[60]),
        .Q(data_in_d4[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[61]),
        .Q(data_in_d4[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[62]),
        .Q(data_in_d4[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[63]),
        .Q(data_in_d4[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[6]),
        .Q(data_in_d4[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[7]),
        .Q(data_in_d4[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[8]),
        .Q(data_in_d4[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[9]),
        .Q(data_in_d4[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_20
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_21
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_22
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_in_d1_reg[55]_0 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_1 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_in_d1_reg[55]_0 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_1 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire \ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_in_d1_reg[55]_1 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) (* C_ENABLE_PIPELINE_REG = "1" *) (* C_GT_DRP_CLK = "125" *) 
(* C_GT_REF_CLK_FREQ = "161.132812" *) (* C_GT_RX_BUFFER_BYPASS = "2" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X1Y40" *) (* C_LANE2_GT_LOC = "X1Y41" *) (* C_LANE3_GT_LOC = "X1Y42" *) 
(* C_LANE4_GT_LOC = "X1Y43" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "2" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [55:0]ctrl0_out;
  wire [55:0]ctrl1_out;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9;
  wire i_cmac_usplus_1_tx_sync_n_0;
  wire i_cmac_usplus_1_tx_sync_n_1;
  wire i_cmac_usplus_1_tx_sync_n_10;
  wire i_cmac_usplus_1_tx_sync_n_100;
  wire i_cmac_usplus_1_tx_sync_n_101;
  wire i_cmac_usplus_1_tx_sync_n_102;
  wire i_cmac_usplus_1_tx_sync_n_103;
  wire i_cmac_usplus_1_tx_sync_n_104;
  wire i_cmac_usplus_1_tx_sync_n_105;
  wire i_cmac_usplus_1_tx_sync_n_106;
  wire i_cmac_usplus_1_tx_sync_n_107;
  wire i_cmac_usplus_1_tx_sync_n_108;
  wire i_cmac_usplus_1_tx_sync_n_109;
  wire i_cmac_usplus_1_tx_sync_n_11;
  wire i_cmac_usplus_1_tx_sync_n_110;
  wire i_cmac_usplus_1_tx_sync_n_111;
  wire i_cmac_usplus_1_tx_sync_n_112;
  wire i_cmac_usplus_1_tx_sync_n_113;
  wire i_cmac_usplus_1_tx_sync_n_114;
  wire i_cmac_usplus_1_tx_sync_n_115;
  wire i_cmac_usplus_1_tx_sync_n_116;
  wire i_cmac_usplus_1_tx_sync_n_117;
  wire i_cmac_usplus_1_tx_sync_n_118;
  wire i_cmac_usplus_1_tx_sync_n_119;
  wire i_cmac_usplus_1_tx_sync_n_12;
  wire i_cmac_usplus_1_tx_sync_n_120;
  wire i_cmac_usplus_1_tx_sync_n_121;
  wire i_cmac_usplus_1_tx_sync_n_122;
  wire i_cmac_usplus_1_tx_sync_n_123;
  wire i_cmac_usplus_1_tx_sync_n_124;
  wire i_cmac_usplus_1_tx_sync_n_125;
  wire i_cmac_usplus_1_tx_sync_n_126;
  wire i_cmac_usplus_1_tx_sync_n_127;
  wire i_cmac_usplus_1_tx_sync_n_128;
  wire i_cmac_usplus_1_tx_sync_n_129;
  wire i_cmac_usplus_1_tx_sync_n_13;
  wire i_cmac_usplus_1_tx_sync_n_130;
  wire i_cmac_usplus_1_tx_sync_n_131;
  wire i_cmac_usplus_1_tx_sync_n_132;
  wire i_cmac_usplus_1_tx_sync_n_133;
  wire i_cmac_usplus_1_tx_sync_n_134;
  wire i_cmac_usplus_1_tx_sync_n_135;
  wire i_cmac_usplus_1_tx_sync_n_136;
  wire i_cmac_usplus_1_tx_sync_n_137;
  wire i_cmac_usplus_1_tx_sync_n_138;
  wire i_cmac_usplus_1_tx_sync_n_139;
  wire i_cmac_usplus_1_tx_sync_n_14;
  wire i_cmac_usplus_1_tx_sync_n_140;
  wire i_cmac_usplus_1_tx_sync_n_141;
  wire i_cmac_usplus_1_tx_sync_n_142;
  wire i_cmac_usplus_1_tx_sync_n_143;
  wire i_cmac_usplus_1_tx_sync_n_144;
  wire i_cmac_usplus_1_tx_sync_n_145;
  wire i_cmac_usplus_1_tx_sync_n_146;
  wire i_cmac_usplus_1_tx_sync_n_147;
  wire i_cmac_usplus_1_tx_sync_n_148;
  wire i_cmac_usplus_1_tx_sync_n_149;
  wire i_cmac_usplus_1_tx_sync_n_15;
  wire i_cmac_usplus_1_tx_sync_n_150;
  wire i_cmac_usplus_1_tx_sync_n_151;
  wire i_cmac_usplus_1_tx_sync_n_152;
  wire i_cmac_usplus_1_tx_sync_n_153;
  wire i_cmac_usplus_1_tx_sync_n_154;
  wire i_cmac_usplus_1_tx_sync_n_155;
  wire i_cmac_usplus_1_tx_sync_n_156;
  wire i_cmac_usplus_1_tx_sync_n_157;
  wire i_cmac_usplus_1_tx_sync_n_158;
  wire i_cmac_usplus_1_tx_sync_n_159;
  wire i_cmac_usplus_1_tx_sync_n_16;
  wire i_cmac_usplus_1_tx_sync_n_160;
  wire i_cmac_usplus_1_tx_sync_n_161;
  wire i_cmac_usplus_1_tx_sync_n_162;
  wire i_cmac_usplus_1_tx_sync_n_163;
  wire i_cmac_usplus_1_tx_sync_n_164;
  wire i_cmac_usplus_1_tx_sync_n_165;
  wire i_cmac_usplus_1_tx_sync_n_166;
  wire i_cmac_usplus_1_tx_sync_n_167;
  wire i_cmac_usplus_1_tx_sync_n_168;
  wire i_cmac_usplus_1_tx_sync_n_169;
  wire i_cmac_usplus_1_tx_sync_n_17;
  wire i_cmac_usplus_1_tx_sync_n_170;
  wire i_cmac_usplus_1_tx_sync_n_171;
  wire i_cmac_usplus_1_tx_sync_n_172;
  wire i_cmac_usplus_1_tx_sync_n_173;
  wire i_cmac_usplus_1_tx_sync_n_174;
  wire i_cmac_usplus_1_tx_sync_n_175;
  wire i_cmac_usplus_1_tx_sync_n_176;
  wire i_cmac_usplus_1_tx_sync_n_177;
  wire i_cmac_usplus_1_tx_sync_n_178;
  wire i_cmac_usplus_1_tx_sync_n_179;
  wire i_cmac_usplus_1_tx_sync_n_18;
  wire i_cmac_usplus_1_tx_sync_n_180;
  wire i_cmac_usplus_1_tx_sync_n_181;
  wire i_cmac_usplus_1_tx_sync_n_182;
  wire i_cmac_usplus_1_tx_sync_n_183;
  wire i_cmac_usplus_1_tx_sync_n_184;
  wire i_cmac_usplus_1_tx_sync_n_185;
  wire i_cmac_usplus_1_tx_sync_n_186;
  wire i_cmac_usplus_1_tx_sync_n_187;
  wire i_cmac_usplus_1_tx_sync_n_188;
  wire i_cmac_usplus_1_tx_sync_n_189;
  wire i_cmac_usplus_1_tx_sync_n_19;
  wire i_cmac_usplus_1_tx_sync_n_190;
  wire i_cmac_usplus_1_tx_sync_n_191;
  wire i_cmac_usplus_1_tx_sync_n_192;
  wire i_cmac_usplus_1_tx_sync_n_193;
  wire i_cmac_usplus_1_tx_sync_n_194;
  wire i_cmac_usplus_1_tx_sync_n_195;
  wire i_cmac_usplus_1_tx_sync_n_196;
  wire i_cmac_usplus_1_tx_sync_n_197;
  wire i_cmac_usplus_1_tx_sync_n_198;
  wire i_cmac_usplus_1_tx_sync_n_199;
  wire i_cmac_usplus_1_tx_sync_n_2;
  wire i_cmac_usplus_1_tx_sync_n_20;
  wire i_cmac_usplus_1_tx_sync_n_200;
  wire i_cmac_usplus_1_tx_sync_n_201;
  wire i_cmac_usplus_1_tx_sync_n_202;
  wire i_cmac_usplus_1_tx_sync_n_203;
  wire i_cmac_usplus_1_tx_sync_n_204;
  wire i_cmac_usplus_1_tx_sync_n_205;
  wire i_cmac_usplus_1_tx_sync_n_206;
  wire i_cmac_usplus_1_tx_sync_n_207;
  wire i_cmac_usplus_1_tx_sync_n_208;
  wire i_cmac_usplus_1_tx_sync_n_209;
  wire i_cmac_usplus_1_tx_sync_n_21;
  wire i_cmac_usplus_1_tx_sync_n_210;
  wire i_cmac_usplus_1_tx_sync_n_211;
  wire i_cmac_usplus_1_tx_sync_n_212;
  wire i_cmac_usplus_1_tx_sync_n_213;
  wire i_cmac_usplus_1_tx_sync_n_214;
  wire i_cmac_usplus_1_tx_sync_n_215;
  wire i_cmac_usplus_1_tx_sync_n_216;
  wire i_cmac_usplus_1_tx_sync_n_217;
  wire i_cmac_usplus_1_tx_sync_n_218;
  wire i_cmac_usplus_1_tx_sync_n_219;
  wire i_cmac_usplus_1_tx_sync_n_22;
  wire i_cmac_usplus_1_tx_sync_n_220;
  wire i_cmac_usplus_1_tx_sync_n_221;
  wire i_cmac_usplus_1_tx_sync_n_222;
  wire i_cmac_usplus_1_tx_sync_n_223;
  wire i_cmac_usplus_1_tx_sync_n_224;
  wire i_cmac_usplus_1_tx_sync_n_225;
  wire i_cmac_usplus_1_tx_sync_n_226;
  wire i_cmac_usplus_1_tx_sync_n_227;
  wire i_cmac_usplus_1_tx_sync_n_228;
  wire i_cmac_usplus_1_tx_sync_n_229;
  wire i_cmac_usplus_1_tx_sync_n_23;
  wire i_cmac_usplus_1_tx_sync_n_230;
  wire i_cmac_usplus_1_tx_sync_n_231;
  wire i_cmac_usplus_1_tx_sync_n_232;
  wire i_cmac_usplus_1_tx_sync_n_233;
  wire i_cmac_usplus_1_tx_sync_n_234;
  wire i_cmac_usplus_1_tx_sync_n_235;
  wire i_cmac_usplus_1_tx_sync_n_236;
  wire i_cmac_usplus_1_tx_sync_n_237;
  wire i_cmac_usplus_1_tx_sync_n_238;
  wire i_cmac_usplus_1_tx_sync_n_239;
  wire i_cmac_usplus_1_tx_sync_n_24;
  wire i_cmac_usplus_1_tx_sync_n_240;
  wire i_cmac_usplus_1_tx_sync_n_241;
  wire i_cmac_usplus_1_tx_sync_n_242;
  wire i_cmac_usplus_1_tx_sync_n_243;
  wire i_cmac_usplus_1_tx_sync_n_244;
  wire i_cmac_usplus_1_tx_sync_n_245;
  wire i_cmac_usplus_1_tx_sync_n_246;
  wire i_cmac_usplus_1_tx_sync_n_247;
  wire i_cmac_usplus_1_tx_sync_n_248;
  wire i_cmac_usplus_1_tx_sync_n_249;
  wire i_cmac_usplus_1_tx_sync_n_25;
  wire i_cmac_usplus_1_tx_sync_n_250;
  wire i_cmac_usplus_1_tx_sync_n_251;
  wire i_cmac_usplus_1_tx_sync_n_252;
  wire i_cmac_usplus_1_tx_sync_n_253;
  wire i_cmac_usplus_1_tx_sync_n_254;
  wire i_cmac_usplus_1_tx_sync_n_255;
  wire i_cmac_usplus_1_tx_sync_n_26;
  wire i_cmac_usplus_1_tx_sync_n_27;
  wire i_cmac_usplus_1_tx_sync_n_28;
  wire i_cmac_usplus_1_tx_sync_n_29;
  wire i_cmac_usplus_1_tx_sync_n_3;
  wire i_cmac_usplus_1_tx_sync_n_30;
  wire i_cmac_usplus_1_tx_sync_n_31;
  wire i_cmac_usplus_1_tx_sync_n_32;
  wire i_cmac_usplus_1_tx_sync_n_33;
  wire i_cmac_usplus_1_tx_sync_n_34;
  wire i_cmac_usplus_1_tx_sync_n_35;
  wire i_cmac_usplus_1_tx_sync_n_36;
  wire i_cmac_usplus_1_tx_sync_n_37;
  wire i_cmac_usplus_1_tx_sync_n_38;
  wire i_cmac_usplus_1_tx_sync_n_39;
  wire i_cmac_usplus_1_tx_sync_n_4;
  wire i_cmac_usplus_1_tx_sync_n_40;
  wire i_cmac_usplus_1_tx_sync_n_41;
  wire i_cmac_usplus_1_tx_sync_n_42;
  wire i_cmac_usplus_1_tx_sync_n_43;
  wire i_cmac_usplus_1_tx_sync_n_44;
  wire i_cmac_usplus_1_tx_sync_n_45;
  wire i_cmac_usplus_1_tx_sync_n_46;
  wire i_cmac_usplus_1_tx_sync_n_47;
  wire i_cmac_usplus_1_tx_sync_n_48;
  wire i_cmac_usplus_1_tx_sync_n_49;
  wire i_cmac_usplus_1_tx_sync_n_5;
  wire i_cmac_usplus_1_tx_sync_n_50;
  wire i_cmac_usplus_1_tx_sync_n_51;
  wire i_cmac_usplus_1_tx_sync_n_52;
  wire i_cmac_usplus_1_tx_sync_n_53;
  wire i_cmac_usplus_1_tx_sync_n_54;
  wire i_cmac_usplus_1_tx_sync_n_55;
  wire i_cmac_usplus_1_tx_sync_n_56;
  wire i_cmac_usplus_1_tx_sync_n_57;
  wire i_cmac_usplus_1_tx_sync_n_58;
  wire i_cmac_usplus_1_tx_sync_n_59;
  wire i_cmac_usplus_1_tx_sync_n_6;
  wire i_cmac_usplus_1_tx_sync_n_60;
  wire i_cmac_usplus_1_tx_sync_n_61;
  wire i_cmac_usplus_1_tx_sync_n_62;
  wire i_cmac_usplus_1_tx_sync_n_63;
  wire i_cmac_usplus_1_tx_sync_n_64;
  wire i_cmac_usplus_1_tx_sync_n_65;
  wire i_cmac_usplus_1_tx_sync_n_66;
  wire i_cmac_usplus_1_tx_sync_n_67;
  wire i_cmac_usplus_1_tx_sync_n_68;
  wire i_cmac_usplus_1_tx_sync_n_69;
  wire i_cmac_usplus_1_tx_sync_n_7;
  wire i_cmac_usplus_1_tx_sync_n_70;
  wire i_cmac_usplus_1_tx_sync_n_71;
  wire i_cmac_usplus_1_tx_sync_n_72;
  wire i_cmac_usplus_1_tx_sync_n_73;
  wire i_cmac_usplus_1_tx_sync_n_74;
  wire i_cmac_usplus_1_tx_sync_n_75;
  wire i_cmac_usplus_1_tx_sync_n_76;
  wire i_cmac_usplus_1_tx_sync_n_77;
  wire i_cmac_usplus_1_tx_sync_n_78;
  wire i_cmac_usplus_1_tx_sync_n_79;
  wire i_cmac_usplus_1_tx_sync_n_8;
  wire i_cmac_usplus_1_tx_sync_n_80;
  wire i_cmac_usplus_1_tx_sync_n_81;
  wire i_cmac_usplus_1_tx_sync_n_82;
  wire i_cmac_usplus_1_tx_sync_n_83;
  wire i_cmac_usplus_1_tx_sync_n_84;
  wire i_cmac_usplus_1_tx_sync_n_85;
  wire i_cmac_usplus_1_tx_sync_n_86;
  wire i_cmac_usplus_1_tx_sync_n_87;
  wire i_cmac_usplus_1_tx_sync_n_88;
  wire i_cmac_usplus_1_tx_sync_n_89;
  wire i_cmac_usplus_1_tx_sync_n_9;
  wire i_cmac_usplus_1_tx_sync_n_90;
  wire i_cmac_usplus_1_tx_sync_n_91;
  wire i_cmac_usplus_1_tx_sync_n_92;
  wire i_cmac_usplus_1_tx_sync_n_93;
  wire i_cmac_usplus_1_tx_sync_n_94;
  wire i_cmac_usplus_1_tx_sync_n_95;
  wire i_cmac_usplus_1_tx_sync_n_96;
  wire i_cmac_usplus_1_tx_sync_n_97;
  wire i_cmac_usplus_1_tx_sync_n_98;
  wire i_cmac_usplus_1_tx_sync_n_99;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_0_i;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [4:0]rx_ptp_pcslane_out;
  wire [4:0]rx_ptp_pcslane_out_i;
  wire [79:0]rx_ptp_tstamp_out;
  wire [79:0]rx_ptp_tstamp_out_i;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_2;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_3;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire [1:0]tx_ptp_1588op_in;
  wire [1:0]tx_ptp_1588op_in_o;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [15:0]tx_ptp_tag_field_in_o;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in;
  wire [55:0]txctrl1_in;
  wire [447:0]txdata_in;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [0:0]NLW_cmac_usplus_1_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_1_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_1_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_1_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_1_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_cmac_usplus_1_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_1_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_1_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_tx_user_pause_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [7:0]NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_tx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "cmac_usplus_1_gt,cmac_usplus_1_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "cmac_usplus_1_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_gt cmac_usplus_1_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_cmac_usplus_1_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_cmac_usplus_1_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_cmac_usplus_1_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_cmac_usplus_1_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_cmac_usplus_1_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_cmac_usplus_1_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_cmac_usplus_1_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txoutclk_out({NLW_cmac_usplus_1_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    cmac_usplus_1_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_axis2lbus_segmented_top i_cmac_usplus_1_axis2lbus
       (.Q(tx_ptp_1588op_in_o),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] (tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] (tx_ptp_tag_field_in_o),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_0 i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_0),
        .s_out_d4_0(s_out_d4_2),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_1 i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_2 i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_3 i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_4 i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_5 i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_6 i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_7 i_cmac_usplus_1_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_8 i_cmac_usplus_1_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_5),
        .stat_rx_aligned(stat_rx_aligned));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_cdc_sync_9 i_cmac_usplus_1_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_5),
        .s_out_d4_0(s_out_d4_4),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_lbus2axis_segmented_top i_cmac_usplus_1_lbus2axis
       (.SR(usr_rx_reset),
        .din({rx_errout0,rx_eopout0,rx_sopout0,rx_mtyout0,rx_dataout0}),
        .dout({rx_lane_aligner_fill_0,rx_ptp_pcslane_out,rx_ptp_tstamp_out}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .\rx_lane_aligner_fill_0[0] ({rx_lane_aligner_fill_0_i,rx_ptp_pcslane_out_i,rx_ptp_tstamp_out_i}),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[0] ({rx_enaout1,rx_errout1,rx_eopout1,rx_sopout1,rx_mtyout1,rx_dataout1}),
        .\wr_ptr_reg[0]_0 ({rx_enaout2,rx_errout2,rx_eopout2,rx_sopout2,rx_mtyout2,rx_dataout2}),
        .\wr_ptr_reg[0]_1 ({rx_enaout3,rx_errout3,rx_eopout3,rx_sopout3,rx_mtyout3,rx_dataout3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_512bit i_cmac_usplus_1_pipeline_sync_512bit_txdata
       (.Q({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .\data_out_reg[447]_0 ({i_cmac_usplus_1_tx_sync_n_0,i_cmac_usplus_1_tx_sync_n_1,i_cmac_usplus_1_tx_sync_n_2,i_cmac_usplus_1_tx_sync_n_3,i_cmac_usplus_1_tx_sync_n_4,i_cmac_usplus_1_tx_sync_n_5,i_cmac_usplus_1_tx_sync_n_6,i_cmac_usplus_1_tx_sync_n_7,i_cmac_usplus_1_tx_sync_n_8,i_cmac_usplus_1_tx_sync_n_9,i_cmac_usplus_1_tx_sync_n_10,i_cmac_usplus_1_tx_sync_n_11,i_cmac_usplus_1_tx_sync_n_12,i_cmac_usplus_1_tx_sync_n_13,i_cmac_usplus_1_tx_sync_n_14,i_cmac_usplus_1_tx_sync_n_15,i_cmac_usplus_1_tx_sync_n_16,i_cmac_usplus_1_tx_sync_n_17,i_cmac_usplus_1_tx_sync_n_18,i_cmac_usplus_1_tx_sync_n_19,i_cmac_usplus_1_tx_sync_n_20,i_cmac_usplus_1_tx_sync_n_21,i_cmac_usplus_1_tx_sync_n_22,i_cmac_usplus_1_tx_sync_n_23,i_cmac_usplus_1_tx_sync_n_24,i_cmac_usplus_1_tx_sync_n_25,i_cmac_usplus_1_tx_sync_n_26,i_cmac_usplus_1_tx_sync_n_27,i_cmac_usplus_1_tx_sync_n_28,i_cmac_usplus_1_tx_sync_n_29,i_cmac_usplus_1_tx_sync_n_30,i_cmac_usplus_1_tx_sync_n_31,i_cmac_usplus_1_tx_sync_n_32,i_cmac_usplus_1_tx_sync_n_33,i_cmac_usplus_1_tx_sync_n_34,i_cmac_usplus_1_tx_sync_n_35,i_cmac_usplus_1_tx_sync_n_36,i_cmac_usplus_1_tx_sync_n_37,i_cmac_usplus_1_tx_sync_n_38,i_cmac_usplus_1_tx_sync_n_39,i_cmac_usplus_1_tx_sync_n_40,i_cmac_usplus_1_tx_sync_n_41,i_cmac_usplus_1_tx_sync_n_42,i_cmac_usplus_1_tx_sync_n_43,i_cmac_usplus_1_tx_sync_n_44,i_cmac_usplus_1_tx_sync_n_45,i_cmac_usplus_1_tx_sync_n_46,i_cmac_usplus_1_tx_sync_n_47,i_cmac_usplus_1_tx_sync_n_48,i_cmac_usplus_1_tx_sync_n_49,i_cmac_usplus_1_tx_sync_n_50,i_cmac_usplus_1_tx_sync_n_51,i_cmac_usplus_1_tx_sync_n_52,i_cmac_usplus_1_tx_sync_n_53,i_cmac_usplus_1_tx_sync_n_54,i_cmac_usplus_1_tx_sync_n_55,i_cmac_usplus_1_tx_sync_n_56,i_cmac_usplus_1_tx_sync_n_57,i_cmac_usplus_1_tx_sync_n_58,i_cmac_usplus_1_tx_sync_n_59,i_cmac_usplus_1_tx_sync_n_60,i_cmac_usplus_1_tx_sync_n_61,i_cmac_usplus_1_tx_sync_n_62,i_cmac_usplus_1_tx_sync_n_63,i_cmac_usplus_1_tx_sync_n_64,i_cmac_usplus_1_tx_sync_n_65,i_cmac_usplus_1_tx_sync_n_66,i_cmac_usplus_1_tx_sync_n_67,i_cmac_usplus_1_tx_sync_n_68,i_cmac_usplus_1_tx_sync_n_69,i_cmac_usplus_1_tx_sync_n_70,i_cmac_usplus_1_tx_sync_n_71,i_cmac_usplus_1_tx_sync_n_72,i_cmac_usplus_1_tx_sync_n_73,i_cmac_usplus_1_tx_sync_n_74,i_cmac_usplus_1_tx_sync_n_75,i_cmac_usplus_1_tx_sync_n_76,i_cmac_usplus_1_tx_sync_n_77,i_cmac_usplus_1_tx_sync_n_78,i_cmac_usplus_1_tx_sync_n_79,i_cmac_usplus_1_tx_sync_n_80,i_cmac_usplus_1_tx_sync_n_81,i_cmac_usplus_1_tx_sync_n_82,i_cmac_usplus_1_tx_sync_n_83,i_cmac_usplus_1_tx_sync_n_84,i_cmac_usplus_1_tx_sync_n_85,i_cmac_usplus_1_tx_sync_n_86,i_cmac_usplus_1_tx_sync_n_87,i_cmac_usplus_1_tx_sync_n_88,i_cmac_usplus_1_tx_sync_n_89,i_cmac_usplus_1_tx_sync_n_90,i_cmac_usplus_1_tx_sync_n_91,i_cmac_usplus_1_tx_sync_n_92,i_cmac_usplus_1_tx_sync_n_93,i_cmac_usplus_1_tx_sync_n_94,i_cmac_usplus_1_tx_sync_n_95,i_cmac_usplus_1_tx_sync_n_96,i_cmac_usplus_1_tx_sync_n_97,i_cmac_usplus_1_tx_sync_n_98,i_cmac_usplus_1_tx_sync_n_99,i_cmac_usplus_1_tx_sync_n_100,i_cmac_usplus_1_tx_sync_n_101,i_cmac_usplus_1_tx_sync_n_102,i_cmac_usplus_1_tx_sync_n_103,i_cmac_usplus_1_tx_sync_n_104,i_cmac_usplus_1_tx_sync_n_105,i_cmac_usplus_1_tx_sync_n_106,i_cmac_usplus_1_tx_sync_n_107,i_cmac_usplus_1_tx_sync_n_108,i_cmac_usplus_1_tx_sync_n_109,i_cmac_usplus_1_tx_sync_n_110,i_cmac_usplus_1_tx_sync_n_111,i_cmac_usplus_1_tx_sync_n_112,i_cmac_usplus_1_tx_sync_n_113,i_cmac_usplus_1_tx_sync_n_114,i_cmac_usplus_1_tx_sync_n_115,i_cmac_usplus_1_tx_sync_n_116,i_cmac_usplus_1_tx_sync_n_117,i_cmac_usplus_1_tx_sync_n_118,i_cmac_usplus_1_tx_sync_n_119,i_cmac_usplus_1_tx_sync_n_120,i_cmac_usplus_1_tx_sync_n_121,i_cmac_usplus_1_tx_sync_n_122,i_cmac_usplus_1_tx_sync_n_123,i_cmac_usplus_1_tx_sync_n_124,i_cmac_usplus_1_tx_sync_n_125,i_cmac_usplus_1_tx_sync_n_126,i_cmac_usplus_1_tx_sync_n_127,i_cmac_usplus_1_tx_sync_n_128,i_cmac_usplus_1_tx_sync_n_129,i_cmac_usplus_1_tx_sync_n_130,i_cmac_usplus_1_tx_sync_n_131,i_cmac_usplus_1_tx_sync_n_132,i_cmac_usplus_1_tx_sync_n_133,i_cmac_usplus_1_tx_sync_n_134,i_cmac_usplus_1_tx_sync_n_135,i_cmac_usplus_1_tx_sync_n_136,i_cmac_usplus_1_tx_sync_n_137,i_cmac_usplus_1_tx_sync_n_138,i_cmac_usplus_1_tx_sync_n_139,i_cmac_usplus_1_tx_sync_n_140,i_cmac_usplus_1_tx_sync_n_141,i_cmac_usplus_1_tx_sync_n_142,i_cmac_usplus_1_tx_sync_n_143,i_cmac_usplus_1_tx_sync_n_144,i_cmac_usplus_1_tx_sync_n_145,i_cmac_usplus_1_tx_sync_n_146,i_cmac_usplus_1_tx_sync_n_147,i_cmac_usplus_1_tx_sync_n_148,i_cmac_usplus_1_tx_sync_n_149,i_cmac_usplus_1_tx_sync_n_150,i_cmac_usplus_1_tx_sync_n_151,i_cmac_usplus_1_tx_sync_n_152,i_cmac_usplus_1_tx_sync_n_153,i_cmac_usplus_1_tx_sync_n_154,i_cmac_usplus_1_tx_sync_n_155,i_cmac_usplus_1_tx_sync_n_156,i_cmac_usplus_1_tx_sync_n_157,i_cmac_usplus_1_tx_sync_n_158,i_cmac_usplus_1_tx_sync_n_159,i_cmac_usplus_1_tx_sync_n_160,i_cmac_usplus_1_tx_sync_n_161,i_cmac_usplus_1_tx_sync_n_162,i_cmac_usplus_1_tx_sync_n_163,i_cmac_usplus_1_tx_sync_n_164,i_cmac_usplus_1_tx_sync_n_165,i_cmac_usplus_1_tx_sync_n_166,i_cmac_usplus_1_tx_sync_n_167,i_cmac_usplus_1_tx_sync_n_168,i_cmac_usplus_1_tx_sync_n_169,i_cmac_usplus_1_tx_sync_n_170,i_cmac_usplus_1_tx_sync_n_171,i_cmac_usplus_1_tx_sync_n_172,i_cmac_usplus_1_tx_sync_n_173,i_cmac_usplus_1_tx_sync_n_174,i_cmac_usplus_1_tx_sync_n_175,i_cmac_usplus_1_tx_sync_n_176,i_cmac_usplus_1_tx_sync_n_177,i_cmac_usplus_1_tx_sync_n_178,i_cmac_usplus_1_tx_sync_n_179,i_cmac_usplus_1_tx_sync_n_180,i_cmac_usplus_1_tx_sync_n_181,i_cmac_usplus_1_tx_sync_n_182,i_cmac_usplus_1_tx_sync_n_183,i_cmac_usplus_1_tx_sync_n_184,i_cmac_usplus_1_tx_sync_n_185,i_cmac_usplus_1_tx_sync_n_186,i_cmac_usplus_1_tx_sync_n_187,i_cmac_usplus_1_tx_sync_n_188,i_cmac_usplus_1_tx_sync_n_189,i_cmac_usplus_1_tx_sync_n_190,i_cmac_usplus_1_tx_sync_n_191,i_cmac_usplus_1_tx_sync_n_192,i_cmac_usplus_1_tx_sync_n_193,i_cmac_usplus_1_tx_sync_n_194,i_cmac_usplus_1_tx_sync_n_195,i_cmac_usplus_1_tx_sync_n_196,i_cmac_usplus_1_tx_sync_n_197,i_cmac_usplus_1_tx_sync_n_198,i_cmac_usplus_1_tx_sync_n_199,i_cmac_usplus_1_tx_sync_n_200,i_cmac_usplus_1_tx_sync_n_201,i_cmac_usplus_1_tx_sync_n_202,i_cmac_usplus_1_tx_sync_n_203,i_cmac_usplus_1_tx_sync_n_204,i_cmac_usplus_1_tx_sync_n_205,i_cmac_usplus_1_tx_sync_n_206,i_cmac_usplus_1_tx_sync_n_207,i_cmac_usplus_1_tx_sync_n_208,i_cmac_usplus_1_tx_sync_n_209,i_cmac_usplus_1_tx_sync_n_210,i_cmac_usplus_1_tx_sync_n_211,i_cmac_usplus_1_tx_sync_n_212,i_cmac_usplus_1_tx_sync_n_213,i_cmac_usplus_1_tx_sync_n_214,i_cmac_usplus_1_tx_sync_n_215,i_cmac_usplus_1_tx_sync_n_216,i_cmac_usplus_1_tx_sync_n_217,i_cmac_usplus_1_tx_sync_n_218,i_cmac_usplus_1_tx_sync_n_219,i_cmac_usplus_1_tx_sync_n_220,i_cmac_usplus_1_tx_sync_n_221,i_cmac_usplus_1_tx_sync_n_222,i_cmac_usplus_1_tx_sync_n_223,i_cmac_usplus_1_tx_sync_n_224,i_cmac_usplus_1_tx_sync_n_225,i_cmac_usplus_1_tx_sync_n_226,i_cmac_usplus_1_tx_sync_n_227,i_cmac_usplus_1_tx_sync_n_228,i_cmac_usplus_1_tx_sync_n_229,i_cmac_usplus_1_tx_sync_n_230,i_cmac_usplus_1_tx_sync_n_231,i_cmac_usplus_1_tx_sync_n_232,i_cmac_usplus_1_tx_sync_n_233,i_cmac_usplus_1_tx_sync_n_234,i_cmac_usplus_1_tx_sync_n_235,i_cmac_usplus_1_tx_sync_n_236,i_cmac_usplus_1_tx_sync_n_237,i_cmac_usplus_1_tx_sync_n_238,i_cmac_usplus_1_tx_sync_n_239,i_cmac_usplus_1_tx_sync_n_240,i_cmac_usplus_1_tx_sync_n_241,i_cmac_usplus_1_tx_sync_n_242,i_cmac_usplus_1_tx_sync_n_243,i_cmac_usplus_1_tx_sync_n_244,i_cmac_usplus_1_tx_sync_n_245,i_cmac_usplus_1_tx_sync_n_246,i_cmac_usplus_1_tx_sync_n_247,i_cmac_usplus_1_tx_sync_n_248,i_cmac_usplus_1_tx_sync_n_249,i_cmac_usplus_1_tx_sync_n_250,i_cmac_usplus_1_tx_sync_n_251,i_cmac_usplus_1_tx_sync_n_252,i_cmac_usplus_1_tx_sync_n_253,i_cmac_usplus_1_tx_sync_n_254,i_cmac_usplus_1_tx_sync_n_255}),
        .\data_out_reg[447]_1 (gt_txusrclk2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_64bit i_cmac_usplus_1_pipeline_sync_64bit_txctrl0
       (.Q({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .\data_out_reg[0]_0 (gt_txusrclk2),
        .\data_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_pipeline_sync_64bit_10 i_cmac_usplus_1_pipeline_sync_64bit_txctrl1
       (.Q({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .\data_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}),
        .\data_out_reg[55]_1 (gt_txusrclk2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_11 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_12 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_pipeline_sync_13 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync i_cmac_usplus_1_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15}),
        .Q(rx_serdes_alt_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_14 i_cmac_usplus_1_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15}),
        .Q(rx_serdes_alt_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_15 i_cmac_usplus_1_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15}),
        .Q(rx_serdes_alt_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_16bit_sync_16 i_cmac_usplus_1_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15}),
        .Q(rx_serdes_alt_data3_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_17 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_18 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_pipeline_sync_19 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync i_cmac_usplus_1_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63}),
        .Q(rx_serdes_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_20 i_cmac_usplus_1_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63}),
        .Q(rx_serdes_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_21 i_cmac_usplus_1_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63}),
        .Q(rx_serdes_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_rx_64bit_sync_22 i_cmac_usplus_1_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63}),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_v3_1_2_top i_cmac_usplus_1_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0_i),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out_i),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out_i),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_cmac_usplus_1_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_cmac_usplus_1_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_cmac_usplus_1_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_i_cmac_usplus_1_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_cmac_usplus_1_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_cmac_usplus_1_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_cmac_usplus_1_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_cmac_usplus_1_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in(tx_ptp_1588op_in_o),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in_o),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_cmac_usplus_1_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_cmac_usplus_1_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_cmac_usplus_1_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_cmac_usplus_1_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_cmac_usplus_1_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_cmac_usplus_1_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_1_tx_sync i_cmac_usplus_1_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({i_cmac_usplus_1_tx_sync_n_0,i_cmac_usplus_1_tx_sync_n_1,i_cmac_usplus_1_tx_sync_n_2,i_cmac_usplus_1_tx_sync_n_3,i_cmac_usplus_1_tx_sync_n_4,i_cmac_usplus_1_tx_sync_n_5,i_cmac_usplus_1_tx_sync_n_6,i_cmac_usplus_1_tx_sync_n_7,i_cmac_usplus_1_tx_sync_n_8,i_cmac_usplus_1_tx_sync_n_9,i_cmac_usplus_1_tx_sync_n_10,i_cmac_usplus_1_tx_sync_n_11,i_cmac_usplus_1_tx_sync_n_12,i_cmac_usplus_1_tx_sync_n_13,i_cmac_usplus_1_tx_sync_n_14,i_cmac_usplus_1_tx_sync_n_15,i_cmac_usplus_1_tx_sync_n_16,i_cmac_usplus_1_tx_sync_n_17,i_cmac_usplus_1_tx_sync_n_18,i_cmac_usplus_1_tx_sync_n_19,i_cmac_usplus_1_tx_sync_n_20,i_cmac_usplus_1_tx_sync_n_21,i_cmac_usplus_1_tx_sync_n_22,i_cmac_usplus_1_tx_sync_n_23,i_cmac_usplus_1_tx_sync_n_24,i_cmac_usplus_1_tx_sync_n_25,i_cmac_usplus_1_tx_sync_n_26,i_cmac_usplus_1_tx_sync_n_27,i_cmac_usplus_1_tx_sync_n_28,i_cmac_usplus_1_tx_sync_n_29,i_cmac_usplus_1_tx_sync_n_30,i_cmac_usplus_1_tx_sync_n_31,i_cmac_usplus_1_tx_sync_n_32,i_cmac_usplus_1_tx_sync_n_33,i_cmac_usplus_1_tx_sync_n_34,i_cmac_usplus_1_tx_sync_n_35,i_cmac_usplus_1_tx_sync_n_36,i_cmac_usplus_1_tx_sync_n_37,i_cmac_usplus_1_tx_sync_n_38,i_cmac_usplus_1_tx_sync_n_39,i_cmac_usplus_1_tx_sync_n_40,i_cmac_usplus_1_tx_sync_n_41,i_cmac_usplus_1_tx_sync_n_42,i_cmac_usplus_1_tx_sync_n_43,i_cmac_usplus_1_tx_sync_n_44,i_cmac_usplus_1_tx_sync_n_45,i_cmac_usplus_1_tx_sync_n_46,i_cmac_usplus_1_tx_sync_n_47,i_cmac_usplus_1_tx_sync_n_48,i_cmac_usplus_1_tx_sync_n_49,i_cmac_usplus_1_tx_sync_n_50,i_cmac_usplus_1_tx_sync_n_51,i_cmac_usplus_1_tx_sync_n_52,i_cmac_usplus_1_tx_sync_n_53,i_cmac_usplus_1_tx_sync_n_54,i_cmac_usplus_1_tx_sync_n_55,i_cmac_usplus_1_tx_sync_n_56,i_cmac_usplus_1_tx_sync_n_57,i_cmac_usplus_1_tx_sync_n_58,i_cmac_usplus_1_tx_sync_n_59,i_cmac_usplus_1_tx_sync_n_60,i_cmac_usplus_1_tx_sync_n_61,i_cmac_usplus_1_tx_sync_n_62,i_cmac_usplus_1_tx_sync_n_63,i_cmac_usplus_1_tx_sync_n_64,i_cmac_usplus_1_tx_sync_n_65,i_cmac_usplus_1_tx_sync_n_66,i_cmac_usplus_1_tx_sync_n_67,i_cmac_usplus_1_tx_sync_n_68,i_cmac_usplus_1_tx_sync_n_69,i_cmac_usplus_1_tx_sync_n_70,i_cmac_usplus_1_tx_sync_n_71,i_cmac_usplus_1_tx_sync_n_72,i_cmac_usplus_1_tx_sync_n_73,i_cmac_usplus_1_tx_sync_n_74,i_cmac_usplus_1_tx_sync_n_75,i_cmac_usplus_1_tx_sync_n_76,i_cmac_usplus_1_tx_sync_n_77,i_cmac_usplus_1_tx_sync_n_78,i_cmac_usplus_1_tx_sync_n_79,i_cmac_usplus_1_tx_sync_n_80,i_cmac_usplus_1_tx_sync_n_81,i_cmac_usplus_1_tx_sync_n_82,i_cmac_usplus_1_tx_sync_n_83,i_cmac_usplus_1_tx_sync_n_84,i_cmac_usplus_1_tx_sync_n_85,i_cmac_usplus_1_tx_sync_n_86,i_cmac_usplus_1_tx_sync_n_87,i_cmac_usplus_1_tx_sync_n_88,i_cmac_usplus_1_tx_sync_n_89,i_cmac_usplus_1_tx_sync_n_90,i_cmac_usplus_1_tx_sync_n_91,i_cmac_usplus_1_tx_sync_n_92,i_cmac_usplus_1_tx_sync_n_93,i_cmac_usplus_1_tx_sync_n_94,i_cmac_usplus_1_tx_sync_n_95,i_cmac_usplus_1_tx_sync_n_96,i_cmac_usplus_1_tx_sync_n_97,i_cmac_usplus_1_tx_sync_n_98,i_cmac_usplus_1_tx_sync_n_99,i_cmac_usplus_1_tx_sync_n_100,i_cmac_usplus_1_tx_sync_n_101,i_cmac_usplus_1_tx_sync_n_102,i_cmac_usplus_1_tx_sync_n_103,i_cmac_usplus_1_tx_sync_n_104,i_cmac_usplus_1_tx_sync_n_105,i_cmac_usplus_1_tx_sync_n_106,i_cmac_usplus_1_tx_sync_n_107,i_cmac_usplus_1_tx_sync_n_108,i_cmac_usplus_1_tx_sync_n_109,i_cmac_usplus_1_tx_sync_n_110,i_cmac_usplus_1_tx_sync_n_111,i_cmac_usplus_1_tx_sync_n_112,i_cmac_usplus_1_tx_sync_n_113,i_cmac_usplus_1_tx_sync_n_114,i_cmac_usplus_1_tx_sync_n_115,i_cmac_usplus_1_tx_sync_n_116,i_cmac_usplus_1_tx_sync_n_117,i_cmac_usplus_1_tx_sync_n_118,i_cmac_usplus_1_tx_sync_n_119,i_cmac_usplus_1_tx_sync_n_120,i_cmac_usplus_1_tx_sync_n_121,i_cmac_usplus_1_tx_sync_n_122,i_cmac_usplus_1_tx_sync_n_123,i_cmac_usplus_1_tx_sync_n_124,i_cmac_usplus_1_tx_sync_n_125,i_cmac_usplus_1_tx_sync_n_126,i_cmac_usplus_1_tx_sync_n_127,i_cmac_usplus_1_tx_sync_n_128,i_cmac_usplus_1_tx_sync_n_129,i_cmac_usplus_1_tx_sync_n_130,i_cmac_usplus_1_tx_sync_n_131,i_cmac_usplus_1_tx_sync_n_132,i_cmac_usplus_1_tx_sync_n_133,i_cmac_usplus_1_tx_sync_n_134,i_cmac_usplus_1_tx_sync_n_135,i_cmac_usplus_1_tx_sync_n_136,i_cmac_usplus_1_tx_sync_n_137,i_cmac_usplus_1_tx_sync_n_138,i_cmac_usplus_1_tx_sync_n_139,i_cmac_usplus_1_tx_sync_n_140,i_cmac_usplus_1_tx_sync_n_141,i_cmac_usplus_1_tx_sync_n_142,i_cmac_usplus_1_tx_sync_n_143,i_cmac_usplus_1_tx_sync_n_144,i_cmac_usplus_1_tx_sync_n_145,i_cmac_usplus_1_tx_sync_n_146,i_cmac_usplus_1_tx_sync_n_147,i_cmac_usplus_1_tx_sync_n_148,i_cmac_usplus_1_tx_sync_n_149,i_cmac_usplus_1_tx_sync_n_150,i_cmac_usplus_1_tx_sync_n_151,i_cmac_usplus_1_tx_sync_n_152,i_cmac_usplus_1_tx_sync_n_153,i_cmac_usplus_1_tx_sync_n_154,i_cmac_usplus_1_tx_sync_n_155,i_cmac_usplus_1_tx_sync_n_156,i_cmac_usplus_1_tx_sync_n_157,i_cmac_usplus_1_tx_sync_n_158,i_cmac_usplus_1_tx_sync_n_159,i_cmac_usplus_1_tx_sync_n_160,i_cmac_usplus_1_tx_sync_n_161,i_cmac_usplus_1_tx_sync_n_162,i_cmac_usplus_1_tx_sync_n_163,i_cmac_usplus_1_tx_sync_n_164,i_cmac_usplus_1_tx_sync_n_165,i_cmac_usplus_1_tx_sync_n_166,i_cmac_usplus_1_tx_sync_n_167,i_cmac_usplus_1_tx_sync_n_168,i_cmac_usplus_1_tx_sync_n_169,i_cmac_usplus_1_tx_sync_n_170,i_cmac_usplus_1_tx_sync_n_171,i_cmac_usplus_1_tx_sync_n_172,i_cmac_usplus_1_tx_sync_n_173,i_cmac_usplus_1_tx_sync_n_174,i_cmac_usplus_1_tx_sync_n_175,i_cmac_usplus_1_tx_sync_n_176,i_cmac_usplus_1_tx_sync_n_177,i_cmac_usplus_1_tx_sync_n_178,i_cmac_usplus_1_tx_sync_n_179,i_cmac_usplus_1_tx_sync_n_180,i_cmac_usplus_1_tx_sync_n_181,i_cmac_usplus_1_tx_sync_n_182,i_cmac_usplus_1_tx_sync_n_183,i_cmac_usplus_1_tx_sync_n_184,i_cmac_usplus_1_tx_sync_n_185,i_cmac_usplus_1_tx_sync_n_186,i_cmac_usplus_1_tx_sync_n_187,i_cmac_usplus_1_tx_sync_n_188,i_cmac_usplus_1_tx_sync_n_189,i_cmac_usplus_1_tx_sync_n_190,i_cmac_usplus_1_tx_sync_n_191,i_cmac_usplus_1_tx_sync_n_192,i_cmac_usplus_1_tx_sync_n_193,i_cmac_usplus_1_tx_sync_n_194,i_cmac_usplus_1_tx_sync_n_195,i_cmac_usplus_1_tx_sync_n_196,i_cmac_usplus_1_tx_sync_n_197,i_cmac_usplus_1_tx_sync_n_198,i_cmac_usplus_1_tx_sync_n_199,i_cmac_usplus_1_tx_sync_n_200,i_cmac_usplus_1_tx_sync_n_201,i_cmac_usplus_1_tx_sync_n_202,i_cmac_usplus_1_tx_sync_n_203,i_cmac_usplus_1_tx_sync_n_204,i_cmac_usplus_1_tx_sync_n_205,i_cmac_usplus_1_tx_sync_n_206,i_cmac_usplus_1_tx_sync_n_207,i_cmac_usplus_1_tx_sync_n_208,i_cmac_usplus_1_tx_sync_n_209,i_cmac_usplus_1_tx_sync_n_210,i_cmac_usplus_1_tx_sync_n_211,i_cmac_usplus_1_tx_sync_n_212,i_cmac_usplus_1_tx_sync_n_213,i_cmac_usplus_1_tx_sync_n_214,i_cmac_usplus_1_tx_sync_n_215,i_cmac_usplus_1_tx_sync_n_216,i_cmac_usplus_1_tx_sync_n_217,i_cmac_usplus_1_tx_sync_n_218,i_cmac_usplus_1_tx_sync_n_219,i_cmac_usplus_1_tx_sync_n_220,i_cmac_usplus_1_tx_sync_n_221,i_cmac_usplus_1_tx_sync_n_222,i_cmac_usplus_1_tx_sync_n_223,i_cmac_usplus_1_tx_sync_n_224,i_cmac_usplus_1_tx_sync_n_225,i_cmac_usplus_1_tx_sync_n_226,i_cmac_usplus_1_tx_sync_n_227,i_cmac_usplus_1_tx_sync_n_228,i_cmac_usplus_1_tx_sync_n_229,i_cmac_usplus_1_tx_sync_n_230,i_cmac_usplus_1_tx_sync_n_231,i_cmac_usplus_1_tx_sync_n_232,i_cmac_usplus_1_tx_sync_n_233,i_cmac_usplus_1_tx_sync_n_234,i_cmac_usplus_1_tx_sync_n_235,i_cmac_usplus_1_tx_sync_n_236,i_cmac_usplus_1_tx_sync_n_237,i_cmac_usplus_1_tx_sync_n_238,i_cmac_usplus_1_tx_sync_n_239,i_cmac_usplus_1_tx_sync_n_240,i_cmac_usplus_1_tx_sync_n_241,i_cmac_usplus_1_tx_sync_n_242,i_cmac_usplus_1_tx_sync_n_243,i_cmac_usplus_1_tx_sync_n_244,i_cmac_usplus_1_tx_sync_n_245,i_cmac_usplus_1_tx_sync_n_246,i_cmac_usplus_1_tx_sync_n_247,i_cmac_usplus_1_tx_sync_n_248,i_cmac_usplus_1_tx_sync_n_249,i_cmac_usplus_1_tx_sync_n_250,i_cmac_usplus_1_tx_sync_n_251,i_cmac_usplus_1_tx_sync_n_252,i_cmac_usplus_1_tx_sync_n_253,i_cmac_usplus_1_tx_sync_n_254,i_cmac_usplus_1_tx_sync_n_255}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 (gt_txusrclk2),
        .\ctrl1_in_d1_reg[55]_1 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .S(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .S(master_watchdog0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[15]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
NKPPv8DyyD/7g6t/R/L7XpGwwltQpHVvkNgy3i/W0nYv9CKQqxuEwu1xQwhOT23vAQE98hPfR3hK
SBGaPZdLw6h9MFBD9tN12Ej+aMlv9RDCY896pIptWR3HM8cifqz/sukGLQIpkNNJJzD53xrZQ0mv
+PIy0HgYJC363TLWNoHLWcI8GcaLL5B3epGSb89IExrE9OJrTOCa+Je9NCK8C8a9468WufNE0/Y7
P0gTxEJMuPWVD/78qIHaBZuwrrf9NpudRzGkzlvAya/zntD5+GZGsbiJmwzu0fTvwd7wX+mHG/rJ
ov6uV0X9XDg3zk1VPPDZJ8RIotveOlUbi+9brQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DlMDuieHg1pnwoRy4OcJQoN5n9DX6LdL34G7eHZ6b8LPN5Kly6dq7i42uyKRqQdj4qYuIVlPFxop
ylnC6B1vsIBTtRaqd6V4wlqfxtgTfJmYLAjCq1hTi09+q+mX99m05XBivXVv/rcHg2fYzCZWAaWa
vFPw5HjzDUJFZJTzMs7IjI0N0TlFVLsnxoL9ojwxiG0KU6E52fhm69ywppPixI0+hpK5qPja1UyC
x8AjIDFwI8hK9NCjZf1dWQZ5g1ACoEZn4Ze3Hd0fnri6GwsMUNteU4G/kD6DRpJcKRUMWmA3qQk+
bDcHtAR5eGlydC0FL/mzcFHnDp+Ui1SZluMHYQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209088)
`pragma protect data_block
xRWPOLRspUdFsGQpNm7ZqNC3WzkWS8D5hcO5zmIi/x/LKnlxBKv9dNmj9JDcp8keN7JrF9kkb7YR
6ihj5drynjvoPl6YQ3fJm0SLpncEDb5DApdt4vLv7zVSO6Jsvav7FqJe/hq9YfPbPsYrj01g+sfz
sCb457OvpZ3nK7Pi7U4r6Z3DyvLGSAqsiiyIzYoGI2KQ8rtVcpa4kNsNmlL20iuXQHjPRKTPExlk
FvReRCpFTqSOVFe3OowICgcEE2jTq0hFb4aG6XI0InUtUq0LPwBklICOR3xrdCu1HoR7q+oxsw2d
H2wFPvZ97b/USZB7KCwnwKkEYoP81QvTFcIndnEis0SyRwW7JzC66t6NIjW5XTz5DclUs0aJRIc2
LHF+Spy0H98uGGtYwrPf+2yQIHCnUZjZzmbIMtcDlxO6aJgojk/Tz7uffpvk55v/0u8FSQ4fhIWL
4+8WdMDcDjKrEKtMRzWs7sm8pbrExRJy+hIBKiUzmrnGJ8TyRdpFYVDf4fZkbETfYlM5IHzLPu0Z
ENDrg5BvaT37soqY23Rp1s9rmQmoVgOPdBuMxfn/7hPIt1bzjRFCDeNnT2U0qqM8tq31iPgK6jP3
kDzyO3k2JJ5EG6Dvdg3iXa4KGm3FYkREQrv5eGiojHyQLrzW5V7HmUcZbiszob2tBWLnn2AlWrBm
LZjBgZdhyqcIqLlGxxGiy368XvNJoxDwSjQDRxiRhgRSfBij4Ljug5P7SFs/YiZrDSCRxuMzF4O4
dsOV9ZNIAG/oafd/xRTMVnYa4Sop+wrY5pH7UPZ0sJEJUBnEdMtV9s/FfpnJ8m6Mfajn2f6g+7E0
lfE0ROW0+xE41lQJ0sEBFHw+KdaRkcXJaQzLsmKhBSInfifNqe9NwscUfui7Qt6D4ocAvYGDetam
8XUXp+9gVNiCZjfqm8YJT5bCs5CVdX+g5B9P9DUrf/Yz4k7NuKqkriFg6IbsffZuJok3cm1BLjA5
vMr8j3osd3xzdn9b4p3kWwH4KUnouq3pZElB2IoFRKrXou9bVqlCGvWhGaURODFBawlXYe6Au0ni
VV/8fy/DAbxaKWeHVVV0mD5mrrS/aA3QheP2oFJTPzAjapQBX7A5Mcve/+tZZ5LiWRPMCvL2Tc2j
MlrU5zQyfM7ElLM2WeL0rREtgCNfOejcF6K4YQ73bDb6lhgdidARDJ/ySDK/Cst56iNvuaCV49UI
NLO8qLe2cF6atf2ehlCkQ4ueoaK7ogZh+/ZEsAnuWCrpwb2aWRUULjoMdjybK2KAmpfhUM03iqsv
ZxJqTX4cp2I0OQ/AghiUM408Fq/r56aFD7qSGZT8TbtSD2MPXdN94MbMXfuC1HQCdwUEmtQaz5vT
gXcpp8ulpo0xvgEaSG4tCdREs7acOq9Zh4ifggrumGbZTbZrWy7cddXmeMfTJ+XJ5FtWXAE9GjRC
Lnnva/NG+HGerAd9cd3ijmP6FUNfR6mgyPd27eetISHUiFAFeKhEy7MzFUp3TYYuep2D7MB49eTS
lDjsPAD2aTgUl2d74CwjpimlPA57YyktN3cNW7RVXLDdb7Sx1aHSgqzSzzcEF2jDBOOhlzPwLrRs
0lA8rZjfVk7KBmz44QmHAoUfbP7eHKtjd0DXqvYOKnnjG6eeHVa59dbd0jtLu+VvpugLI9vkAfq+
5qte6tYxL9MLEM94Vpl1CouLxLHdus3uzhwO/0SjvLxQFlZWqFXfIZ4Oqs8OfoU9WBzGzi1O72fi
bD30i5FDRgr5jrCZ0dyXT+00pWehIFl3bd7ejSRLlwYI5FRiQSf3IQzVmCSE/x8uvqvaWpvcDA+E
5Rip1FzT2ZB+WOPYq8lJTILdyrSqE+xZKUYmo7jZ/S7Y+BdcVPSGwwZrWQE6vGSC9z2c/fUl+BbG
n0nIofr5aYvWdXaMDyGZl2RGJs/XoIKwFip9yKwp8ZQUMm6L3xDsAWODqdxrMqLdmvi6h3HCHvvH
+JmifrlNy7lWSeCbPFA1fKkVBTPk9C7ovHMNPOUHoeRw14Ud9KO1mOkqu+ApJCp5vDhIMCVG1/tj
CbB+td/bD3ar4R+iMMTvmR67bkQ4i3NMd+DQrHzNSbNq+J+gWcARqgMCkLsae+/hr0vThQLOlOzX
000LbXLwddMurZzgFX9bjI9BddSh+vWrl6eUJQer7JQX8X3+YKRnb18wnSPVIDTi4jiQJLXcz+bp
CwngCVvDw58nwFOyNCNgPbeiKNWnNSY/myWdHQqNFp4AIOzMrdF1yNS7KKK1wlKErZNlpPmtbkxO
ZumXMqBPrL4oAwPrLSCIvqsbaS3o97YaiDftXHmwwx1zYon2WjgwcOxC59t9Ju9SF825QOtg0zeY
6Fm3HY8cX/azzYXN8r9rAMn2AmTRtUebTLlJ9bt6Yvof121wJak7oTWh3PjT3Z5+Mm31jfAbsVsQ
keSsQVr2xwkdYUiX6C4XwAzLCffCw+GXLOQYHJ0YKWm06ao4xR+28wRFiIRQsnERcYv+1fcYlMpU
gz6Auk3vhCjRIIoHqKqWItG3EflCbX1sD1FlrQvdCCxUXIIKuePVdwL0hzozeA+XKx89O3nTOwnd
k99dbIZiJPpbVpmQyXwSDJBListgNFXQmpJ75gC5k/axEZvJSyY8rYKKiplO6MYZQHIp9oCLk8qq
cxcVS68boxl8ArhdGZL59lFesSE13W7nGtyrx6PuFmaAKyWYpyWkBl0Q/1ubD3DRf15tL1vL2Vda
FcnElwj0SIBEeCCVu623dv7D6L6awn3lOa98gQZ6sRmE68f/7VpB4dNTVt4Tkmq52y2hLfJLDrwQ
skCxPOBh0yH8JMEMr7PRGVhcVt9VyIlDXKwNt2BbdsEZZe3effBde7q5paxCcqodHe1PypGy4Hy9
MQ4C+aTWVRkPDKr9WAr4nAjOav4pIYoAlTkvzlVS6B5g5HFQSKTlzTevyj6zXWNlMWNRn0V3rG2B
uvzrPuUiHmd/y6rKeTivghyT4JmLEbSVuIKg/d8drNZHFKolyepFzNazU5tIak0cTH547DDFZ1xW
NSBOKP1fZGVMrTHU+zfRZ4OHLw31RbiKvbx4pc30PRGns9tTOHJtSaSpj0lubxxn2rQzqMbZyp+S
G5Ars6kFqfC2wMY8P1UZ0CU4ONlYSTyt4QK6PZCL/ivxChKEtmyCCX2DIOCgHFiaAvtDPGNJxbdt
qEry22tvHv8pDIcg9Q0wB+yKt85/moQLA3Nb8Z1vTKK3WEU5Z2/GQT70EDfQ1kN4w6RaeotBoaHC
6HH9eb/Wtyh/KEOff4tHWAXK9j1eIVN1TSXK2LyYaGtgrtmZ4F4eJJaiw3Yw9V22TvC4PeBN6zT9
1EqNE5IeO1BI3+Y8zXILzO9PqzqR+WJ5ui/wYJKx6XyyHA2vjqXMgSv6poRg0QHXwrA3E8b/baBX
OqZCbnB//sBb6rV/TdydfcFMIdeNwgslDvCdDDeGufIbwLEzCqEg+yCSjU85w7Xot1G+rSGdCzQa
gM9vdbDav1TOLwTU+pOZQz67GdgodNfDwp4hKE03O3XiDXAKu2sqsdraXgf0boUuYbD4t0aYKCUF
FTlb29IRpF4shTRY3tusZtl6/gDFluMrwDKbJ1Alm5hj6m4ze/7KXCCfPoIFYzAKBMUWIaxaJZ78
a5dIzfZLgPKVdljN9JBHXyuU+WFmXi2Gg6bPNmUgfH3cJ7czmYSJJbbAmpGAPxkrQDuurlbSDTun
xaNpQ1dNz7r0N56zNK56baeXPEvgqGbjOjKHr8keAjC51GI1sU1lxBioFpOCss5/VQRFR+J/F5jk
+lMCTVGnYy/+nLw7b0xqQnt99co5eCMLZlnkwAa6UlBQGRaO94b6DkUw3aBzpwEoRYMW37fGBzk2
FSInLI5AZE/Gh717SNngkZpy+ysJErRguYkGptXu8ERn8VDU9Rmep04oIu7WOF7StcmbubFqu/VV
FzJfOoTuUMMRuMksU394O+pQ/UDYvzmnyq96uKIpB9oBMfG2miDT8DUSMk4O1ag1J3YmXRdKo+y8
4AfBPc5DUr/uAY1stmA3E3YFXvek5OmBUZr0BaC/QUYPGsJgojenUilSKEoSwy+yy8vOKQTIQ7w1
VdOcBvA1GTui4ywb5WxABnBWP/uKkZ5lmwveISc+3ij65/zNHNtEniYjk+pJYA/hnX4S7GwLp1Wb
jS1KDsl56ATlqd6ZFED0JN+59KH9l5ewcYIBr7PC9QvmFfSz+DU6MhSJdbfYdhxlvnjNoRw4avC4
bzHO9iQzpoov9CjtModv63mk8xTzaz8AxUe5kDsNompueb91s3D245vsEBd13hR1EJvSr/s4wpm7
Re8C5U6mZfQK8/mxd2G4jOIVtOOTRUzExhlAQQGv6ZS6LA59oRcu16WwFaWwzFdgvzu7XZ80+5jt
RGwW77B3npaLzjXiGa5TZiJi5bVuiJlwg1fpSq/eVJHom20J3iLKVeueTTD2v4mtjKsZGftXEn3C
OHaZNvU8rUZabZ8Pfa//aMaLJmQCGmd9jKxXqYH1pWKQ/Kl5w23OoUapUFU8HTlh0iIc+2W7qbkC
+kFC50A21g97smDVjBSV7Urfe3K76Lml4Ci5yVD55zI0wAl5RL+FSKF3CjRtsjNT9WAkTzPYmKik
x/3XYWnLbHOz0K1MKVTzc+hCRStkwcvcyRRTnLwVsXu1mKHBaUXvSbVCW01WvRtpVi0HPEgBzovy
6nwjXtCNgkRjIzzrmxd9u7HEmDH5Kobdi+Fts5o1QEgGeA9jZo5rD8702d8+hdnhPQFXFSqbAASc
JEZfx2H+4U4lJYT5VhyIxHbmPnnRyWHzfMzTncofAT60onpvmtIq3AM6PVQ3ZN7W9izxqHabqNI8
qjS7OqJ/nyqfUFarwr1tljwRpGI0/s4KiISxZ0ua+NGzCRja1tFU9RB65L2DX02QlN41HXPb7EL3
jxIqJKmJM6WhheDOY5eHJh6ujPzpCDAbL0rybYgnmw3nczrQs1RezDYHAKshsdFQW+yDyXVyWGUf
15XI5plaHKl5mA9511qKSEQ+cswTmMd25u2JiVSbeq9gXUf3isuPqWhDUXsqFyDcpIlrJNfedxCd
cHTpyZR6TldjOXVD6uKORMQuD9svRJSE9DhML+FGzSFMeyZlWRJz/g1hEI8AOIbAu786WSF4hEd3
wO3PphV2YEC0UUniNndgkcKUCpdS8TFCd2Jo9vo4zws50PcBtzVBqmBXSacUqx70SHV2+LZAnovV
OoQpwJKnnEtP8wSPMSycz5V+210EArjcT8C85VYC4CWmWvmdrEd4FX6Rs3lBdlfUYlqJ/sQG3top
iPcgSld4QsNGCqdlw6Brjz0ezW1+bJAva0UFFaoXQZz9W3BSGJF6MCPv+PdJrqmJHa+b30SAxyPi
/e0ZXRLfLB18rAHZEOnKOutowNT/5OCna16RUDD0nqlMHlslprGs3GPRFhPafwTcBVdN1DEeAUjZ
W0yFX10N2+MH+NZawsmHl+PbXqTuu6mdQb/Qnxf5x7KNW/SclQscsdTVeMveE7RToU9NWhn6vDIM
SIw+Gt1qol4W0QP8vN457NBQFQnlcXVifKU6jhziN5oJ+7+MB2gubKPxxv9DXucd4x/AuIMNj6Bu
lHKuR8+2Cpo+xJ3Y4NMtP3HiVtjX3Zpmqc8/3ofcWYjjWnZD2ZVHz1Lxq3lpvSDXRPpgwjpaEGXw
NsJbl4qQfaMoX6WJhhjv+SRY/GR59O1TuggkI2uoGiilj3woi4uvatymgmNuRv3JpLLs6e7dxaqu
+rkLdbDLSor017o5KHMKJ2n3lO4AlIv+zlS0/s02r/NiqkvGakJFJgyYKo77n+0iG5Y+o560wUEa
Haw84niOvYSug2q7D15dJrgPgLiKEvSxII7c/G4xKfQRTZPbTdGxaxdMCLOWMfW7HmrNOkw/qVCe
cLkf/5cGbj37vWwZ1k5sVzMZfPBTfbqm32MtdScDIrubfVw7nTyIoPgSqDlB+xr/NZ79cFNiJL8q
nsZeTHFqqbpCLg4gZ9OnDzANPDIc/bXC0J8sU2flzpqAHzr6VvTOzzLLdyGtAGux1xRmYLGyIxmf
JY8Tlbp14p+kmmDcR/5F9UAg4nHEm8KPHsjFq3S4albUz4ekl3VGQzzSIXmcdQ4t3ZHpdv4HaOOB
EJktn6E9jlUi7rp/beDww8hP7COQffcybxeg/ntHyx60U9EzHrKH85dgPUORKQ5mvu7dSKdUZI/O
C5s1hj8XkqrU7yzKXCIDakV9keMZa2kKZ+NGHzeJcL1aZ7jmv8xE7iSM6VGjsd72Twldq9H5TkRQ
h/rTGSOSUUZuJhVhxnkrpEcUEJ+/4SFMGel9UuT0lrxhq5O3Vyj3qg/R9JwAJVfZf74tiZGr6Miq
8Bkx3Bfzr91ijHPjZYCoR/WRjFM+6k0CpGc/uz3SEuaeONYqVsnhbG/gzfXJAbYUXyiwqcowu11N
w6N6lV/KTGAI04VLE0hKiFOzGvMXdoz21b8M51+kPwpJmEaySk/MqD2xduf+MnNvYW2PhkcYzS/y
MRIbbwHQiyz3bUZ9x0Xa6aGexP6F5wMPMctmXIxOEC4u2qcvVLlL7s15omR05prp3L/CoViVMJHZ
EQB9gq2w2t6tMF4OG5X2snQdNvSXyEwsAyF2RcqnGIchscOKiC+dzkTB0jCffwNGqH/u1MyI+fgj
Wzjpz/sYFw5WvZziS8IU/HJ+7VY/dfZadaAxVaKp+MDeYwUCJ87EbgTU41AwzMjKDfWLYbFfXp4p
jI4hGwaKS2ZNo7IKOloHPlY2vGRW+W2F8ZLw+k4uzYBOM5qcgBUFEQ1P9M3D1aCB9HnRQ9piO3Td
hDvb0FmHBsF1Wau/TJTM8kmCv4+kEH7fAp26L+Xtog1kO1Ocb6V8oOknZlNjtg6IMhi84JF12LFW
rF2kXWxXfxm+9Hrc/iAhXFxlgHgn0QRr0EnUg3NdFYQGbBqIOEqVj1szuirV9ISkUkvQbEJKX1gQ
kjNu1rZd7yoaaNxF2iIntyNXWWPepIWUfDNNMVhH9yxkduV4bpd+fmDi+GhDjJ3dXg+eN1zP8Naw
t6DvX2a6CjP4m1SnLuZ0ySaOTvYt+VDFJe64pszKWQv41x0vFb4qSmWL+3eVhH77ZlNo9fLc1ISE
j/00oGE5Op/Qo9QGGJqRtWuxGJ3a8Y6ROP5rcPuSG5D3muvhZffRiYWfl1z5p/D8GflK88LKc4du
BQjo9wKO7+7aDCAoHyKLKFAcGVRgCljcLbRVk6vsb2uIvX/QdxHiFQ+FzAtrPXzYz205D/hBBXMF
T/CekIiW5j3W95QnpCQajwmQtsvKERfkQNNbnFhe7xZJ9oZgudFN9rWQB+f90MWoVy7OXQfc7l+T
h/DnSMB1EEtgmhmcTyulOCEwkXiQfbeNJmuHWtmtz/gwx76Xii/fpj1NVEO+DPeXQXmP4UnutRKT
coRuVLx29Fq1ko9lWQIA545c10NVUogqMU2HFhA3n8FgmbGfipX9dL7y5W4RveoXmmyyjJyjtmFK
Q9y/GVinQAzPNwnRfnzqo4b30AtCL7OpUjsG2IxB80VMmXG9rmm9X/yrxyQx1udsdxnD3lgk/CxY
IgvyU/cBtHklsh3F+BbwofOc/TBDuS0Onx4F/3RF5Lv6+47obgde/r4hBu49aK/LRxgWTFPgj9Bg
mJ7/J6hhsadPYRhIm5nOGFTQeRU12QChjrm9jZSq9LbHLL1gfkDeKcnw0GuNfCI19T5OkzbvMN5N
lC5nVTUbaZpCDVxMTYUz24U5FGaeZngKFSo+RlO5YlnVYggdFum4sHTrzrHZvqyP+XLWPZs3sfqf
XYIS+7UAr5oYRypOy4FBTX7AmPo6yWG4UVHDN4mTscQZD9JB/KRh4kRZ+OoyKZM2K/mkkZcvbF8M
XDN5fNcsUCVHAdwku09c3fhuqtLs/Y3QwWm8RVKOtWNdGv9d+JH92pmtVCKIPfiEjJKB7g0/EdLB
X7iR9NzmPGipaIf5OAHbWoFftc+BCVRaJOUCn9UTNdfJWGVsQRn2mShqm/2iVbjKt7inJcwRsBKj
QwZsG7mbYu96Xb2lmGNBIiT1XBZ5Swo1tOKq2vU9AdQCFX2PH79dtMDa0wYgwZN2k6rsPs7HRjGd
5A1X/gniRIaUW6lPNsHCqnuWFS1yxFZLCyJU8uqCk+W7aM17tpDEIKQ3+YwWahUSlgfnjKDIC5NB
ydFrTyVH/kNO0pZL2Jo6PTtwxxfFjMih/Z2iK47AMumgmALdpCL1bEGWmYfF3jp+y5+K2EWroh0z
7fnWTONIRBnzPiZqJ3rlKXN4Oo/RaetRA2V6CSr9ypSlwQ4yTZ0k/xuMM8mFs/QMwlD17TJuiWfX
GDAKM3DOBLwJIBIPmxNbeXlN0L4UcvqfoUzIoYRQxfYRjOhk2Ftd/ufyj0wb6lJo5WKVddiPTqLE
Dx10jj9uiVqpyVn8EKL3UvwYc0ucLeVyFjXcQ1A3mV/XMCnQ6QNtd/OePqv5r/Onvssu16bQB4Xj
Qlc+DVkRsh8Sl+05AMHPuiwntmudtHqPP7Glx9roJwxTNCuMDsbeHkhEJ9aatmwbz+PFksVF5zEI
SpJhhfLlTfEg2HRxk17zwbLj3/2eQ9aHc3MgX2gvhwmOoaG28jOsrZXkay6cl+ZOdlk2OVGssNqn
A2FnzNnr2lFedCq+F6XSYgZsVG4KBOjaUGs94LKrF5SM7vGf89H/jPqmVUjdE5WJ1YtiFoB7Lq97
fUGHG0I785zevUtDN7EzDVAbz9/QMsncz1y5IkCw6Ol96W+7S2hOKm9szEJNU2mk9uFCTh3/FUl1
RYVukYsJQo+2EW/ERuZ1xHQJbOClN5qKaExa/YN3G/RyDac/MXjNF3JsO2Goq3Eh0Tty3/bqRx/D
+5WaKbQtQy0W52LkTeCZxizIJ4th8XRGMxBqaEcdOxCk61CuNBfWTGcg/Y0l7/T/04mS3mGj0bza
TGBBfqr2WhJndWFRDtxLuAyEeDRShBP+mO6/nxw2tc6dTsEmTrgd7X+XY7JHe2EufO5AW0lUsKqj
qWmKlt4aHOI4JyTNLf59ce9K1dH0VqOT9nUFouMdEyjZqdAEQdZ1pzssqnPSTKh5O0SsqFBIqzIZ
GuCzAZVuitpQP5IZD49QqdIF+Cfk0dLEu21DSpCG81poMZhbZnIZ7Khoz/JRUsgOsJAL04Daa637
jcHnMl/pcYQXvCbLkH4pe+rclQeJ8MZu1zjhh8xcUme1GtEnD+di38vhbCZZ7GWfBCgbeP4UJZZd
h5fZ8kfvldGvN9QGcrzN1R+zTQR8JX5QZtJJ6qAXMwNS5rjBDfAiMRIJB+MsipN4hxCyzGRcsz30
j2yC3N/6WRKKUjGDJn89WfZFp2Cho/IPT/MrRYMtAnoO1i/AEzp8NJQ9nzmcq1imm0R/vLFfLZYN
GfVGzC50HlupdeP0RD9YHZ0TQ6vAsej9Vo0G0TGsy8sTVNY1Zducj37MoLn9/Sw05ud2yhexQxBn
mo6us3+QMMVWb+gn/jxgMyrAiG8IIOByzkqbV3NdMVPUquv52qOR5oymJ3eMQ1GuWUkteLiCcpVk
Ll1tiwrRg7O2NiCC3vJjzytD/FoiiTX17uvMyJjTPk9MbRlAEQ/Q7YkRxVl3nwCxZX2aA9A8uswF
3gsbKBsE7DE0P/R+kMskKYOm2YwSs75c+svqxkvWCQV5l4b3SLxzule3qdEzgMvQ31cMCj9rYTS8
lQBZMO0z/YLGQlPF6kPjhdEAY+KxW/2rN+GizgNTNx7KugOellwFXi5cU3ckb//c5+c16+jlh1Yq
8pgSl0/9JixnjK3bVICFLRzdR34zNxBS8U+zP5GzRA7byRDU8fpWgTTpRyVLW/R5S/0KrYcVVDGJ
uI6N9QgxAY5mbbQkbZ6cCmHawJZJcdv6T/qBNWs2BpnJvgVu7OL5LkWYKsrOzHcTNrZRjmDNvfXG
TCDC3tZ3QPHwg3DQdPpw3Xuk3ynbI+IySQiCEzzYSbS6QGSlElsw71NCehGZpACwpyEF+wtqFERX
T4fDwU/RDrxAmL47jMO0KQ3Id+wDdY91TFTfvbRm/DkOPw4MFFGy/d2rkJ0HwdmLp8Yp++R87DRJ
nr6DgyMplbCyIX0b33rVKYk5OgztcZYVfkTX8QuoqfVX2KD+sZUn6+UydzEDPX98Tda/yXf61slN
Ekd+TB4ntzRg3FsxpJEWswc5a57HvoZ7wBFqUbsgHeuU+kmXe8xchRePhLhXCOBWucodWSZO3DQL
gcoy/td/A3cZ4R4qfcSdolUD40murcjscPIL7Y7s+qNcd3D5HvR5pBeKvF+7yn5QGW5qC37KW0IQ
r5oZNqfM61DOro4XeyTKhCaMUchwGV5pIlDhTA/EKVcTn5+0K3ZOj9TQsLJ7UYHrdIAh2/9ABTtA
UAadJXB1IaxXNIr6Lxr7TH2BRo8W8aBraaI/Z0tH9ofq0Qe8/en+7plDmlnHfcZ0Kc+g4oRtMUth
nZM/DvqcmOVMuFQ4nU8GOcNLBQGZQFs5A6t1yBBwiKoHECJPytW7us+rHhYkrTwz5dcAVMGIp3Ph
wXl0O9WpadM1rvuhRQD8QdH1Q7pXHssXYNGxXFAHgBov0/60jgMY6qP12FRKzSj0v3BA5mYoSZG6
Ol6Bt26YzCUymRbdfDfT+Q8xVL24V0ePMGxAiNcWCFkz0iECv78bGQ1dR8Cek0nLMktENLq/VdXs
vwaXz4fhbgTrfkZfvyClKdxtjisDbbikb+aXzo05ZNLXaMIBK837oCIrG9B2+6qSKhJ9NTEfKk6+
9hdYuZkPVhM/2snuD3viYvhcKymoEsAP2mWxo9XxdZYkzXhWPzEXIRVWjUPXZaOUsfg7bHK84wES
lkglOdtAdeH3LKrguFxKzcU+AU4WZbo15os6xkcqIkVFROSsPrNTNi3q7eEDzFuOC4HYfYXPwbV5
pt3Zwp+koVv2l2rPnLk+6wBBkPgh1dmhjGNAr25weSNHSE8mDJ0J1RIUdeIqGDtks93JWOkGDEbq
mKoq7tCQ+Bt+XuNCNuZ39pmUZK4cXzdF/sAZUMAer814Mfuj/0g9uY2GDpmCoY/9W7hXG3CGCc/4
ZeLds0UeqT8af4mhaIKkFX215oKz2e1CvcaBlKz0RvfjGb7Xd5CHbqWZtTQB6iKp+G8m6ea/bmGa
qI88CZGgs+YT8PGvrZTWYlIQ/1LLmoN2S86Y9KDW1BUIkiSUfnnoyMtS96O9cNYgy2SxPCIQi8JQ
TAzGiCY1uVEbELnA1HLUxKsTsH3uhQzuNkcAN2XdF3gkVOBWpARrGvvPoLmO10XTUiJLLWz1Ey32
nqejDs+N/rJW42gpfLp0t6p9wOLGY/+BO9AlaMx6A2FQ/bkdUHYoFjfNH0fz97v7WjyH7+uWut1k
wqq/T0jgU/XlMbR8Rqhoy53nPTZOz7nmNWYQ7BA2UhsR2i6rRl1XzuQ9GkbInCEn3k5CWpve4Ez3
FcouoxbSb0Sq/MFo1OqrNtrgr1HxKJiwbzmy266Q+AZ8bn947LnE77q/z4VsQ7sL8wnE88d/SjYc
Y71J8e6gYzZpPT5qJXDwUmGGfOjoT/0Vb9/ktlk8lWwTMJCSMmLxGRSeqQUSysm88lObviYIRAzW
B8Z0YsKa1Qb+RoTefuoE4jvzVzD1KvioD/F31TP6k7+1T+eMD58hM//KFfpC+VUP9cr02Uu0fcsS
ukxwOmzOy3mClbkIwmW2QUS7QW3IWJ1PUs7zE2APcWHiikj+99ruHM0dFE3ETMeaUTui5E+po4P+
sGcF7oMxpSgC2L3ITSTwIwZqYP7metbmxxRkS5LgKFMaw1c2UWkyVUtK3rlfEFbTL4/2Bk0YC7Om
O3eVDhiyRwC3PdLrpzOejFH1F8r5OBOlhDMl7TN2GIoMsuzWrDk4gzZ6QiPcoNbNdnTUY1r8LVb4
mMCDeghk39WsHD2UeJiHCEIb8VQZ+RxcXZl+HDJ8FP+q/M3K8da+5Ry3+MORWQWdkoG3nwXsk2BJ
MHUYUbcv+LBDR2yS5FGWEshf6trg3E3e9A+hANzLsBYqmkYEuw8bgtfIC/aoWuUvzwrtzQ6KSGx3
wv5GL2N4QAknqPDVRoeykL02JN4VAdTmo/ayULzrEuVpnKtKpLQ0XcORnp7osL3GNBoiE2a0hkm1
ZD6Ous6K6Nxo8ddRVAQ5ekJfNQY/O6v5YDNY15iNRaiD9jGf9Esmfq5JXOuhwJ/zjvZFs3iy5+rG
uy3SD1aMB6NrAmqJt1bxjzj8PL6hR93DSa7UX1OuMXfVW55dsuR22/apGGXcX2mNnPZVexVSYp2S
1iwEirCw1iLAOdxC6mfEH8EOzC+bRhfd+JPxfNEDd4Ufr4C+ciBWL9kNUyh6VeMZCGqOo9vzU8TW
ZCZv+pNyaU5n2DOp8wemDkyL/v95g4nFumfjRkZmC1l5Cs83Ktnluh7rbnZnqRtOFwDtqWDZnXni
d4TjY6bQBPlPDrKpzS8fErcg0t5MqPoKyVf62uXlxsR7JdzZlk7SU1iqT3B1l4vG7czWtSKby4Kz
VINJV4p8aJ+//r7bcNKr4PvgIFUUNyO5ZK5jYgBjuMZNBxwtgveRyTWVHkH2xrtbG8HmKmrWL/oo
5atQmC32r6NSpBiRlPtua5IcBAV0TQF9+nacZZaHc4E0QY4LLg52mnQQvqtiZ6YnlGVuBnWSVHk6
4hdRInQfyWyNX8rqfNPSW7yTdEE/Tt4UaLA1iY0KStV97/lYjUDpeTgVRRNutLP/wP4T2DQidox5
cbVMC+0ioHDDr1oBpeKaqAwrBwUOpVIpY3L8XzeqV2xbfTJyyswgQYB8aCA915MHSq9Ex2Ryuuhs
ye3Vif6dt7xs2crw3Hfzm0Yg4vdMjmDt+IeLJ8dBNL2qweRmxllXutXd2zd60lGLTI7lalYcY+JO
i1b8cztVMA6JM8HeIO1vjfwGtsO/LyzxSJN2IzYZlqCAWAN1y8ElnPgCFnooAjIT6KjfH/XU3o6i
3t/e6QVVrSpVHsFkXWs48Dgim5+3PCuDGnoUfKvnsDajMDsNKsnGFwWEQI4Fh9AyuvvCw6Jlm1FF
oTDCzWT/Ptau60w4N7nOu3cqDTaMdP+Hw7QhDRvQstKTprk/xBe1kon71PrBcNKTEwfhBxpPKqlQ
7sOcOqV4xnklsuce+UCUI8Dnz+W0XiheRX91LuNJowiCo68QiRL/5n1dyXSFaNhx9gfyPEA73cVf
aJCDb6ExFsVQVxWy5ZauA8056s+DZHUS1B2EH+3DrRuj/6wesPixZZqm6G8ximJyb5SC3SeL5Y4r
2sqPYo4dvSzXohdLwDvzxG6YLEOnxWSv5JO/5sH6Ol0OurF25r+yjtBq9JTNqHwITOBLNXU/7J5l
d81LEeFOIASTFz4ePgWK4OvAHjqecyG3WPqfy9S03kV6cJMN7Dau+LTQ8VOrpm6ZEVVVKYlOqe7Y
nW79gOIvQo9RMLNnP9wGnXxCOjArvckVEYK+D6z1VdGCtu7L+m7TWigYgDRN2I3sIb7zLzm1njyg
toqE1zGP/O897edTGEdUWwQrgek16W28AzGVVnPlrL3XyIW7W/yC0M7URTZt03PCVjimswpnBH7w
bSTm4HtDj9ZXHWxRrAUqyYYCrHZ/bLQtxvf+wVMfaZlTrL/C0piL7DYG3Xa/KOJ2GfitYhtfCiCA
XtaglZ2rXZz2icjHVpzsd0hAaojfkkH1gglh/E9jQlBCrHYVUPIsc5yqTPAJMLtsmN2fMQjpNez/
2uQNFcUTPr8RwUg2eBKpsCVpjncxQE4OgiG0IPslzwIa6sdTykUs78RSynIIPIJTvSmKCMUn957a
BauWPBr6Lyqy+TNhzM0VXKZU1S7fJX32CcQNs05xSd+mCdvjAqsQxcQw+qM4fz9/ZP1o8OvPwnSP
W+vYaKMCslcRBZ10zYergXJZv+BmTDr7s+RatWrl82hiWJqdwpeybum5T22g+GfZtTkQ1yDktekr
4BxM0X4xeWFCp0OQaH9poBH9EdRsMsdVj5FOwCn7koDzN9TNT39H4AfriHHrQKVKsp7l+aY3JUV4
o6xJdHp7IJFsf9n4ZgZVQZ7LK5ZdKPZjD3wwi8UT19oHyhOj/Mb57NIUIcDbFXe2wLjbwzHj7gOP
7XPJbJT2Sg9RijutaryCCxTQWapnCfO0ka5BHGUDhILiGbGrDIRbxIRaEfSvZhPrVjju8lFgI1gD
mu+aBbwWorKaYHcXL70yPPEX2DAAizL7ozrecN4Uwglhn9lz1I+3KR5S0ZIq2RQ8Dm3xKckY6Cg2
0bk8vyB7RtGul7+gvQ1fwCZtTOezdCXBGHDyno1KPXq34O3YnavV+/H7V12I4hlpvbkNtzo9O5JE
nFKMBqVLYOooRtRctsXKnH5G/xsz/g2uYiyNdTf7daMdctADpaMrNXB+GZKqJEjkGfCR+8RuyrGa
xqAPpKVmMiUC6v+WxGXU56aHNlxhGOztw6NHX2ekW6n3vuf5BE8ymPkerb5I82BJwh0LUoPlmU9n
5YeXPDhnKBBrLHgtZ48RiW5lY3a8TUEohMC3efzfDmfEKrGJF/r1ZadgXN+Xln4JsIQYHCdo6ZGC
LQHwEB2HG5x2JxHrlO5tGfet9ud5Xbz37odUxH0FJNQny0SRAPWS1FSkpDXYIyPclQ7K/rqhjbvr
39BeeD9Qr/zUArt7CjBhkcC2FS8k9mfPaJ5Pdpv91PczTaKg73xDI5VC7NC+6TjSct/U7y9gO8Xy
wvvxi8BCL2rKmBENxmCii6WvpXAhOKq2j24n/e8G1Au2qDbbWBJAxLZZDnygPFTZL60Gnqq1iZBc
XqkeEp+PnySTLuG2HUmQYjVhGDfv2gGDv0V64+cfDj0bgQhwWsbHc+5lcg9qGs80d6/kT1gnA4wK
dsJ4hYbh9ekxs44TYUmbfwBrF74Wn68AyGMZUxXWvkGiQGHXc4Ymm23WZz6x8HxeLORDacvZR1UR
FxTw0+Bg27namoCsdUjF9EHy2auevmhHIx2gRla4Eha83V/8cqNdF2hNtMttOYL4CuaNTIhBZqm0
hw3gA5/RRtQYjjxvch2GHHtqBBYA0Rh0nj/W7GTXBn6LqyX/OVZ6RbzyN8xYJIBSFldXXozroZOL
VPQ+zX2DIO3j6jItzLXaplIm60OZWj/HDLYpTJIMSUV3kPv5Mq4Hwtt/OpoAMKrIFOHR6bJC2J+4
tnv8CBokb812Gt+3hB74HngQmN5Ajl4Ole4goixq+lMEUyuFPbPdMNY0MTgeoIua0VwK3MJYNsyj
yGGB/UC8BOyI1avHeSGZxYhVuRssMcwtEd+pNFb9iUaeJ2y8AAHEjCOciDW8Fm1unDmRZAHoJc/a
73ki/zyg53pC0x4HIniUoszVMVucX94HPdHKBrk+fJv7A/JO7aYGFYHMJVOKH1+Yu6JpU0eGtJxR
p2LsSJtd3G3lYTvNk3Ng45MvvIj4PwrGygnGTAgDguwU3gJyABmd8sOI/zkWshSWJYlddbPJwJy4
H421zDbM46F2xmDx9SIAMt/6i7rIrOXtxwpgJf5YnCq3LfxtqZS7Z4oww1Xk6UpJjIH7U57xakjp
/jBGIF6gUn5dNICn99s5xrtG/HHpcevwYX3ydkop0SyI+iD7dgntbULekWdWkRoWPzQLf0DJX6T4
rEN53qyS8omxkkRfOL1GmPGPenGI0mVYNnNmFsgCaCRVcnAK5FCmuBR7tLZnqH4S2YCLAFVqDcde
KoQfm//XQN1SsnT9FR14Dn6d4glvD8dEQvPTh8xM0LPQPprAhyvZCypBKtWceD07hANPKE7agy5d
ydy+3S566UjYOnkyf8WRebNJpWoytN9oaWD9EudlTJ8nhHT5wSLYY6YlPS4YX1O6+c0Dc509Q4EF
KsM2zabm3uEuBKEKsVDEI7PMOzxw/axR+d6nIthf6atyFFqfblo6BeadBtSc8WEp87aBpFj1bnfi
uX/x9p+FJ1j6ldvb0JuhHYmi5Solq1ohL5bRUWeccK6Kv2+o0dEtSAUCz07RaYYYAhddmXhgQyUm
4tcyAyscgmCYm8SMsKOWCbZ3aNO7Y71ND/aaQtToXzsHF6g9+l3EIrMaqTQUuuYfKu0LjsmZwfLq
Kq1062p9steB3YQL3Rr6Gm+dab7J+KuCcySl8/MHCyiYw59EtNoyl5FDVwp7XEYLoEfeA0eocsEH
oSg73o6EGs4RRdO75kL0cbtlMJBKXjBGf2J3xaSg6k3xKxkPPT3Edde2r5TnUSAHDIXwmYPjYhru
3QUPdWX7kVcQR8hskcggNB71wPjoDyCO5YWTdMCvzmFHq5kk6F51eb5/XFumgjIQiFuhUSw93SVr
sNZQeQDp5YlwbzHUoVcVj4BtG95fiUbp+cDaXW6ubiYkap2aA/EywHXHperspaJi7aDpckJXGyka
L8u7j+YXr3YTd+QFtQpuQVK6ODzaaISvNUAI7lkVgL1YFKzgDhFnYyn0XhG4wMJOivAqnqV/QhKX
2o59CU1m3ayJ+rYJ3D3jFa/2YUo50tgGdezqVIgL4QoIo8AI3JYUV4tjDTWlnX6AlEYhOhb0Wbsg
cYTYPK5X3iXspA546SiQ+kIiPz+2UHTy6oy0kwMGLONNVmQPtGIlzoOgi61/VzNOXpg4kMK9ve+L
whZqFz7wbDRNMbyA9Tl/DNsesEVMFbrAEL82qq1BujWWMjt2G6wevZKUe67xrRLJ4lECIO+1nS6D
1OjJSYgFRIB2pbuGku4L6LPQsDgxH6rfyvnX7m0rFNfJoauVER0wPLut9kZN+KEYZ3QnVFiekdZy
GAoU447/DFZlRwD8ZGAaxd+6Sv5YfP3gAwhiraOAs81kjyag7VOYkZW0usTmSpkj4t9sS29EVGsg
72XfNoOjvKfEVAXGk2UrHVSsMbtWFqMOwEpZC9yd00avujhLGIYSwwxWdRpX9zj2o67FO0sr8a2g
jJgv8TJTNNe0fAMSiCIoOnwUKIQYr2OhYgeHaOCOLvx6JzM/aJ/Tyx6r4WN4Vby0SoyP2B+gtBqj
rIDsXvyzmBnGoDvHrk8X8zx+y+GrYyAxresbzmxnk1pMD9ISiBlctBTaW1T+OReMLbVMqdDoyPSz
rzOMqjGbu339dDnpzRtVmnFHNlEi6FykofAXOsFXhSGTDGWHaPSZCtqoF7SX62Kv9ZZliywJdgSi
cSTOLFQGAg1h9EV/i4ic83xZcBStwCHZQrq3/VHMl9cnPuVJ4sChAA+Ye062qG8tIZAnGHENIblM
i+H7FTPE6zBnXiymvBtXErYtVT1Oa0TcSkiHNmOap8Jw4m9eqP2MeXORjnpJiObVlsL02j9dMIJL
pp1sfCkUvs6I7A1XFTLRgnrtTwmfo7fCm2jfwGhzYci0oLDGf553W0aXIEtK4VFJcFfxUnT7bwXI
1ESuKyHlxC6wyR0JbqjZ8TDmXvyTM+aQetgQvEbjnavj/DbyQVCgnTeyiHUF2q2ldcb/9uCSyCX4
0izdmoHUomkHPKdY8WCCwr7G0ehYWym3qvGbcYSZwG0o9n/nE33C7w0eFIw84V8W71kJFeKlKEuP
uhwoBUEBX/yl4PfPEdAho5zMFBcnyDE28SS/DeEgoQ6IOSH9tt+8fEVr5zMmL9SV83HTVIYTtoWx
juqHSFQ1OQD7M9QVkxEZCDlTMgxe3jgOsr9nsDnqYwpJPoQjGIdmsni69fprJAxCYtB4iMIRrCgR
hHTBqdnKsUWqmzjARx614+tLnJKBZypt2XDQKkqEormc6KZj6Tj2kV2o0jAiB89j7HTO66BN0IvK
XuFUecvS/ESdM7O4mjKhgne7BenYzLR74LIaE//q0Dir37Ovz435164gfQbmUqdXg1S10tvTuumd
NrRU70I6V+Liw8I3sfO42p81A3JStYAzR2zUmNGpjexAFFdgzV7Uwzjtx6qzbM/hkYAhVW95YTRr
b8B8dSiLNHDq+U9rFEuBBqPn9zGqUXRBheNd+eos7oXNgGhi008BuTTDNIikDh7qgdbsKXPQFcqz
L/0brtbuPZhs6Y0L7GvOS4slzcsR5LTbqXkzWwPVYY9T+YR2hhpI7//GAVqLFinJ8/L7ZHZlx9ii
jb2NRSRsnyn1aMPGe3I2ic0j5O70Kw3KzHkGMqHNyZqLtr4P57sdnKMQofcgZYQz4PLtsBiqOiPW
Rc8pcOGD550/rXdpMJQvu4T3Nqvqras3eWO/vnjpGjlhnzrCiCQXwnzAlC7QEkVRqAUjCitw35Si
Eq64Rxri1oU26zUvUnGaLk1cI9awn+WMt65fCnkkxJn7yK0f0rtoINKkr7r75OUkmZYvl/wQb5wD
AHwpevT+D8KzypAcfRXP3uzg/c4utpPdfbjXGiHcwCDgn2u90lIxqQkJflr9fn3wB5EG3FnfMnzF
r8kDHSlcHr16zhPDsl3tLjcD6y55czUcHq8P0Hi0Kcy6POW8dUEG3ZAeQyIi6C52Zsoy6GpdbAK7
skRrBOLLAbrBhgIzjJlrU0cHovFDVh3RG01lSdvsf8BUnuOUBvO7VJrspz2yGl4qPt6t7uGCaRlD
VvRI1RF4NhP1ZLoLEMF6zf62YXTYOkQRrz5zDuTJuG2R+NK9dj9mG4dhejJ89u9gig0xPzEzSx8X
ZVl/iWpFEPrSzyAcydVbmn1ivGMNucHXsokqu4NJ3Y0iN7MsmbD/0LmnBv71r1sLUtmylPB76OBd
IXFSqbP7fJ6wWSgJVubofKlqETBWvnTbG7MXsnlKWtg3fYCEO889ZGnr1rAQx3Dv1q3BRCOnjXb8
QuSQ0QpEI7OeN6rVhUbEkiDAEltjqDjiI8KgYvxEpr+2YmpkHESO6famNbbuDW+vqTfpMmIf42va
t8C4NMp8WrD+hvXyHvgbqVZcKPma8UULpWEo3wENgH85Y2I069BCogG2mjT8lyDIXXmN1yRNhu13
ckRcL8h9H0ygxCnYCqAUtpwKs6s+52OVtjSLvXiAyJXX8/IDPHnLP8xNH4TX8o1QI9FbPAN9gCM/
5bD6IFryLycF/Fqq/B9ak1saaFONCHs9bZuWTESEoAyK4t21YgJz4Df6VyIXkXqtbrvQYHMk+gaW
zCstxiiaWRSHayR/J5Y3zgT8FLj6rb2cWU4L410J/Q8oue9jQdobAE80SWkcE8XpxsmwG/On4j9H
sfBTNPa6GLHlRaGi8Xa8oSgRTrsp5iogzpH84hr7hpaPbBR3pGnoe7dPWzwkmEBpK0cU6lT+QqKM
fabEi+ZOZ8sKXWqPpCViDGazFTQb/rew1a0ChigOsMAg4CywihJHvoo98o0NajNoULeGLn48GDXs
vgrouDt23etbK5MRJSzEXfjt3J28lpbcJMjNdiu9TFUOkK3ps4no5kGMI9IbT/WSDAmO6escfAor
bVJzLPrGTKAfMR1z4gFD2BS1++KPXBA2BMkp6aLONGxEdOUHGl9T89tjn15rTQvLBqmCljY24jL+
W5Spn+6kurW6RxsaTU9YrRu5vwaUIVJ0GfdHTASOgkcW3NM4lYBUy3/8qtu1mjcb3AjlNUK0y0Td
oOZokzq4WlK/y2TeRYWBM2kQqIHSChLZI/6YpB6QYgFjIc0m88IzQ74HMSnRvdEBA4OdUVCWN435
wAZHKQnVSr6hSYLn+qMpxsYp+w0BojTo9E7s41yDN9XwHJDWkuA++CxUoYXCQ6q3/uk18bZrbwmh
Wt2+UcZfzv1wRFBCPTGu7M0zRtQWWkfzeLK5Z2DFhuZDM/ERCy7/0H2sbmCvYzFRThleS5EXHGXk
tsQ914C4MFOzsXbbNF8fDkadXfFhDYeHsYtEnJIqyum/lh9TIH2PHp6ZaepA25Nlj4jKvapZO6KV
w2ah8x6KGAQLwsNyMCwgrH2jpyXAg2eG11Q3p/Tzl2ktrYqXq7AajrJRTYQZGLmh8V9WUpdj7jX0
+JDj/Ok6NwSd1vHTXyVv7uB0PhT06NTq2rrUK5I0uVddRtFbQrAW5MW7YTtPbnZgnjl/zmIOvdCi
5gbU0mHrWCpiNvEJAaoSPKstD3mYDThRAPxz6bGsVYh9k7jgDA+5G/tD8NL2wUHlCEkoNHnWLXgn
9R8b+e5TUhQm4+pnNb9+pvjqoX9Nl+69P3A8qiVG/tXR+5Li4baA7GG7cUsqlqixKCfo2fM9KS48
51wrYL9SYxRfpehjA9akFYTRZC4XQfYcOqHgBaxznqqgzL+U8Bxh4ObvoZlE9mNm9EXhsSllhVlh
lBLEqMbv3pW+BwZvabIXWDtw1nxjWYCI/LK3VXIW5cxs7SXR14WO/1NMcOYhpI2bHXMtLjJNOKwN
OuHD39kul2AxnPEnS/vGyFjx43Y6qHWL7KY8+BvfkumHSY0P0y7gFPDO5V50yENta/wh6JA6fgvh
Vt8hqCx3N8i+AlypkSOZ7jS67NMFb8ZIWP2CBoTo1VK+uf+ekfQcsSJzCmBQ6rSFK4HtuZlaqXA4
Jddc9X1ITnHyaOGlwL7XFnR6PKJhVZijODEXLhj+YhQ5CzlFJCFtU1Jkp5AWuPJv9gMveAf9tsVH
CVy2/Gi9MnIL99m2/kEW5iCG7u45kvytrZyh8/oiRPZaAHw048XHXqRmx0LJxW9Omog4vNcGfZE2
7XI6e3ZdPfwJMvafTZjODOZkF6eTtzz3DSZx6HJ8l+q+DvI0lx1XuXpHTqed0OJnc8El0CPBoHHB
im5aBqnTJW9KwC3V9isHC6c6oJ5RbT+gEIAoxFYRHGJSWgJWC1sEvn7h4p+8gm4FdntEuS/ysHdk
5LVDy0t8OpIv24TNwqMFPy8C0cMyFC2no5IDewhDDpWC/6yVKD5wsH99tzS/kGV5NTDozV8Adb4O
C2pK0zefrW4AmMRWT6ec0FiKq0z1IM0ObZJp/E+qCyFSmrboU0SdE8/1ainSpdpsE+px2W+wt/OX
yotPgPl9DbnI45rpd3gCX8Wkzs/nSrYaggwzl4oePjpq6rK4VWqbiL9RlgmAzCeVfL0ESSdXhPmG
O2hy395e3rK6xRMEwp+wvSbpBpoJP1TTYNSHwMZ+GbxaKUyFuOtUsEDsXUr6mVh8ggNTJfVXnay5
a7xfR3PofLvD5TjrXkfQEc2hte3D+z9RQX49vTzCdjQ8tkX6EyXmZ2zVVzMxQNle1Budhbot4yCb
bhcp4cibff7PAfQI6KC7ZGhzh7dYTwyGez5hYrTzM8m55YUZsc06clnaJHJFuTGBOjJcCxSIsBDp
tTABr4mnKkH4ueyf4lGb8SfwKvjGPACV+A9EhhGhfNtyjyhLlq1cJxDpo00eXsyoWpAru+kPCWxi
S7V1+zZZC15H95fhXah0CUe8nU0SMo6tDfisZ61LUl8TOPXW1KkEJtEY8SP0MsCWImdvt0pQhUsf
sMPC7bSu7hN1Scrnvctpk678uMn94DGTZQ/zQuOCTPYP7v+fJw2ReF1Hng/wClxh4WdfKy9AyNcU
dEkMgjmfs9S0nS6O118J/erEYTdu1ZioCVw2IFJNjtZrqjh5dRtc9+QkDNbn6bU/nklBYC2CnWKu
xgcmleCdZS8MO0otlkxZAZEtcStc90ja1aPrqhoy6y9DKXoLbs1sIuvUbcqGETVBXHgUcuLkKCrP
GIozmZARwrj7fcMo9Sv8WSrrnWiHv+Sp5XuWQ+RVQ/HOvw/ti0xisK8cRu6I3SgmCkYz4BlKsixw
LBjmAz+OqgoNhXmhAA9mnsIJfVDj3MVGXfsJsoLxjKogr3NdrW2gI6zPrqfo6X5g0Kthi+21Vl51
40kPZAdsP/2yUD7zssnHKhOIVpYM45nPchM003r+5pEJNbiPxT0FopN+MXVNCRtxHD26gzPbTp8R
osYtvvKBn0zRKsBkVKVB/m6BSHpms47oddi3Mf41b4LVQwiOAMX33X/A2pMNcKcU7nJO0nzuYnwF
IOG51M7oBwmfWxfplqaiPH+7NXlq0308v1h9jsmXgr1eTh94a5LjJscvOGcbyfxMj7bgN/CWlnbY
byVlHlq6/U7g4dq4hOoScIk0e/2JZOXjiPatdbeqO8j6mCv5Z10oXbqLC/ON8pxy6SP2+XigHHPs
MVpU2pshxoH5Wqpr/v6GHTp4hePms4u6DYQqsyhXthk/nwdXbSCU+Gxxqdi47jil/Ucf8TaYUxxH
KcWGRdcMBCNPy3QgPEwFw6l0f0nnXi4EqF0XWGkjOgCPAYx6NaVLJJ+KbU2RjadrxyRjclSM8ZpZ
Lw5c/z1UdVojPd6YPGjUlCJ6QLAxHSN0uxhiiiggsYlQ6j6J18szcj2xmX1+qZDfIhAYUmTqlhPd
0xGgyFq02A57b7SQDkx04WAfpdzpAj6HhBPOjmo0n5WdPXIyT7S270kQpeBl1pM7np6+5FWMBH54
POUZLffN/wikan9zQhL0PUnuSKiMy2FJGyX8KoEtSPIQ2AAZNBp7cQfJENKZYO6H8PKjhwOKWzvz
Fw0LnQhpFBnJ/T9wnxAfpCfJpvas5OM1LuGdgUpwbPePezJMHZeM4OEvjjy9jGP/rfiOhZJQFlc0
4yXYUe7iR9qfniz+qyJj94DYISt1WX2oelsgJIzQNyv8cq0Zz7lmbyEkaF4eOF38hynY/lhZEwi0
Lq+DCrL0jn8gICTLeU8J2Zh8NdDmARWjMkwHSlN3FFoczmOmn4eia1yDqNftsg3p8m5YTkMySqnh
CNVBCRXDoK7EcNYb+wLL7DzmfutU0pavRK2l6bSqdnNmkDNuZ8m8YBedtX/2jK+Sq2zayvZMLf1+
LjWRI0mdSA22tSEV2tKv4UXoi7RpK6Bj7ZwZE4HyP5wHlmnYg2KgMun/68J2MysJ0GLQ0Mg02+JK
JsOkHZuC98zsPBaGaIBoimHpEGAJWKqcvA9NipWN4dsMavgxXU1NCLyciv84orHGNg0UiE46zq/P
ArxPnkQLf0tpdRJZkGbJjcceJghARSACoz+aUCdy0AeuBQNrAkCfQheWNPjyosrniYLB3pI/vyfJ
9EVE3VprvMYo+ZAu0YnrlMm4HQyD5dWFlV3ghKj15zutBi9aj9HbUi1dvoEiSyYLZ/nbNZHStm5N
kR42gQB27VlBOtm76T4NbsFYr0CK8IlMofQzPfLF53I9gpwAiDqJm1MmL9k5hIvcI1tp22d9TMgi
HIqUiKJGLz/pXgWQjB73wyqiONYyDHpNAXhBLZLoymzrL4tLNOnelsWa6u8+J1piEVsNJFXnEW7J
9ajSEDYFRbpOYBHu0szwSuRZMPcxs8ZGv+HCATCDnIbA+MyDi0pu3WfHtrj/c4BZlpm0TOj47yAN
hkhdEQ7Avyw5EqwFuOvGOBe0M4vAi6LvhSqDUzh+3H5GWIYhgo1DP/DZZbem/Dx9yfCv1/KTTDkt
8Ptmf7rKun2kCp/vVjOFpDaghF0w9ErkvzNpCzvuwTeVJxefWKEEYG/tL2uSUy6Oj/F7BrebL0+E
163PyZo18pGsKgfkB2BUomwXsfT+dIlNb1fN2GmiDgNu+hA6rFtm1/tIHW3MRZxasApSsGx1K99r
P6ninsd+Bw/iKhQU9TFaGcgXNUvkJ4MWfE8SZeYL9Zs0YQTjlnQAF+K/XaB08bCq7uw+Ik5f+UKp
dS//fAvcryoxIFRSqugczZh4xEZBOlKyOq254PZPKvnzi4xZgpkbHC1qmqBJbn8e8G3s8+G00u9m
AmbMfJQqaUy4psTxEnKyVyXmM22rdLv+m/vp8xAac86DLP9UpVJwhz+Hm9p/DPmHWd36uhoQUQM+
Kuz3tEwPhpp4Roaiv46QgRxDIB4mmhVL45W7JFKHY1dIsVWNDNpHl3APhgKJy9Ime5uOEOTluni6
CVmxSekEb0QVDLOTI40joM/cRfyVjHSuJb3kMODB4G0VpBX1PZDlz5A0aXECYMJ6ywj/xXBTrDnP
FNqW01l9v+MmkCB8xCuHYSbw8M5AE2ohyLUaw+BVzLemjgrynIKfEJq1wK3nqMMU1mEratOZQ7if
QtqGAbcA+5wCQR5WHbInulNYvZUHXyIt+MiO5lIcbG85YZyJc4VNGlIFfbbbUDkkHVXMg0i8BeMU
Bes/jWjc5oMYwSv3xENQRoay6DA7gWSRoimBV/lh5iczXvuUoXvRxwZ04kLmSwd9uzAqQhtHgYSs
UMJ9IqCuvE3v9KD+11KTD9/iLvNf5RirnEUKbXZMaZHgq+gd5IT+gnNg9j+EzunEVwigTPxI+QPc
ecTL6tKE88fDUQjtx9hZ94et7/W2Q8jHdnuHHzBq0mpDDvBM6zNLRSxLe98U951uheIAD2cEDtnq
p0+dtpPUc8TETeczW1fRkhfQlxNsHTYCRkeqNhFTFn1D3q0ER3g6Fu2dz8lfXUhaJk25DHXNLaOv
0Xj5UQ3FVLGIByLugeHP3Mgl8bpRSStw5NQWt4PohGL5zjaeSlAymccvmK+h75rRgeqMibnJLODf
XmFu4VQKSlikMy89adJ16e7AP348INIgYAqXicZDWtcciKcWSfqvsKUiBq1aUBUewfVY5Ghl/N93
SU7n5lHsBW6Xg6AhrrIJG9qUzj/qN3ghGqKQ4Q9xGm6qV42F2YQFhlRCqlj04EZtdNcYM3WpH5dJ
OXZEa4Bt2+OzyYiQatsLVDdY5qrF4vkCKN77+Jr0YXA24ZVjjI8rfy8ZWEURrbSkbyuBQ9WOD505
m/CZ9eRdBL/QLOlEHU8aK6bwIwDemMJynBWsCpEeWZ+KVuznoXXNCDtql+pfl9TmnpNu8+VD1kNJ
cUOWYJNY3uMjzqHhRpaqyJvrcRMuWGDmhlr2mnCmq8pCG2VTM2O3UN1KerKwJY3ZilUtqr3iyM3e
1h5dUbCFI6sTL1Cx8cJoG25HVTfEJna5gJzi2Q2+MfrbJkVrr7Zn4ADeXvUYCnZeCtHXgRxksbEY
XszoIJFkvJLFdwbkNWNeaE7yf04/N62vQqHArT8/7z2RCWVCvKKum0hEu6AUp1bdiOGIyVvEXFbP
XoCAO4OSSoK7/+2aRmZxFLt0ht/wprTbC4xmxKFkIq4E68E4tRHaS6nNkB8AUoMXX0AdJYE6cweP
mEw5VGReth2wuHMZIkr9JOONaJvBg6TmqtblLdp3bD/hDOyhrSEkDU/QwX9hohYEYwSsfTxvlvWz
c4M/+dVn9pe5zoP6tVblGQGyiapH/hqzOuQ0v6lHWgfB/yH0yCT2bc/hX+HS0eUHKZju0cd6+nj8
OMNa7037Qr0LnxkZ2uZ1hxJ5YSAIWgJhE5SFJqhx6QLEV0SR8r4GARLQsaQ6MYm5UmbQ3STZFwiM
UV4m9tBOGTvZBNHlEHS7GY6L7CNXraIgcH4yWhLuzvbdhWI0tXzSezyLC8LynHOGt/qRgGBoxwVT
1zbE/GT3nOGq9CzQnj/h1RDbBgaTl/O6QEO3KYuOd5gL0I3HZ04NA/9se4EwFjm8D81e+XHrdcDx
s1RymLZevOA5xpOZI64G64AzNIG6Gf8jTPGipLoFqWt6rFc/RESZbsLpb9QZ6faWysTYiVyAAWW9
29uRLRdw/SuENYoy0Uesh+MJrnk804ypxY9cv/RItZGYv90JZAi333ka3SDW4HVlRqSqalbQq19+
9X0CBr0IADOJajInRWidU3PPb+k4nSq1/N6EYVa57qt6ZFa+mAQqkEEGCDD6S+bX4ohJkj/nPKXV
qlLPEpe2CLf2cTpimx9jlYpxJNVt9WnyUjLVboJZ5TeyqQUxWoioZuLzGtDJbVmWP4uJfIc4Z1El
A27eL/+5k0iXRJbt++kupMZ7d1TKpJl2JFN7CLlypubrdFQFCNVVTodt8OlOie864Tgox0BjwnSe
ioGJzqqOc8vp+YrLms4lnas3trQT+AGDtrjGM653he68l0UJ2nj4SCzZ/YzAiBGHpvyLoA3UDJsb
sXjmaUNo89QIYtBVJwITlb+cRVXCjixWJMLIKW41ns7We8SIEvqTSBCQ3FVKycXTjn59LFBeeGlN
3ewLfD1tkBruYYbuqYN0re95lYosHbPVneGk6jbVsC0ya/qFlnHIvpx13Pi63DzZwW8raNU7gwUi
GNEJtYlFRMvgbvE9OJIMNJa4fiwKFYQ9jBPpz1KsjfplZCHcCCIUO/SruG9QEDguv/q3xUSDA/9w
opDo4pKEXiFT01FZtjF7rtRuMAqNRI/rDAsb6voO9thh81ccB6erL8mHDl9g5JWmImUIUJaRlUaW
9ZQOZ0BicshDHgBcAj4F+/YmJtg2u4PaEyZnGhIAJqs4I6bIwlsqmcNOGcdTaFQerJw8ck5+zAZu
MDoOhO1iW8kZ9i9YMCacNgVUk4LTtj9/PEGxlrh8QvCi7mJCMtx/QCOu4zBJiqWm7Azn82B5vEHW
p2bHKfGSLjfDpZAgnH0Kd6vHZonByh+xAITQ7ozKefzK5fC8UZkWiOM3TaqE9wlnbRrcOqAsgfKQ
YtSIS7NQjA06MZL86KcsolbZIgMyYdG+Up8kODwf1RkXmC89xJNvOLnmesIZa73HcMuXbbp6PEHX
KSFxYCYLrGJJWRWrqBa8b0/fUGXiPcR9CsxBYbPu8T6y+M+eCrVM3vvkUkdGW5Gp3cb4bx6VHbXt
/OCTqXWFduJkTCjQr8jv6ThUPRRoYAQ/5FTFyRnID1EXiMng5gThhyUPzxCr8Mylx3N5bZ6zs8Mb
GNvK+MhbU2uUp7ecKjYDGhjHxGwFE9W3mHbkzcmltxp5m8XuB2uY//A2+Pnzm3y4E8PNpai6SEPQ
sD0tBWYmPM2HIHT4S6GVA57RdqoLI7jsLwOkdn+PchQ3O4s22ahj33ZVd0iCoSIpM+eJBodczETO
ngOkQYzXEbEpq4ZttHkRSlRQQ2tTirkUr4SLOlSvy7Y2xHpGs/hP6liB98FnF7sx87qt4bGWjGmp
tHpIvkDK3mSVV/h/nlZemG09sAXRLFo4tJf/7aw1JqFgyIKX4HfDOl5mbLu9P0pmaY51pk8AOz4x
cRWXDTaXk6njzYbFk88o1hZKAU/jgM4x5MDhd3HNrVNyYBfxNo99KKV9swKuZj8zJJl3Y/BPk17T
Lk4mRtc6GPyK6WMnWtxxNsov/3p9idI6/wjtmHKkjqC9SVXVOBj3S7nhDWqLW3a1OtUD6fiaLyb0
cXCcO2rfs/cefuwnR9qUdvKZfLotU45T9XMOGPdMJbGRJOJxX0uowngYYFdAeoZaDv7DSCf/bAKF
FHEO7EmMEn6h1U4FOE5ArH3b9Dgpn03Y6GrY6TBvtLdHHlcvVmAGiT2xzlAwVEaB0dNiwCpirb4B
iTwduE9H8kkMZP9oTT2o9/VtCdPzvTmN5+mWlNG6TWZZZXNxYRICO1nPzqvr3AIQCy5TthEJNHZB
3zKM7P3UjFhn1hidML2WYowDC9tUSkfqT9N8wEb+mgltC6emB6vA7szcgeGYigdPkWeg6jblbbGC
2GVQArUAqdkR8TkbHJhmxaUNbXejIOM20wlOg8dJx4PHTx3pafPD4n9I1q8o5kl96rweFBRAhIXo
Pd4pByp8D/NC9bUjZEUs4tvH/cq0yVY5/RTdrO9jAsUCjyiY2RmiP7vFG5n+ptqhk/LA6D6/Slz4
HY1aL3o93ibVwYczlagQP/WgVi6PJMnhOZrlMxvyQcxXh8KnazOsU9o4QK/gC+JBgSycSiEEf0e/
NnD80nMspzRz0t+9QOPnDZkV46vDVDMbmIe7uzgcrZ21m8ZSJvDiqCVoEP3DK5vO9IoUprAD2CGR
TtSY7FLlzvFjj9nBVVRxrLlnqk95Xm3NDoAqFFPht71HIX68M9w9ELwAPeLvdQsNZ4XxOII8wONg
4tywYhhkh8kXiIp+At6oAPpC4EEiE3Rlit9/wM8Aa4cWoh0qxGwy/F+7rBb5Bfa34fH8WbtDAU+T
NAAgsm4B+TRSUNxgu24qlURAEzZ7Z3KHrzRwVAbLsRByON69G1dcUW8DJJM8HefXwT2sy06hnCwF
Q8zKzFDoo5DI/bJzcKBUj7Dox3RdR647zg0ImL8vAFctnwqVSpsbdqamnSbxMbgzv8RZgLByVMmf
IjmTo3Kvq8rGYdK9xtZ3dJrEVZ0VXSITBfPvTaj3RLLFe4ytge5l92QZGdoQtObVAo8fk26/KwV0
n32OCaeiapeu78wla4KJ782Ee7myzZFyNJWjZqQ7hfZfrKj2mUEYhMnnki3X7ZaV6PU4TXZbo4TK
k2lhuwKXApYrOPqw+Oq2egDZKxSGqqsMzQAvigRCGRHIIngZx7/PXRhQQj3kF9+INf3tEJri00pj
IgN91ep9HeaMmiD8jQ4QTvSvdjwPH0c8BgQoUyneQs2bNesMModKoDbwZWQD3uAwUgCtmcHiCqs/
6Ti0LQtiVx98B983+R6XVitrk3uTViAdR2OJWQtgzq6xaothNslYvsimWc/s6z76xf6Z4yZQ7lNf
YAlh9ieKpjcGytTEDIHYcu4N8XhBtt0qkBaQI8B2bNGCjuKFW4ctZwObPyU2wgWcTvkZr8Rf54KT
5VmL+NyhVvb3N5C5+KH8KtHMOBSJqCHQ9MUZnlW38uygUsETpgf+zcepqRXQgfo+6rzh3hKSAyeR
wuV/+iE3BGorNpACnXYVFSP40dFEO3v3if13f2pAv0tgvl3mP+p+7DmHGV44F11nxdidxpzTB4Zu
4uXI2aesD3zy1sSydtbNW2IxKX+Hn5MElwDy7bcwBFf6sadT8go22UV9XT77QCh3t0so2LdJ14PY
CWUs4O24e/52mafK36HVwd6MwnlpleszYKwBQCEPffSASRzMS1lMxw6ettLcDzzqtJIU1fS9Jz7S
H0Wl0UFtMjcqx7XcssrmGi+eukydZCyuMFX6w0GYH3w7pEGzJ+KHmBeWgZsQVLJRRWpKg+dfDPbV
rNZ+LW1hCDKGQM9NOyZxQSFYe0IOXpkFXEJ4kbLiC3xK6IO/V/XOQH0UcBKFs77LjMm8ElbK8x5d
uzixVt7hs5fku4VZOzC3y9tC24HvcYWe+Mve8dgPnxzEwy+bJW+LB6WarzENQB8uXdK9TcPB0jNn
iNNyE74vcN5qarurXPiKoHOM10f1+SLgCVj4ZENQh9ot/Ysqa3E1FqWD20/2swHZsf2H3a7AFH7i
I/kv55D60LspRbDZqnkSPTv5lkoonOVtyKCd8tLpe6D5fYePGWEPWAXD8jmmMPAqHpKVJ54d04zf
K7PEzpoqhmMkpGkFY9bq6bWYUDKBVNUA4QhMCJp2RBRyVeAvwScrG+J8YpDnrqvaXAlDnLBiih56
6uYbH/LCezzRKTNlwooV4CgmyFmXWSVjvkduk3GP0UnUh3Ae92Tf4PUii6U4iUBArvoI+2tWEiFY
wCyXZRB/Gz41RBMkx7r5M6qfcAgMKS9UA/piafgxqoCYdi+s9YUdzGTi4hzkFcmFLg7iJA7vNGPp
zQOBmibPY1Jb5iwstLvj8uA1YrQW//zzwwcxljPpV6bnf8jJ0/GIn0cUdb8hEP4eGQnqkSSHbOJV
3i2CAtT+Z3X2cEkrQnbn9Jew4iGRk+BqodFJee1UQaSB7hXskR6/XXAKgdwnJ1TNeLJoYH9XQXQH
cM/q5XJSSX3UfwcCfKz74MWroEOD/VFex2ANt0imZhwhNmnEHk968RSjGEuIopI5Ms3R1m93OvWe
GMBpAWfWvTvir0KaJTwpHJLTMd/uB0JNQCppvFjM9Kvo6dKMO8HxGg7uKyZdhhr0zN+xSyDh+zQM
hkuULYNl+k81KJ3/Z9jLIu/hF2W0rsGEse3cKuOLmbxEMJmfhnbGdIOc4eA0bsLNwMbQb0HDBr2r
DsChiOzd3iP6oZrUH324lXXkiRqwsBnphivZ78NXos54vf5c6HxGzN5G0EYT3OeSmrJ3tQpxqufZ
ucbNYmPYCvrkJL7fnpLA07TxZN1+Fn6fC9/t6S2GVFYOCO7Nzfwn12jJnEwKvCHF7//jjRYk/Lwt
dtQarcwpyNLVHD8f22do15y9wMxFFXS1f53VMrZ+7arzdGjDDi7tm8Vi0Gk04a9DyUwMYyZ+itnH
fnBwqt1HuWPWAABGfB9Y/hdY0SuRpNvZKf01/bweDDFcIEweqkUdroxe5Av/93Xf1UZYv/xKH8JP
D20bYbdkoalmsUVt+Y9SpmSjKLbObWf4JPAWB9w0ExjWYivyAPSRzgO/Fd3haVj/hHM2b5PZzwuW
9Aj8xvYSRZOu4o0Cm+sAllZ2aUB+KrLHKxC4xRN+ZpPbnK6oeVUGJl3U7v8bi10NIuRafpp1kKHN
N3PKD8ix8rZAJe1PO8d7u1wDgQG+uh80ozcFWxZSPwEmaB5qh89NkVCl6LGuaj19AOumk4uuVr2y
6dHt4TTw2zDx/A7lPBIVZd/PHWdx1xEcSf2kMSSYrlXaPU125ygacWwmJ3n7fMUEcM7KATxCe4ja
xsuFtTupR3KQmFHdchUtcPg2DL7HVW++KCZvK/6dHF/eYPQ1oGK9wdq8++cYa/LKhx2Lj45Y82QJ
K1I9UrdeLaaoWoRW+z9xaD6UhC+myTmnQ7cb62sHYKaT2FWNSQ3UFt0VxA/MLY0hTI6TMR9WCwZo
99GScsGI20zy2CSXGXoR5mctjjXFIXim4U+xsdAvOkxWT5ogXNt8+K+vydtJdSYm7lh9fRYzhnqX
2IGyrs2ixuIs4CuZfTsjCtCAWMFpP+TsZuhJqWjUARH6m76RBVkuWSR3be3xIhbPC+m4hvry05Tu
HsZUlZBsPz+otqTTOZ2241s1tsXHM7sRP3meIzDhmzevh58kmrCcKmuYYNMe06OygGeiU9W4n02+
Ha7zOYMf61ItUz025ftSlCDoi3fHogRoFFx3tu1ykcnGfLjeb2xl1Rg4ZWQdwuZ3RNoRHElZjA77
1zikLsT3Z3GH+iakd/s6QKbrJYW7uKKJX8Yz//+voPzOznw5dI/j8DWeXSj46Q4vcCHzWkU2pX6p
BVZkGaGFvc8fvSEWJlgRGVycQV1daM2IdgGWkBKCXyaIEJijnVRNvadhdF7FiZKblYln4IP/g8pQ
FCds2ihgkzqgTaGUA58u4lvfkc15dEZfN/1G0Km9AfVvdwUmLLBlYVWmV/s88fskzUwJn6AlC3Na
37ZQEccguc71VJv7JceIfN70Ff2m2Qp9S5z9MTEGiJUDiTk2edC9+fEK38YogsKeBbq1c6Rk0y3c
FgzKNYp+Vb+hzg6MaEAyAqpnNSzUL4FfVbK1Lqcj16pgrRZWkfJeswwRZXmaNDIBJA2pAdLDi3w+
g6g6ICseyXWAcJx4mJkavKYujhRpMoaBZaz1/L8LIQA7Jdq8bjR8VV3+tSvmLjtePiSzT58u8uxd
2Z2QEbb6tRc5Z7uRi1xcwtQI0wa8Izu96NvuUY6CF1A1RZV+fp4p/KNqKDMsUnZ5lLqotiNVXl6s
vIwIO8DOnJgy9S+JHGhGd9tD1tok1D/qZ33cEmcDuiN9DZv124QrnTdoQcdZAtP/ufJhpccsrlUO
IqggAtkv6Bafj7nqvkbE1/QX1iEhnX2i0Mjcm9Rp+yVIFzxxBokoz2czkcFQ4OR63mhCiIpuAsp/
+po4uum6+5trWhwHUmuTVbjqyyzpVjn6lvfkDgHSYJWvsREsM4gIJcvw3dJlmUhjWATkUJ+f5wo1
FBlrbsOwNF/s053LY3vb9ngDIBtA8p15UljdVD6zop3OuxPnVOOavuWKNd/tZwiKYrufxAUh+8kp
CdFTS1t6DN/LU99JY91TvR/H4R5EeePYppDYnCqzMNz1thsTg42YsMvaGC9dGUwfMEDzi1dn2c1Z
sed7B0C9NErdealu8mz+7Fp9CRYGnBhX5YVqVwCP2xvofxx0LUNB7WbbuMPkb09yoqvPEsfw+Y9I
vh+mcOy7QhI5mITvDutCR37NMSnYcNfzmLhCHLelIMIb28N8IfqhqtB/n8jLswYCCKyjgQcSg+hY
3+VJxo/BlzRMrzewH5fPJADMLWSdrEoMdM/oA2CTDF+Ri2gkXgn+Xb+v9Bd2izKBFeeUlYXYjy3v
/EKv9Py0JN/9UKIVFC9NQpgwC51Wi+dw0Z8AEwteAUUZ/MUKuh02NIenUlcTjL3NTkvoxf7vfRgP
jo9s64X7+34kAfKeM0CjiivIDLyhamzkS1LUTlw1Z6XPcFp3BbCqy6rX5keAJVl2TmkWAYH+DYpQ
BXg8FI9Pa0ECKRGMpUzWWlvKoM63VCZN/0Uak5AeDLX0IZsyF2a4BoJR3xEGfQu+nJ5Rk/jvX8Dm
odSvbsPa0OwtZ57wpMqhDpUY75b4LKjqPM5h1/HhCc8SzInOtzEKnE9Fi4B7qNqyXbSffJPpxVz9
c7QT/TxelzvvTfmFmdCk1XteglsST6H+wUFq++vpL14EUE8A6eHAr51fldg8hSRYG7nvoNLDIhNz
ePYTmZodKNtpx9JJ2IAOOeTJm/8NQE4ciFj76pr53DugI6IdfOD3V9EBlQdSgvH5vkc8SvSOaOHW
Xq6Wi1D/xrHe/54y4c9fZW4vDaf41syXlxAUjTwxJB+/FjgvNVyIX+rcDgnWjt2vlHrwuJP9EAuE
cCLLc4Xz+I02MUM5Gf0iqJ+voWdjKLHJc5NXvAuTPTDFilCGIsBWUWEzfdAvEeMl9yjQb61Rq1Zh
xAC1KvopDyQW5p34XW6IurAzeXfn/k3ngv3S0nPdoOK/4WA9TTdL+MkXJfoAjfxeYNaf684HayVf
/t+C/UxXc/MD+Xv7hxayhJngcwiit7MeUwYK66NDYYKgld9PkoFEARqekErdLBojRDewTpjD+YBT
szrkhWPNTedgGeHTRK32i8hsx/JDD/Rlt+m0UPy1pk/e/oRHBYxbYbG6RLE/mEv3bHBh+e3esU5n
DB7DNroCH9QauOUDo8gMB/V2NXsPvY8IVSSULDNFAnhZrxUgK+tOrRBYAm0h+Z9ZpXb/EKgGmDJI
JAVVS33LHKkPkbt/VFWwZwGhS/t/0AMUxmhndLfnxRNGKt4CVxvZQxSa4Fh4UmnKy1Lc2uNzmm9M
rcDhQS5TyRBJS40vP12BvyahIlK/T9K1O1thMkdyo+bquALIhZDO67h3YSIc2vZasIXLFoV/j/61
UnhPp43CZA3DEMgbHhiE/gQVX63SEv3k1GQWBIrTgeluU6ABLfsOcEGgK3nXtTg7Xr+yVVx6vM0v
iFhsq2jiMU9CKGvuY0wLd4JtLheshrHwelpRn0VGxO+XUjEcaCsKIO8fXYN3hGo2jZ1Rv+O1zMLZ
ePGSHQmG1MkxmDAHBJqQUNEnjIYTmTaXDXhmfTHnuP4OhH5D/uFbt2BeZv561zUFDEwWNrur99X2
iUwREPv/M8VHeriI9pZwxEKfS9UgHzk5zG/i620e+lDwXpBkHHxr6Wx15n3+bEJ1ABetu+LzAEsI
uFEL6pYxs6vAaaN2Zwz8SYHwqVa8C+yLZOaTqkcaTYSRtoANKfuTv7ckKqspM64Cwhs9im06Bt3B
XI/b6RFZmovjdtUUS0g58r8ssTv1vIUW/5ti5Vsx8+wgeKjXdNAXdBi0g+zkn6unHFgPoUs6e8uB
zZ5W9wy74AtKYw65zsgZd7Sk8ABd9oQmSqTceW4qJdXwH+joDl0eYuH9QPdDn1Y11MJWNfv1vkUd
QMREJqr6VdXvykiwcJj5bPNnF8VelFt4NNJFCpubUW/W/0Lm/8BLDPsRQQg4J04GZQYtoGROM8TV
EeQSkvXOnNgt2UYboGL0jzVrZptHacJ+PrWESykrEcuJtio2L1xLxssQlbcSiZ27J4F5FG5za+l9
7UHKYdfKXZGY9I42WfYPQWYayBMkqOmsLTIIwpOtO2Oj+dXZhcNVceBt5VhFHonbZvdfbvVXyjFt
/E/S6RhSUyq0i1uzzaNc7siJ6JkxNm7b2HiYrQ/2B4YTF8kADE3xe2uyllRPBDeCCNsS0EKpbZc7
VcKonYjaa+ER12UNZoPkMbzLR7WVKvc/U14lFDWBp9AQOrqPYytoPhpSOIGFSFPPhNxrnGtqsNlb
noWZJRovZmg9+3OvkG8gu8t1WXG/1K9H91EFOVrryKlClGrwlh9+S27exbDFbFRkrwVN64S2oyzL
dhB3lbDG1FuCXblWFywsJCPZG5yiMMh1bxrf5NfmaeaWOpgeqXZyPMcor5FEnVsrbP3lAmGCBhqD
+HWpl9lQ9SAx5ppHp5raqQndlJZYH18WvMMWHb5afYpm3A0ZxdPMTMH8pucyw8pIqVwGEjMeiXWL
rjFBvZ8k68f5t3NUjBHPVNQGvHv5B3gqGwEK2GD6PaYQ+dqsc1E+be2aTNoj4IltAhKfA01TT1I7
kRChIPcLFgAWJXjK9OjZR/t4Ul+zs7MUqeneGZkcOsf9PoUmvBC4VE+Vb+nPBus+M9n0EReP28Zb
yxHZ2R049tDC53tnCi2tvNBtewJAl3nbYpvRb0YYfrw6ZUDo+TcCU6dgVQE4LoQU7J7H4gJ8/ZYY
0xK4hwuWgXtNo9qTH4gHs9lcOHua1r+Xwr1B19d5EzNDEv00bVIXwvjepFiZkobxQV6pwG0Aot+e
Z+/d0dT6k38Nne6fZRF7vT81aOxoiKj6PQpiE9GR2+QSiVhu7zLSp8DX5TDV8PofyTEB0lOF64cG
VLGJjFIKcHON56VwUv0YU1HPKdGJknsvwYb576O7IZJbXIGvFUOchnBdC86RAm+KGF6R/kwS0NfE
2QP7MLvkT+G3QPHO0UAl87w0X8HYvo9QpkJOkHeTi88DpmXKUjwWiaGANxxK+YOpJQ8UjGq29mEP
7L0iB2DTEvghA9kogBMXW0+zdpEScpvQKvKV1orTlc3MTAxkimpL67h/JPry512Q3eB4fqScDu0/
4VeDAB4SHenDOGsFpdoZSuaArfuWzJhY7I8eSMQYfhX6xUY/2LsNi4jfFZHdVaXUMxQH+HAK08wb
fy6vq4Wx1RXav3E68PMzCaXyGRi9kZDEWMO/Nu8fMdZULvjss3NwFX2gc4JcvtKFeX5WiT1A587z
U5iZi9KxABgqn2p7loHG37F2NSSDZf2wl3leAbiC3XnsH9HyzkCGc9wfKi3lO2MkM7802CWBL4Di
DWnr1C+pmY3G6Wl2Wjf/Kgsx6njrYVxEjcSJJtd088KETrAn4sVh58fS/tuZ4Z+UNbbfy/tDFXJ0
KjWxih0sSDGVLy5cm1P5EE7jl+nY72IgbjXCksAnQOBAO7rTGZXsCqjgYDA16MFCrPCV3XN2gcbh
8zgyw6fX8ce0YA4FRYZB1toejXpl4MBkYqZi1Ih6TMbO9sNXmaWbYV4w9DrX36MUIxjl3YxvhVh6
LeYBuWEtfaohJBmqBYgjOv/1adYLDY5jo9nwOdx+3lvTNA8G5QlyhtN+ir4GkKn3wnIsVXaFNTGG
0FxL8o8hw67TnaPoSkQhFfJfGhjtOra+jVTaTprT7goNe/W7B8kpbe09Rdrf+7IH48j5UkWtwPQk
HE0jgcv1coUN5drJ58nOltCY7O5S7XuccxMvUSpETa15f50bch6TQvvL/TkkSXPl+yjP7+nVZl94
mKX70qiyupcpy71U3ySlsSlh01dxXhcBhsVF6n+flJwQqmaRrbAsPINGvwYCRKu9vDHtmGJzz9CG
VeDpVJgdxfzRjeHyVKEOunJfRHnBL4faFVbUvbBEVWOdsIfvIMI3T/JDIxzycoM8TVdLf+nL8LOJ
6j4iH3nkZNr7d/Tc4hI5QsbXUV1OOZGJfYNH5va+WfmGpthbny5z6KTFC80mGQrT1NAMnOeJ0E6W
sLQpJ0FbK1S++50WEduOkkFlo2MzIE9K2XffaYBgvzXicJv1Jh84koCFx5n9jajatzNms6BHPNPg
Ju7S9JeGaYxE0lwqMNbyE7TPSQpbUxaocQXeNbJNxLpW0i0ZYsosSsgMJWhNVqc5CwnNpn/w+DID
13qK7fK2fSqecxb7EY8k6I1WX5x2zsmadDg+2sPXu4FHLOrtTlVr9FXIY2u4iYNtt4bbKx5qi8gE
Jj3N9iw4b+kTMFsCnQ9mOIRL5V+RgsBDeYcbQvCV+VYd6U1qwZDOY1Skx47t5zAlRXfpiDdM83Op
L+UDvWerwlgPXSbJ7Pm1uFcs4QvLFPVeENQ2AHGzsfnMioT/GIZk2yBT/pbf1dph0bbcWapTEepJ
SkEJiikqbwDVVHAmVxVbj2C/L0wxog0AAd1hOiIOZFHkvDl3y7ZGnPZvyBTWLgBFcwywXcUd2k1N
CA6h75eHUlbFgFG1hmpjlFpYXVEzASGJvCZDMRRfoX7umagktXETyayYQ77uv6YPRDxsyvkHLY1a
jc8CPVEsho+Gp821I86kXF+zJobrvu3OQOb8qovTQVAY3nc5bYd90JujwdpzAJSdkJrpVYNMRpQT
eqLotQQcdHrFZRKq5Rr3cHpWcXKB5QGo2QjzeeDjdQfDGuRKNW2/v+Ijju9TrfZjeysDqn4SGni4
R7AwT+t5KCfUEtfCiJTXa+j0UP5kvWpmno6xwLZ4QRniD7thmRsCYlGLpSAG5+qTIbMXMrdZ+/by
GUEtYfUJ67KqbLwvzcASXqP2Cgk0oYPPybPNPI6r6ZXH0WQmkIKHpOEmgrkVnOqnQ8PqEEMRPuIJ
TU+78huy8Bu44+6xQhxCVF8jwLTpeoaozLjRg5KBhMFZ/RYnKiC7xxivfMqjPpWPZuwQSOZ1GG/1
VHKecaWECb4E6pOuYgK1Y5l4OUyuZThRo3s/4mcLQrLKG+9vFy0D7n+TcEJNCOUjR7oe06si1oi5
xUeWi6ecO1FCJ0W1R7zNd0+khhnYSjm+DXNUzKPfhOay2kR+HlztfRMzpxogRiiNTPAfaQ920tbD
KFCC5G/x6XWhFh0mVBOYr14/BXBjYHfH6o/6GzUnlAXnkmN/7VFVHOE9Xcub4z2x7rwQYm/s/ZPJ
J/1JiMlnYt1oHGRAF3lO8GtxUWu0PLu84ULJ7UJurcYe8yQj+MVZdJ6QOndO8T14tRZwJWj8vsfB
mwwzFrMtLgBM6xCHseRcNOUnVvmrCwR1ty7tWB9AosZ6trsiWxNPWde6IUHQ2ES5oMS+4grMOWXE
XUfEohxWM+dZWmRjndiq1dNECcG4/ITnShs6gFWqE3yLX/nP0fX29Wt1c4bfZlJfOE25Wc/9xb/N
KLZhAKRt4k43k9LOqekQbtPLSqB8gFfWd+SkaZKSE9bl7H8a/G8ggzIYlU8drDanLUMMitjd3sTG
N/qPqvn0UoF2g8NQOKx4B5G283Wm/09Je2Ky+Pf9Wg4YQ8BYEQGzksxXh7vug0lywnuhCVk8cAdC
3W4I+T+aMpVS87DBEYZPVgFc321XjFcFQKvPlEGbln8F+r1lPRRwaEB4/+9bbuXYrXYeKgFjQOeJ
FpLgzkIbvK08SpJSw3oVi/Ls++uRQCmgaaROJM2rdlRLKRRXdU/KSD0VqAZrTvhS/PI1uZVtPby1
7+wCcxEfHcgKQ+SP9Nndrub4iqexdAWtbV0WW7FRMUpvcjDApk1rCJ1pP/vUjON2N4SR6SQUJreC
3mcvF8IkJ70mIIWEjsTk+Sg8NG+HbC/pC5qQ6E7otQ062vIxCdX+vXVsDu148q274zS254Ii5yLW
OzTohlcJZe05ajd7DhOSze0gMc9v4prxBKY/GCXxwGKmR2UqAzBanDg3KmJkfA3Ch758/rvOL8fD
hv/fPjBfeEyakP4F3qm+jt8zThu6opqfNZWWbQv+ENYkHyiaPvnvjpgIJ+Yxd2jFhVLBMu2pczP4
FkNJOv+QZ8QAlgs7E5PazwySbSM53YlYFxYnivfnYdNhKAtNhmxZ6TUrMTdKXC4W5nVXo0m3FziX
+CrSaokS0XnUqGv8iIhZ3wyNXMsKFYhXFA1UurR1YACyjxpjnETVQgmiA6pjxhcT0yY7y9EaI2AK
K05295jP0xsogmRkI0jHLYwKEbCZIRj5tGEvYUYAS0CpZPo0EO80fI84JdUT4WnX01zP+QBRq9rD
CHC9PHuF4SkooQcBfVRHMQi91u1hi1Ks+6ejHfbUWFW+1gjLK6FRLioHbJu4JenFqgMEf8Hxrkx3
NLS04oW35yc9x5GAMOY5ASyl/2Yg4r8UJ1JTYuX2ZThScLEZp/SMaT0i9PnfwE58mKhiye8gvv5p
FclUNvYW5w2i1n+vTVP0+H0zjdD7KmlXvUIQALznU5n5CO3KPBpBMckjNyy03S35MHaRTBO4Am55
bgDatachDzK13a/CeNOaFdu1TKH9ulmPRkRkAIjpAggCBMtU++OhrBg3GT7C6QVjMJu6Nek2xGsN
h1xPIU/XQHPMDCsEpEbAMjKR3mILMgGHjy6gyWgOUV/08p+Mvhkvh+35L1ifsWGvdyK3PtYgrytA
xA3xJ0+JvzsjIVFtPMOPkAu+T6O4ZxiEh3zvyIfDy0fKHrNZN1vEHKZrsv7GYzWe9m7Hu1rtgZK+
NiE+wgbEAXHJoprIBBy6IJ6k8wWNZ1baXdN20vn67oHSPq+7vTyUKooVdvNXE9qCsecQHs03DFkc
HT/oAKRJJe3wkLmg8xLDg/ScThZ1+upM4/dHCb6Mzxcl0pOTjNGEca+O966NO3jeGot+s/P/sM+k
uxbI2uaP/sRQZhX1ywRLCH6f8fy3MYp8hjyybFTfP0hOx15CiTZgiX4oJ3ZzFje2/KZCWbCvDdra
SF/ItmxPJH4RALo4xm4NzPTGUgQKfzmaHMwPVq38GpENVYDFYn8vYwUdSWNjOwGi2S7fC+BLZ9Rq
kgdxwDrDLEqf4JLgxFifhnOBreOfIcgs0zaxObgvKxDyiOQRy/82YnNuMIlvjJN1SKUkdCTpPzSy
hNIU72m5xDaxJ3rRfD9w3m2MbkH3SwEHBfcpI8bstAxtXWdrzp4gnGXfDxhjLIkVLe7J7fMdY1uc
oUJenAL4oe+0QW6yMLoNY1iyCyjsWm3KieIBkLhctgItC9nvt9xPblp38G5Zyfm6iQ0W9LwdUgbW
1RdNy4TkkzakzSw/QYt8uygfIyCDZpzYgpdi3f4VwawsiMThOMMgmVSsMDsVf6RG8GVtr3Ty9MVs
dgmhg+uBPh8SykIn9eTPQ4SU1NpQRacZ5KjbEKdulwdWeMA731FOBapkta9cbl90lQGn+zjMNkGy
j7yV/PuuHqTTQcSbUwtvrV8LKIKUUmRWwrM1jBpxENQS0grlhtoo59KTeezXY/IeMswyW01T0Sih
s+zTCfabtX1Zh6L+9Xy/QWP93qi7tU1ASA0L8s8P3wt9DUaJ9Kbs+8FMYq1zBTh5EbY+BtwGHsI8
4aT7Jkd9afe4uRlKM2r6fRzH2VFDmeuZEVFjGa3WR6CO+HUfG00XgXigUKy6FSE4dzuowBet0Wp4
j1ScKaNNA88rFRk/sK/Wnd0XHE3mmElG8+xgihGC9otdoLm5hbsonN5qs8Q9uvsfZCoKunrPlZMW
dOriseCITVfpcCmC7fc6LbhitlbE8KcOGV6giNUukqH8I6jYw7l1n52wD6V+wmGmshzFbqw2c63i
naDrzuui+6iylcSTcB4054IQhPbR1jcAaT7ckUBt/pjydf/jiQKOkTRMvz0o5bfdoQryGILinTnd
u//ukswvRmskB96vYYf8/5ZStzqvIPWsh79M7CFNZNXTj1OGUvqmmy3uzgk3u1pqo7nPWIccwx+4
WbxqDr9LzKtE40W5GDx5su6kWhJNtEVnHdcy+uS6b2gSBuw3WxmqWnEUywBgnzAXrS5OTS6SROF9
HhdtCf17qdIBucAvmNzxhCkIyHjTOob+6cntRZhfgopR3RgYPqgkuQwTOWl99PU+ssd6h9MaxeaT
j1ZoY6TzLquOqZLKeI0utQroVDmUzK4G7+BIWVBp9yVGtgTcp3OvNHuAewBgZ3d7YMwQRsQNJLq5
5HngHULpg2wsBEvPHInAgXBVUTCAZQ83nPjtE4R75J3m+gv2KlKbfnWakt8/peDpfxJhmXb7aLZs
o414SgMxXZQUEfT8cg2wrfri/ThzWfPBnpQor6RnZEfZdCf6QDh5waN3lRXfwCAFpQfrQj3TNQXi
tz5MExAgX/xz7tlE50p8hX/CaQ7su2Ucc954MB0fDgLpsaNGF1PIGGq5bS75TLoZUx9CDLzoDJ9u
hcGh8UEcfQcDjMRMOxVjTGi5m+B9b2Xvau6xe/cJ4SKgGL0eDfPiPSm/cbQ373zIqBHKn1awrY9U
CHRA9gvurVqWoyiIxD+/GVn1bNU/fX7TjEKnhAQ0xnFoySmqtFchBAYtj87QoHwy1PVhAQP8QiQ8
BmMEUsAUFCeRvDzkR3ZmdYGYGd+HBW+Do9g7acWfdyXfsvW/64LzG/eqagFBEdhFZKdQ24J/PUr6
bnGuzQiNwdDQegoPXt4CS6Dbrtp7PsfGwTXE6Z4gtNEqsAb0Tk20d693rJw/YQRgMOARkpCnD1x6
2c/LUz1FZMdIHuOpfBxD4U9YJMN15E3wsoDOf7/BwBkiagvL+8emiZTuo9LXNoEWgG3Tl9zHLOco
nXKe6+CO9cvoAgIm3MUjBpmqGRXlyI4ehpGG6LkAiW3zt7ll3bl+ZH1e4svnosePf3onnesk7F7T
jbBShrOJ9mI2Fe9qavg8PoZFTgSsNm5V6A2tThVEDxY9/jhJCBL4dM/jn3KTRGOz5R7oT4zHIQLF
qPoL+3/+g/EnlXGUk5q0vU2uGS2qT/SJT+Xn+m8V9OptXmSv3o/aUcBybq7/sracROd6UjaNbwRm
TP5ldowZttz2z13VU2YWaiw+WM7sgaR3oAj9sDpIuPdhd8t9qLd+sGtASydilcus6dxt2/d65gTP
9/P+W3ovQyBUn1ThFtg5pvfpBX2QikN+Y626JcVNPA2ixxilXEZ6NOZAODMPk0sgWGr535WEd1dU
7mvWzCUk/JHzrOr6+UqDqKlZVtrOTV5m+ZS2CurioIPVrtEtpf0ImKHIzRr/pyU/pIDofX7wGAf7
jlFtYIHl7zlJxl9lhAHc1rykLF8SwqHxmjxUV/VzrALw4AMzExuXAx+Wn5+u/McDyBbt27P/ZM/r
4sg+z25G4Epz5gQDMbI7mAkhpdctvdSIP16de3JjZbaMJfyNX1SQ9q/txO38q62/hW/LNib2Jg2t
R6UiDU1+GHRET9G+hl5ra8/q0A6M5zh+x1giL7LLvevmuK4MBgoB5CGqbK1ft0y7dYkWlLR/S5Bh
LcOpoWUurufmKf4hpGjM4sPD+DOEs5y0rZMVqqWuDifEHe4pm3x0SmoSkRgqqJjR+CCATIhStf9c
n4LQobd+xOVDdyDNfPn+6yNrOiQBCHb6Rs5TWHCvhXZKffrH5zCOcd4hP3qmr1S+aEHixPq7rATc
6dqps6Cl43YJFPgRe7Gi0C69JmbdlSmo8Uy+0LcOzmMvMXjmE+xfM9B1aYDC14sAt+TbNp+5pPXd
KVrghJEnV9yXL2LDRqDgnO+xx9zBZNIMQjvm5pfCfU3oKPjOAjfgGl5ueYE4x8Fl6yL5s24Oyp/M
Cp1gJP66cy3SgXFSkYSTHcw1IwIGxXhI02zUYsFTuOYClsfFQ+jR3oru9nXpx5CieX6N62FOV6xc
ef2BBsXvqixFhqBCwCD4bVcLSOJkzf0NK681DWq0Cku+4zkQSWBF/S92zcgSyxRTn7hFK8+iEVOb
kE76EeDztYtsBRoY6x2eIVzj2Rkp+977LxIEtVOqqyAJMcoGZ055mu+Gj9kPtEftwUu9BjeQzHAE
8Jmmn3dH/7HVJN+PeSQ/+957hYaCHVFfjyioVrj+xjgWV7RDNjvJy+J6htrIOkOHhAFAcOpFO8kN
4QDyrnkc0mbJIS/4v11FppN+X9Jw1rKYghs5wCd5QuUa2mhbRhKwO19h0bZiolNwbe3mMNibLgOJ
XazqgaQ6BURBzoxNLP9uDkOTExGXny4H4da2pzxgw3xhnowPCMiUJM7HonQrtqDk6OgTZhhw1ImI
hHTLOZ2gf4blWknWmZNz+pkcjyXj3GBzYrpZLp0CsalknO3wbeQTEX9Un9uswPwafsZ5nAT3sXsi
tibKLDhiZC/BNvNxEaS1NQ+0cZVw2KBScfbyd5gWHEdFqIXw8t+YENow45nRxveiJjCvDWL9zct9
/RSfkkZxnQ4/EU+zRtmnBosu2c6IZw4npYlc9YetmrAnQt/Yj/2O2ZqyFe5TKP1oDJoR9UIz7ADQ
i/MT5s/jd3334Hujwf3rBjZ0t36XSp8tSMl/mpzo5M3DvF3UfwLP4UvcfkGkBJDYY9IHVufURjHU
1B/kNJeNdv0NtEYRZILU2E071MScaylOd6ko167UuGBtoFR8NHNWPvusvsCKbu3yYQVsyxcLtRjy
UZ7l7+LvC8lRltPmimhsClG8a3OSxvyoB6PULEWhsU/JjS8smGdCfxPJvkZYMu7mPPUJbKQ0tle0
0K3I87GBx6iXALYAJnqdI2FKg0RpCjRrkubv1jlOPXsWOdECGl+50/GNPkH2eng3HbIAU4ZAPd/u
7z44MeSrkRP34FHngssygasaj7kJ5pYs0DyOUYo+cBJVtRIdW4LOS+kmZHUb5zFsIZBu1h+rj8qi
Kop2QohmQX0759saRk/vas4ZlTfuBdmfExJ4nOSyR7J7h6aEtt77KlquRO6Tm0eqp2QTVGnFPqxC
5BMh7pknugq9kspvjnmUTkD2EITWalpbkN/LN5a4QFGbgi1zQbiMxoD3N/cg8D/exujODzHLpouy
86ZswfN5ubrddKKcdrp2HwXrUDnL2l2+o1gZSSqM31G/h/YBz4CgfbC7Xqh1ZXTJLQdWrqZAmuDO
MTQKTOeDZ7zzVT6guKaqaDuAVqfg7+scdaoxS58kw8GZH6RKZVz0AHezUnGn5cMqL1GQ7SSa2p+9
WMXwf8XlkWavu1g6Ponf6MwsapVrxKUPSKHhHF5tw4N3FKnUmvDgufbtzWtW/g/9/+w8K8sARBCd
hi6LTlzGhKsk4voy9kJuBVJERFZ+oA/6YEo0vUeyIcYT//QCa/npuO8enQOFKmOiSRFXiY7h/lfZ
czqGXcyrb3gzYUA7tl3ttEpUbw71w4KWq0aoFzgHeJqd5B62bMLNIMoBlp6YePEras/v+vU+RWjF
HZsqS9FStB/nux3zMDe2okrMiYHk66+Iz2Dxp4pyJrAy9TckLIunmCS0FBrXmMWXiwlX7hqOhhb6
lrOMv887H2I0dDqD1cXENHvSnj6YKiCcY1Z1c4/pD/hDmjammBjtTZ1pqa6HD9y8rvesmzFxPqST
rpZ3rFYcKifU25l0ZUW5CzZpRkk3sUrb2hdj5cEP8Ul6eEouMI4sxSO1/5pLuYpUFToFg1bZRWYO
rvre6T29oIRcaLUCWxIw9oBmEQwqhrZSLE2eMp/hqekVFXNgjy1FxWlU6joxi4sSuty5B6GfeEZU
uLz6j8Tcz6qLm2PUZJnj0ZQWptcimZR+GNVXAnIk2OnGJo59573oQb4eS0TyLxlSIFznY9+iLfx+
IHNoNDo8OpKoz9x4FI3KNfMv3xy+el5lIoZgBxc5iruF1nJWJ1XCVWX78xydfo92wsv18p3cvEGy
g5oq96uOtIxTSXrFHUM/DOfeIsdAJ5/w9Vv/USMduXz5zwgfUDXltBdUzSz+uBMn9fpE5t33MO75
zB1Paz8BVK8eIJrbDwX0cg4dT3SjfGxSt+BOKopDcQbFdxajCmVbWD+UBZH8EM6ciZy9aZHMinJG
OH8vfzbhTlQHyM6/jS4iR8H4L5aHjtI6/S7d+XPgKuw5FJDVsPREonrWxFgHDIMVv1ZsoAIGMs0f
TQZTDIzy4UrxYx9hJHXFcwFAUVprrpzDZPPN2QIfdf1gOic7RdCSwdAqBI8zVN7rmh/xmRzWZxEj
CDqsQSo8yVlT5XK7cSIIK3uWLOi9HCCqswirx9Iz1AGKhuvbpk7Wo979el0NhXXMrHz2eFHfDpZZ
OsYH5dN8vK2Z/aaSDEdIrvKeSuEOVmdvdxTBadsbevT/u4HhJZhHnJBsdO/E9xJpS8WC6P79yjjY
bR39to0Km+2fZcIY3MfNCc9nspk+3Hg60ZRhukCZHnoLU/D85vRCc347ok42ggtS/0DG48218v1k
Vvi917b9+NPXVnkNCEw/aONTrTaZooh1H8QLgLIj2wRX6nZwen3wDlSY+wJkIMQke/3iBQ4sEd2M
LyKGy/J5XBao7TBrpnquj6CmaNKvG9ExmoTnXQDv3xGzaH9bOrzjMTP1/ary2n9fqghwuXaVW0J+
5mj7tJ4T2LdOio7f0bzMRswRsFMnbDmIMMv9wqAXg5Ys5rywspKh3+lONIS6Ey5wPHW+ErNC2kTE
RxsgRkJvxoDT4lTf/G3DEYoQLJQ1V58S42+29SMjudCr22vt4cBfqOAsHBHCLspHLjTV+xwdE6WW
jnulsejy85CjgK+wTT6/t8x91dxQ4kJSBEoJNFWGxwTiftp9ZNuGG9gzNNYpmk4RrQjWwjySUehR
zDHrIgBsqd3X4kdWJHJlA5++cFpcUWkJJjb0Wx7XXmdP8WskN4dLcCHQIBDnkiyu+BHPYqWYdc5n
YxRNkJaQwHXNkXTkZRoFGcGp+h59ty8P7k31cEbS9rPLAX4mozsv5MguoKxLHRDGRZzvEf+8l5Ba
21rqeqSlxgPj9Vw6V1iryh7nsApzO55X2w2R+ivVWo3Gx+ne6CFDNNXQ7jVKmH8BiZ8vaWHcYN5O
sjy3vf2IW+bOiytISM09owQsKiftgW+MlS9ZEDh0v+LPT9JeSU5L/sVvvbU++cOL1gA8iuOmduQY
WPsPUXGXjVqjhL3fUYxp6ejuzFBKIPXq9RydqfYOn+9pTwUd4pxsi+JfPWuIeVuFkY5MYUVmuXmV
G/Besp/KGu0rkehWSYvYH12nFf9nkQlC0P4LgrNUZz6+j7Z8hY1Z5liuLTRo+0XCl/4DVswCKkXd
DR5/2Dzk3qSgHBRncphd/qDTy5qGyGP0dbLcYYGhjGAsuBoTyayIp2jkgg0oyBX4VZHZCBQIFjLL
WjmY2EylzyswUe8k/3RWLloegURVJKYdllFtjIGS+ZnUY3UwdIrlOGsGwlg5Q626eg7YvZYeoy0a
fKp7OGh7tUbqezS/D5uiWlq7sBfK+EPWfnKSb8JlCZR63kon8apdvaQnFRofNRIO40hsfFrkCKWy
+2mb2c+wm8RV3e3k4xjQol6YxSPFoLIfM8/0MxlI1ofWK94m6Hh4i7VM9F/KqCO/stIjTUU+8wEk
WY5JV2/FB85g4zFTS97bo3Lo1RGC0E0/3Y7i9oWvbHfCR8wVcO+6rhZiAnCOKM54gOZTtMWqS1vJ
iKVLxHtxa8jMowX+aN+6iHrk4ia5ek5lUeK5CejLZ98Dhi2Gfzk+q2/n1YK1ykUOeg6K6ftyuUcZ
WmywnhBxDWU+9s65tnH9G0yg5EEHn2t5pAeh5a83kdfarX5/dO8GG7/MiCNl9rigz9QcWpo9wZ74
sS+8oP0CliMMg3KQhMQ5c5Fuoqxln1KHG3cBYz91AveM3456FoEIYAOMq8UCQ7/RKrYE+O0LfKbK
tqVjrMJtcNumNq/0GVSDXucj2qpzqrNqueP/NyE105Fr+XsGNXz4B6ZlblL3wX4B8NuJBCRlK8cR
AAkg5PjpZ2w/eNVRIIVLPSF/+VeXKUoxXf2pm4jpax5CrQwOpplkK2AsauysmjAODTJkcrljwmuM
kSZPdX9NpRQ4fCwEC0XkVmtWK2ZlCNn7RlAGklAD1/teOcoY43/qp/jySjAf3a9DHQjRi3Ddn/4q
tJh7xVvs1EexBltn14xurK76jiWxbGlIxHKZ5yRYQecJDJ4Y95rvFySShEqJY8m8g37Y68BpMbuX
MnfibWdnpldORMuxsCUb+5yKYfGXHKhYEJ97Km7qAbDKIFEkYKHAm4Q3h5JdSSmBffrloZbzXbMH
4zGaD2wr7D+XgfuPArroJ/rTmeiIfiOjjR8YZTPD9WY6cokGG91Ogz4HDZldlFOrBPeTugzjDksB
/hu0ZE+jCsv6hUHoPzb3Ath7TVdmtXrBDiqt9oOJNytFC3TeeX7NsxtoBXxWRqDLwkE3o0/8ESos
9qt84JPWwMAKxKL8ons3v4K/71M2rH+ty+fVfxLDMNKr+RdTGtodnMpust2T3xizPLuseUQCo//Z
RLNXCFX0ujAIaF3Lw0z0ceUayM+kvB3+1hAFCa48lGG2qOZa8ajgXcHCN9I84st+hwz/jxX0tqAS
yY9uFFUubfHqPouGuEN6Q6HIAZ4DQe7aF17eh4oJVYs/75mCf+q3rvQaQ3NRK4u87awo6i+1TrOu
b4fyKBeOl5Qbt+PI0V384ub2RT37Dqzj5STDYTVAoChkMajl+ZwzNSfcpZN/ij/VpTXsByIfdZrw
JpR0EjFokaAnzzA4HB2RcC/kqyZTU5JuDn3Xv7FgL/U78pBnwBrjF2sN7h3LmWoVV9UEwLSPMaM4
K946JvKy6p4tZ5B+kEFnayB4twdmymkvYdTK6n1vi16dInL9cYrxq/rzxjlZb2aG7LYrjMkSWz76
Y2ftBGClXLUurQxUg8C8FMcbLuxFnKlTsR1KnE6D7hzHtBPn5Yc5UYVRLQblp+cE8SoE8CXeD3oy
8A8XdjZj0GBYDf/CDIu9CodP3QKIarINM9to0nREQbCKvndokF4GqBhzvgL4W9xRcnIqVAHohAmr
z10hrg453tUhDXhXRT5jjCtwvDtJchWSObl3ZwCZONLZvKG195+/t+zwumuT6rkzQRvIEIed6yar
gZQ/UpfEdgqz+o58l/IzCB1sJXkozTr+3tSZGk3ZYyt4CCyB7kSquWHtblSTKM7JgJ+1Xp3QxjuV
pGBM4m8uXSIevCA7Hqy2x742ceK0oyPuHuiDwhWn8NAMlo7WtY6uvrQRUnk3c/84TeX+6345c98+
PXmzSvRlx1GnXcY2yMLaA7xTK53h9eMmlz7sctYevkbaPaspMNq9/KiLJD3+0LwTk+CYL0NAjba3
ubvj+lp8RtXCWUaf/X3J/mhbS6QdQZxNGDB7IRfjw3JHYu8EIgHaGQ82RjdxGfZgRgEzcjX2axZD
XBN4g3Z2T9KjNadF48hsr5AXymvp/V122Usr7VbIRVE+W68UPH90mO4r0G/KKJbQfGj8K6O1Y4eY
I60DPsZsoJWVHDDYlcjaEw8/Gyh7tQYBnQb8vqBsRGd+t0JgyjCvUdjPj6evuUSLp0xPHpU3J8I4
uBsxnTu0iMCKUv8uBEzlFI87MIVY41v6pizBdKfdck+AmsPtu0RwOsIXas8axsTBF0cKvrTURiVX
BmiCPKk6YVnJ0uXTULHTPWicxmMo43XY/E6a7fuu5FWi0aDyRmKpY94ws0N1DpOVKzkGbXnfkctH
nKI3Sdb1gDNp+ngkBWOfh39OG/RgwThc8ueMpSHpWGfxUBas54wKoiqLX5uddFvH1oHVaY6JYdqW
LRTkyLLJxTLD8fM6pFv3XbtrnGvM2R2UWZMBc/ThzqwJFlpfeu9Dn65yH2fi+u9eDewgqSfk/bav
Mw/mTT/r5/arn7gnwi6dP1TT33Lk66zqGtwl07LN9WGgP3BzJHJsbmRfChWMeumlHyKYqmmFXs13
HnHGAp+SpJH2J1A+G0aKZ71XA4HjivmYAyZ5dp2PzgR1nvXvfHmaKW8/vuKAk69Okq9alAfCD5S0
QOI12R/Ccw0l6GZA3LakvlZGNCVpnA2O6Lq053tiWMSNDg2UUm2pSM4jt3ImQxhPQDGSDJKEhr1W
uPA2IGn7cnUQq/hw18ETFBhkvqcCiW8gIxLyDn9VcogVBuCFdJ8wpHyggP645wJtznHSSGHv0Dlb
jZthDfKhELaSIXANiWwng1UN0ozcaQX/AXJinRwgu9Vk0ZUpQ7xOYzVuchVY0JPqJjnlLmd31Itt
gkerba55fHJDn0BBCfn77Wc3ZBI/Tqeu3djz+Vq1i1HwMEoArlQx1Kjv/w7FGDSxwPPg/OD4kWxP
gTfoUpiNLuUrNqh42JCi5TNElOpaRBgmPUkkaleUtCi+LtHtIEjBOxyPzoiUJnTUiFA6RXeNIgFc
U1pgozrqVtcWzVQkfLS6YusiRCpVeTfnc4czIv2WSGBWSsFlrIRdFMW3/PzF9SXRK6csJQz3HrVj
dAR6pNNLf5tqvoMHvuTq9d1tuSJTzMOV6JX+W4rIIqQv8wjZXyKVoKw7jLcYMbWk1lEc8b28pwoY
0YsOsy3f9GPmvAjwvKAsBgpJ6bfCn+nzRLQlOrVvaGJDgUk4YCFZpHlOpErpCTTaWvjS8FfqYK+r
uEUSPSaIrQ59SfDCa0UOgTr6u+d1HO/VnEn8V/+U5mLBXrs6rr+7/ea6MAFW8jYd8A26O+wUYXwT
mS3j7nGr7BTpGvgrJCA9p2Fjx88IjirVokB7Xjk+95mOYuc6CzXiRvhkxOHnHfNtnLsQ9qjD1KcX
pGXZJJwtvVT9uDWSSV7LbxC7DBX4nOmoqQGZoKalb93xqhPLVIg5qTwe+nGwyNKn2EOvwkdEXBxz
v/4bXf8l3x9umTGKhtjyUNNOyfslvPXqUsmr/mBAFqGQnU0iF7n7GTKCZkMUmhMHuTGpTB2xFq9y
dm3lm+SJsD2dx/GAiPoAyeYS4PXlB2QbEUQx3cAeEGCR3wZD4Cpit7N1GdyZ/ycD5o0rddOyGt+9
uHuTSBssJTPf8jCjC2MlwitL18foOkQaTJ7kStl4ZHn30K1pIyMY33YzRB25uqSPzSIj2/OtIoo3
w17kQRQmF4EQ+RQYmg2M5sONvAaEgVis+uDQvkWXS+spKmLTdv5JWa7T4ICUlpom15Q8DjNDfmEf
tZAhh96yK+EE/4AKqHF/jFNWJJ7PVI72idxOZhDXfl0hREeBFjeS29PtBI7KSI02KD9iTDLZzfcy
lwJskCCK4oqvwp+2IQqGO2WQSzME5qDPuuYQP+cBAPaUi1YQ/eB4ZQY0+wEWfg1rQ+bYQNsBtnM1
8s38gFKNoYiy7iKB5a/Qp4Q7OZ+X2HeKGJodWOPuSjHTWFApM1GH1/U+Y7MjSv0KqXIwaR481cr0
lcGomSc4zMjcdMghPIDy+EdYKonAhFxEU91BXg5EzydAGH0k3UF83ZqCtbHaGLETMvQxCW2tCkI+
fBmAfdr3RA82IRhMuYXduRBoQqwg9jufhBqIredgZ70zDuyKSgsJuPNQUyLwegBmneUEPBRPkMJe
7xGXhgzI7PyIKGS/Omtk7AenUHIFFZDLKwCo+lg81pAckdKHB9xcAlfoWJ0eEFs4B3LCxCMmdpUD
KkQS3ej7tTlpmTWJ0r3J4WGkgg1QOo6bNt4dOpt7/YP5pz+YHx+L3CdAnTA20peQrkV0aC/2wqa1
vpV4fcTlsZGuuS+xYUP6CmbjMbo/TtPvjsNmsgWvLCKaXr/mV1W3H9dxnusFpQkWIz5Zyj8fwdYd
RmjLZHs/25osRTfDFGpqMDUKayLoJX1k6t1NqCrygnbhSdusqHW45GuSCjt+UnJMO5Bx9gKGQA6d
BhLpLvrnVeiitfXYEBC7lS85PfRq8mOpF40GMNCEmAOSC7RlI77FuAGleStAQwbX1YVmpvE3U9xz
BwWV5I+YAs9ts+emb3VDivQxs16R6cac9HGSDhGYbcXc7e8VDYIiNRAY4iwWIm4CI/LFslpBONIB
0jpCIW5XSfdQJRfSa+oQfRNI9sXtn8xwsl8KCW0SPZLsk1HYjysO3pN5dj2sp3JeJthSxdluHiMz
p62x3hh2S2YdjPGwAczBhFsUYTBTpyznNAi/oGbSN7CrNrQ2P6IfzImn/sL8HyfRLvAvyd92kMmc
LKEehictMb2RT+BakU1nTcvcwIXsU1EkU+oR9OgJIJtHCz5r7HwPJUj7dhCk61xHCnc+pvNdPUPp
5f1QcT0yGVz3Ed7eqz6+lznAWAgEALT6pTidaWsspuXZOT7NyTkok73VtMNSRa/ISxf10xd7g21s
f4Lb2TSzaZCtUmDuNr4/LJnPXfh5qLbsqxkvVINJQBWZmQl1L/5COjZKnHvNlIs/ruLnu4T9ytR1
Lrsv5FfgaPuuroy993SAW+iXDTb4OXwCo+Vivn78v6NW018UKAMkxGp2SzYgSUe38sNpgPdpPR1B
69DzUqnCgBQE97iqz7Egh6YVrBMNZ3xBetUmzLzBxMynchq3mpArEx3hj7vUtj0cIj9dicD6eagY
jnyAUbBCVqsn+mD/bMiN179/hcaEnlSt3Owljb9g+ZVROPQMgIAfjqOrSK7GVlV5lNItsx59+qZ8
J03q9+mJ6vHWk9UvyW5pgFMeFtu/zxFp7OfaQBf0faQ9e9F0BOWrBlA1jL7dipV/XCT+p84WG6s7
fbzn/txJPYHgWhPNoTFVVZWjv2ldVgwxl9YJH5grMgapnQr/LKCiatDhRJdZDHrX/wxetvNWuKfh
asb6ce2RhVDyC+oB4jCLnXalGjwe3/AZOQyilXMr4ETPs3FbEcOPokavepKIqw/pSfpwfbb0oEv0
i9/ZM4oLhRNlu+K6zAIoa5RTFgyuMBJG+V2L9DDDfFAS1VePH7X3C+ZPJDvWiZyEXqAgCaAM3dIi
2adYLG5diCWlUe4KED6nbdxkjzYWAlXcj51pcaOFm/DtaY6sWBTBCe6twwOkLQiqlQycFHijnk7f
ze4z+xtOFb8kpAsXZILB1/UdqCa81RCc5AGbdYhy6VUzYQgBoDUbFuW0cLVsn3HaJxK3wY09am63
7RrwVzJBrePHCVL6wzov6MrY9WxGrLP7iJ+LDjNdBIjcqN9Q3Q90ge65e0xGPSxLTd4cbwZdSylh
anROswyRvUYyciygDYYlfp2HeqxvsgfZvGD9+9Mqty+aRU34AgWbx8MSN8wOiqKAkn4dUNq3ykbI
rHedWgFAlQrhYtBXfR+lbXN0QGy9J6L8dofI1XO5rres5QUdSWQcKpyfcgskGldFc04RklD9tm0i
h3COM8vJSYuXin/XFE0lKajdC37YA/eNYNtvulyWtAGv3ipmkiKu3uMvHz21m1wRBXJ5zOJ4IfUh
TSU075EonYASC3rKS8Bxfu16KTciOQEqzIg1zMlJUXgfKaA7EKRu0UHuQuTjqX/6cavu7/sTUi1J
DqEcTqBUuPCeGuCE4is5xegCnqE1UBUy1xjs7yiPJuBti2xeHO6oEFJrqf9vaSKOAPPd5TCn458w
kuXFXMJri5hPAm42gQJj1/aBFAWB4QBwDFR/mEiQVbt+tsBA6iXuZRgA2AE2VPS3bVb00Ts2/O1y
uq7Bqs3gTog3ddNpf8uIQD24bfbXdfiLfZWDEmxxAMzAecBFAr1xeVO7GmnP30KwQbbVFahNlY0A
bAyyPpU92ehFtWqSuBmqk7A96gZBxeqk3Wt8rQKNOqkIIksF2vsBjPJr627Sk44yj3s2r3G4RJaS
qJ0E0X4nkYCyLPetJOcSVMqNPGWfZEuqj90kSQhK45eJPPbRVj3ckp13dY/5h1i4sSsuJJyYfxPg
U/Y79nA+gaLKdMryZjnCfuuarrWdMc3O7DGtJYKu6hUK2xKnzCATrNtvGGr1nUobuoq9fYVUyZi+
FbLi4oOibcH0f9lVvRpEbtoK+oOC7A8cBq6kurAIWPAf2mxfjxjLdhWpS7mv92lgc68SDoJTQddb
sDDU8+BczjlpKMoPI1T8ThUT+RmgrdTkvnkokwLou8zDmRkLNJ5ZW0o2H90gf94hOE4KgTCJ7hYY
pqeyihRvvT1WdbElFPmqBwsUAnt6e+iqHJOYPMx+fnClZ/w2JrEYrv0ZnkKUsiz4hA3cErT7AWIC
vPqU17QSdZ8A5cXeK3DW3AfS0nPY15ePatBcUNnslI9YBrfGdQuxVoxh8q7s4XW9Tq73Vn6hV1je
W9u4IdULiUzDRhiZw3dcNFErqLbGJlGddCBefMVO+hPlrg+DhbZBG5UpxpcVWGcPf1NfPzbAN/dC
/dzNmh/TQvc7eUczs+XWTdh0Se/hjzs39nSNCbp/o9db9XROkqs0sN7hyiVd/0JISbMg5NmDqjfw
BW6qLbHvfsxqs1li5Z3rewozvWJ1SufvQZ7rxzhXl1JYW28zasCrnc6S/WBM/lKzO9aB1BpeCGzG
dGcjnG/Yle8Bdj3a9jh7GJD686wB6QuT3+rFdTssQ64vRagb4mczpwnYoRP+fft2mOIrNOwvSfol
8xtOFZ9G+e1UPOqbUDBz3hiaso0Q571DrCKccwyDZpPgaTVK7RxVVfKcugZPFJ+HwxD6byJz1OLD
KRZ7cjatK3p7QDcAbFWlgY8riGJy5AVmL2ch3isbXKZzY7sWqq1epNIwOjILptVdaf8Ryhzi2egd
xKSVO6IH7nK0GXdabuMJ2dprWVL2J4/DkeBank+/Jh3IjT0M3VEsGsXgAOplOZV7GhEt9RB9F0Y7
vNkgUO2oQ2ptdp2KVn4dCQBFAjGCrorW+USNqppLSi8Q1+Dhr3Q3DSAxEhSZHMUizO9B+/IC5PdQ
1vXkQsOzL3l4npb4l1FQd+NglKv3P6a0LjpVRBnwWNHUPoc72ieHzlxcusAeSVdUY3KKXLaEJYJD
N8JPGn+0haY9E5ql6eZHq0DTk0VXxCJM3ENAF9AceaXwFJFV5IvRkEasnaIDMM55LFGwLaG0M4U2
9NRR9vL29z1+S7wdQxXN46zeCMc+eWDX7k1WDgdxo4bFmuMc06dzuwfHcjHwIHTjDC8KmgcKRfAt
7V4hVrsPAVEu7D4vtWQ6X6Z5YPnXBpn/tVCimfZzjrNzXECNn0fYfzkLuNEHdTlAp6sJnvB/vl2p
j7LgC/qrQsbLEBlHWem0KimeYyz0DFnktLCtTpQ26RrD7fuVZ+L8Fsa72wF6torG48p1w89kMg+u
0isD6gF9KNMLFQoQ0AIscyso0Xu3uq1zc4hdudHY0D4oGs+S/X1SdSe0eNLHOCiQmogEelc3Jgwd
qFEIi5YVGjtE5ILrbyoVJqGzDx5Tq0Ufn8/kDPs9igd1fcuupElYG3DnQg1iPoAqN9Ve5FLMmcet
msHynso54j4jtQeJ/YtbKpQbehx08LWBr6jHTbEaPkl/PB9ysoAB5CKy1DQNL4Mb/elKzi3Ar4mE
hs+iELdmE/mPAI2SobbItVgj2EmiSetVqHkkamgYLVpJUHq/vOnxr5ZIJ5ZD1jP5PKghpWOcgCZ7
25/oUCN6vEasjeWB0fVtpEYIfRegbNAVHqFYb0fj5VxKQTgrhA4fZMib4emxwmAj0rUymuzSYnCq
CE+2bgZx8vKNg698lf+HaHxvvRpWURp0h9pfC8a702wBNjJfNHeCG/uV5MjlnwMrzx1lFrHaOqLc
8elT+k9zuF+Asdx+P0R2MInShtebjcEgAMF3I8dQpjOGuR7l9Xc73VwODaRH3ZtcCJZj6MAwiMvK
HU3fqbl0FCIRHlaZB5qaa6zRqtglJNQ25INhxm4ViGTnJQy1Mk15ODV0kvUDnScHhov0JDU4TrvT
K7fhj7/k2qZrdKCRvwXWYZ0vhpgL8eo8jYAmO9PLZmyAZX58nh55SpscOxvSHNziGCNdDObaM/PC
1vBDwnb5umtvwliIoEDZg7HHSUph6nA1ECI1nUgNP9pwtIAROBUSyc/gzjXyAPYI2OL2w3pwtTL0
HOlC6s9NlpZEOFtZfXIrYqr3mepRSg0Paq+UXqz75kg1eF9sfAnDypvsP1dcGsFOkqdauKQmEvvx
+WWy4rkThgYsFsnydTrUL30PXgp07GwD/eIKr+P4JZrkJa0H+yQoHRqYMrnRxoXNYyDSVsNHib87
Rh9/g5yf+ysQ+gutV1tO1bkTbTQ5y4SIbGZ/vDsvM9R1Nc87RKCND9ZfDVxaWXgkEcPCTW9cQlko
+4lhB/jNZ7qkbIaedstLHXuEvG79V2WKLh3WO6Jt+CnZyjI7/jHvsXwmtu4EJuKkEO1d9mErTFRi
BuALRhF0lGfqAnuVkJDzpoPNVG4zunk1z2zV9TPWpTOIXLkYBy8hw508h/hsRE00XZgU0ROxErDE
/ZoA0Zksu/CgCSL8sJie2tZADdqcNhkAfZmbB0DAh09nsGgAzpmoYJvctEax9uDBcG8BQOU2ZDEi
14ttRs22pOtoesb4LGDzNEEdSLCUbPw/p4tCRzdiNy8flGa4RC8MHruqU1uHueclBBqvHJiRfHwZ
c+ochY/NVt0dQESQ6itjTbyYOFQxn+6jjRACgwrhskCH6WDsJRTIjTHxbw7xEmkC+zbpNYCG7Naw
JvsLJKIlopXm2cxmnhjhrPYW0yHLysVssHo8Jo01Ihx6t0hbdKuNm9+6j3pzgRFUkmz1TtcRBQG3
8T4g8V0tZHPnLZRLTN8ZQippnLC3eXfw1wtYT0EPYCFnYgn4knO97nccayNeHYSdlpwfR2KAjBLR
CZEE9whsn2/vFq1PB5C6x29DFEmNjv2vTR//NSsmC6uh3TnwGv1yQFgD7XvEDanZdPGp3ZZt65L3
XnczTBWOdvt4OvFQEWlP/GTo1At23BdW+yUVuclybMQAwg9qScvNDJ5ophmawtqGyX/gyEh6Fegc
2QBtmSkgeJ6aVOhs24ah6IBo/pfGK0DTMZ35l4Q/8lD7b7iTgT/SJqStKhrnKjGJiWe/3wDkiU1b
tSLEz67GJrLmYy24xohW9zmG5XlISoDyq9ijoA2xAFOaGNOFIh4JkxC6VBHm1V3TnWKw0UQkeoJZ
y8pvp3hxHExHhPJOi5LbRBk3t86QA0OXNguIqgKT/2c/tHtlRdqMGC3CD70ELPZ/FzuiBT4I1Y9m
dTga7+OdqXbQ/HzenYpnYIynGCsukT3T7ksem2D919AEQvDMwoaSkVEVXzFhd6GbIDJ6ZDbkVNk2
XY5qURLBurBgFcT9VTvfDBGVjUSdnkLjAsmkdbYp9xW6pQgxBrSV47urnzo9T0bHAEtrncs5vFHS
8Pk1NhqMz4Kta/r9eKSlLNY72kMRRz2bG5xmjt61lhzEEzcJ77X+FDchy0qR78BJPR6JjX4l+0aS
J6OzdOZxgem2RnPX+B8Bws2YZRUsf9Z3jFgrFdWHHhqH/5tEsv2GXqBn8OPLg3JyAEJz4KjXwc4q
Gm5Ux+vl2QbOsEtkkf2I4CCczSB3ul5QQqdj58Y2fdZ2cCcwQlWz0EAO2cBa/1R5i0b0JJ1cWO1v
n7dGUQANxbBeGDG58WQHzAj0f8Xd8Bvzwsdvezy7mUZqP4NZj+HMg381cs0vjgHleZGYlE498UHE
ugPCuDIigH5yy3XEd7mt79uX4716UKPNlmMZ4O+Q/rwXM02/k1t7ESjiVx+B7cF2rtkVUTuIYtLa
PmB8hAB2sL/l9piPBf4JakuuWP1/y2UqwqhUuMd4UBwPNE3kEv2eOHbp8oKIZPH7bYwiZhMwx+kE
obig5gj9WpO5t4L9wsQu+XBqQy8Pg3Dn0WtUjJ+Enl9aLAhU7YeopWZoFB1Qvh8g8m8c63k45KU3
97IctRdtQcfWgwLnOdQ0td5tfsQr1b7qF4odXbfpQugR3gCdhdIA8+uEo38PysW8hVVtaL4DP3Ie
ikw48ZEH+FWuI7mnTR6myXSzssykx0aw3XZDrzKc9EMc6V32o5Z0FzU64NXMy6EXJZJrDu7xyVRO
CFm51mzg10TX8eBrHHr96K4ICYfiGE/beTuxlrbhgR94wIdAEQ+p5mkHSP/AZQ744URXlAkhhMtp
lWS6qv27M/x7mCbVvEBQXZ4EikIddaRKNx2BpDsNUM7C3dzGRo2R5DzfjbsaYmo/5TXpUOIgyfmw
eY2//n3U6kWUnTFqz/oeAwn2EnTCrpkwXOc8ws//Ih+aKhr+fUYnaSscSe6c09ojdae0/oM2jdQc
QOvWkS1Ca0sqLlu/AR1RrjhfwmiCZoYr6lbgY2PgK4CkfIxYLapwnM16dJ+Q75ZaBHTVWVp0GFCw
MTjZY7CxfxmJSslEtvE7OhZ0vXKmV18LGnfB9uSbhvQZWCW+hRYLKz1eyS919BUC1zQ8zOA0oANs
zXkTAXD4noG+8Q92HZPip4d2zFrxyPeih5i4ciiivIm44ffyZREB19Uu/z6QYo5GeFuLlehvdZOY
apaLAzPonz/2I/pcI0XFC212C5jIs5gGR8b2unLoUfghWmfTyzc2UXoga+vEzmhw+QhXMZthvXWP
DwC6BOWCD4rwcK/KcyKz1YtZO921VeaYtxfMKYPIGe4F6fFxFsEy+U1C7W5sXIP6D29+qY3v9w1P
FVwVzjNa4Scflly0nWVA4pjKTllIiPIBY34knU9HT7S8zc5pZAj5LYgyohzX/g8x/6w8E01Z8WlL
b8X+WlMnqVocFCLP/rbVjYCf2fgHZjh+qQO8hoHWjDYqeABWN2rq2xAFK5khkEd8V7NnlWs/vYKh
4ebxKDhzabYIC94ti2lgiG+2gzYBwA/UTDzeSlOd7r3dppupcijloUGTKGSnHZ7mH6gbvIoS1QuM
HRYSBYyi2Ydked3dirmSJLDWzBZZGTBJEgJwF+qyJsNE/xdI6qmh6QpakOpMZv4z4ZvabTqfOEO6
qy8WYwF1rOw6Es7exfvoqH4yzeuIyyZiXzROrKkGCRqXdiplUZPjCjUyPAHGPvdnefvsw4SG6iWK
zuz4zQWiq1Ptw7TfuDZLrKDZXwVHZ2PbgMJijssaimf68UiUhsHEHxaqNAlT4dai5TcQSHuaBHFR
vMLNdAY0XzmKL0To6JKXJDbj+4Gq4UKAXJHKumw2nd3wCwYqEUs8kCKAsMCfM8LXuaWL8BJYZGWm
rCdMmVzmfRCoGwmI8X9qhJMP+5gDRX7O24rEBL2/zobKxgi9BIaRjGcvm2pT1CL8Uzti4aT0N78k
EjqMZMRtm8UQZwiDoxvuFZscMdFMMmxjsZsdyNWrMoEpaBIqSVmvG8GLALPL6bsZMsXN4+c5Esle
K6Wztmux8PJs6p61w4BG9us+7Q1ldLnUF994EPbkAIb+vsnOzNff969QwPUaPtyskTQQ4faLI0HZ
H15NkCbhhrLLMhwlmDZcPoxxU2CEKDJt8YgejgskzLmnTp1sHmx2YK7+dD68hxUgkA+r/3T4IS6A
y4nUWjulHYI6mZc8sqC3gCmQUs23CI0lE5tXQJxq5D05xLY0lV0RS+v7KwLYvOERlAAYK8Lcgdy3
ni/X1KOKJ2foqEd4Nln6zTrhAyuaew1Iz/3uP0HKgE3l3jxu0TL2x4bYB7xqlpoGd59ROlLn9RFj
VT7pmT3j5TMzTXfYlWVbvpddZE7Y+pHKTU7oSQHjJwoFOGFWI7PTboXvgX1dbX1T/nvTLfS1WWSv
uLrZ1O5AnB71hnhkoyvKvwxEDgdpabBNnS2i9HX2qVFlVm7DNlf7Lv7jI2SLiUsqNLKh7rM5RIRS
W5mFhB3B33flZiDUioWmMtHGvVS6iQjU/J/X8zQfqQIVBNQT8mfiZaGYXwZEUcM8R9a0Jj6vmUNF
GdNvyq6FkRIxLJk8WAD8m/o9MltOBrRoe5Q/gk4nEl9TpJpAcYVPT8E7dN8lOa5CZ1DPVbliGoZw
VAM8PJ8MugKTkCCQv2lAmqhnvr8juXLlt0ZpVlX5LaodJWJvM9OGsIBohdQBviIJtXUez6N5r8hv
DmfKRVFm10vauegqSCPwgzNMoXMFuyMM6MYV513IOaWjYT4eNvHkDieV/X/sOKJ4d2WsqUQ/a6Uc
0IuHgrtCFAwk5vQHWfJluewtG7Eq/SQJJAeQ9Yu1r21wbkKzvDkOyxmbEsWSTQRQqcMc33tZyZGa
L6YeK95rceETex/DDqXfAhZm7w2OjufGJ6L1Zw4Ui+6Kmof12tKvwnRy6L4vlEi6BKr840e3sapC
Gez6lj8rk31juiz72YUZqoihNjNUtiEVU97gg4oCWomrGPHqV4pJ81DOJX6Cyy3kSpw1TyeDvM31
pZzb4px8tFC9nTYVMW0ttXX+N0wDGs7YWpJlgBlsp401x52ZSu7G0e5oesDF7eEQbiJp7zI50ASq
eogt5goxAuc4WHOkeG64CpQ+GSxWFQrc2giELm4KwiZ2GdkXCsSye6nZAxTS4Z1NjYUcBoMxiJvM
1Gblg53AxZi8cEuYZtxdV3XI/OhAkR7IJPiT8q9pxRbOFP52B1ZamSt/edI1vsARf8WorEhh/TrP
w4kvI5bJHjqf5e6zcxR/5fw9hS0vPaCtxUDNMUYX9gbfLPkH5V1A/u+QSeTprZKq72+lC9VY7h5i
pH3ZLlQMxH8MGOuyx2K7UZzN3eELqBn9Ge+5dBta8wKshxAiI90xFAUAa131X2B9TZ+lvcx6D21U
Q12vFLZdnhnRvsylZqOMdAnSCZNgTV7VvkdshVGH+ZFlfJtYQVKIJHtMknjyLAm1nIuQWI0Auhri
hMeR3EEU2Sb3QThTknaf4FsTXnGcY9qKSYsfrVGFuzA5JllnAe1pCsJqYKLfNtluHZOVbHUuTFgn
iLFMeYz7hmSFCCAiwHuwSQhfINB92O5qLU0X+q+JfqrFh2jYLMmazjnVy9F1mfzYc40sdUWlEy0T
Hw9IbEE72YTEeK4yufRm31yPeboN1XEOapLkFu8V+xGSMLGXSz66YVqtjE/jfaHY1LPXrfGaOzdM
AH1rHKCao2T/MbAtqGxVJTyeWdR/93iL8ZM+V88H1h+qo4eTrELYqcyxiNXYXmDeVfG508r5SXPJ
jXPpBOy8AP+PLDoleZuzghVM3me7nmF6e8j5bP3U8D3WYk+Pxfo/T0ZGNeBfDWNoMpHZ0PDA34ZY
BWunxQQ9rAe3O3Y54lvzir+HUIgJuCA+rRMxQigHkMAVzhCTLVs6yoWnM1bCuNXGuqTG72wEDK5m
sLhwIdTdtaTWMFrdUAcLIpuOE6NLs2CyXsEyzZbcu7g8a3FrMwo5UYtr0YHAg2MZevoM7k6YCM9X
3C4w483fhcQv44qpqmytVwP2LAIn9l6wYr1KSOSP4jCvxVpornSPQayTLzjxcqDDpfiuULcu35C5
3BpbPWNqp/Rrc31q3DFw+M2zd/m2gAMo/VN5nN9ipO/BWYhJOzKM4oLmHhAlvsMAJjJLtL/Vysrs
ad6noMa3F9cIueHMlyji8ZAjoKbdkqc3jhpWWtv7vKV8ekVAfJOXngbGv+Xxj5UeAh77imB6my5e
bkgN2qzkBVa0a7YjKGYMWYpyqp1lohX3TehjpFqHg3oZFt1ftjnRdxbswQf1dMJR3nnoZFK4rLhy
XADaoiVNTbhRCc7S0UZ3zpeXkKstZ5+RhBwJgql3WV59L/Ist39u0dc/WDZhZL7ACcqpW8VwhdP8
Pcqy/LhMeuT7joYVKKRawL2jAHnsdrLmS26LNlDXQYaRA7Sc+NEGPKbAb8Fg1Fs/MjT84gdzVZgl
a2Mh/XZC9UkZwZV9ccHAyHI9+eYSm7VCitARZpUa4dmCVqwdMmMYcxUV9bgdO7p8sGgyG4x+WTHD
MpToCdnoFyOD8XiU0HT6CM4Ir/33BPNr48ymAsQb0TUelGKEm0cvd0rYU8tvlITnT/bJCgDJeqR1
cBD1qTyEZgnVAIKaJCUfckLVgPk4zP36s6wPmCZdWxXOJ29EkcazmaLuj2hdQYVolgPZ4ytprbds
RBw+eqCcJARw7VxzfQjvF4AlZHUL+wKOyLCqrFYxWfBGFQqsjPQ/Q7MOBiU30lF6Z3TLsl8pRoYC
ZLXXUvzjiKhqhdCSQ5R90//i/2Be9+UY1ykgn+I4Kk47v9B+w3pcirMpp6VJmUXXLkdUzvhEn/Ki
mtW3KitQMqbre47dHiMbxLuyOq4yZz3dJpoz6lKi78t1jrQqixsY4HggE/bYnqF6SngA9Tsvm1Uc
yWeRWU5CpNF07asdHow+icRliEjF+HgogDrW4cE51+Z+GswEJF0Wmx0YVQbEFR9zosoQKlSb1hGk
T+YRieAsRgfEs5mNdmI+1TFyUgdpII+DpdwmT/dsCR5oUjy1JuSAndDKQZ6bQjG2X2R7cjX7jxUd
O7HXFVPuNxtB6MX9m/o6kN4eP0Ef7A7InSzuy/PIr5mJGlGRSlxIxA69YxsSvtTZaIxzAxSLTeiX
qYQkYf3zt5n9qhVXmYzRDTsBWwgwOT4eyybXeYbk+diZNkuXNaUJBa2pCv3z3opSTOSfoonbrENb
Qmz5zYlCaYQbVkDhjaXsc8611dlmk8QPtULczIeyvMmbmky1cx0scfbfvtd+EpULVHktbRpe52tP
HsAjnv87nQx/Kl4Il8zEsB7pgTGS3gIpRe6bJqXmXGQfh7SXR+LF5XXGUrIAqc8vH9owZNpHq43J
8LFyKIyA6wONNL1kvjIo3xlN9pEN72OLkbIWxOyZwYHSD7SIqtl/udxE3/UMVMp6OD/0YrpE+ySn
ykNoWTt/jlK3n8uaEaJgTj6ogul0tWKG3BSVvayj6BxnA3oRs+T08tQsFoNKCpflnufOm2d6ZRLV
lkQ4SgdMDf7A3hB/Mmib4fykAFFY6hmYtBvCbv0vxjQe6LYeA86oXow1U1hjAajZH8bEZlskr0kf
pfR9wZdxx+QqjR+P7wpj5dyf9LlEh8/gwQwY8X3zW5wiZdz4HTsP9L3wbUoGwqw6ApGfhKBec7xS
ykVNL7/C8fdDpsruIRl+ljPs4BTExWU9GYHOO2FrtIcCyafXmB4C3tBggvSNlDHT1XSW6AOPIrAf
PMOOw9RNBc3Z/XaMSC00/fQ4SvAYikwW0ZtWypSFKfs2Sq83QZtexaMZufNGsx4hphVjr22XdvEM
1u3kQHLeN7e5ODr/q9gdcgmo0NqI16Cl6VrhsRCTbOXAhLkfgtFCtozxTgXjiaNMXd38gkQ9xy2T
iRGEMhXWi+s01s2VnuLGhhqMbWnE0tC6gWD0Y3lK5iq5j7V/MXm/m7S1fEXj1EPIVfglXN+6Ca3r
P1+Ld7cYedJoNu0L/rYqXrthZcK1lwI5DNuNHAkxi0rORw1o2ncy3YfhyAxMhyQXA0JqWDNAUVFM
Bl+43QbxZi5gmHAdIcRv/YcJ12X1kn5F3AhrosT3HH2tnK/zHwGopHdkY3webMripKjoDIGNrUwA
EGlyHJkMWAatEa3ktU1OCO5M+AWLGk0BCX72doGSAvATbPggFMuaNkVoBeDpFL39OCUeurNHEMKT
ndmALE2bLj3K7Ynr4NWJ+NBZffqfL4larOAfhfCNs/BChCqpjK47nBrhONBdhLseB1uUFT7EuQ0/
gFy6ghuf95lXVR6PsvEmIcleWuhBnYOcEGdBoyyu9rP3OMtBjrELPC/gXoscRgicrmcX2UwmWcKV
2EMIW+9MGPZnHr+/kwN0z7dhM5GGs2mLJgnWhcxgL7qSy6ib7d67SawqOu4MdrZKmlfSMp6J3E+r
W2wCw/odtKs7LOKKbBCquFjxe0ZC4W2dCdr4UBX6cv2EsuOVw7634Ctp8bjUfykeDsEZT1Kv7CKr
02hRPq2Eg3TKVq3dgAPZflhh7CyIUH73hSCF0NCrhGj41g/IAEldY+EcEhzlD73jTRgoonszCpWq
S1cvfeXhCRSClyLq6xk1InP8RKq617e+4tZxYxr4vkFQ5B2ywwcK9M5Gmlq3cm0lyUSs7CutSz5s
nBw1eM0t9yWLspUbJIs4ob/vt8/xyGOqHcAu8rFmSTCPtK3s4XCOyCAkpYtqFeJKGPDz2t9TWEsM
shl8/NH7w6+++pQLsHP9Q1cf3kxeExoD1zR0sxx37jExNcZYuIVigNdKaJJS9hG8GiMjJq87106w
ctKBufVe+ikO7UUYaXOVIo61OT/1hdIWqpeEDjjwFA9FpgUlRDQgYbPQYoJc9QlxOeIOOrqd9jgm
EeNN9J86OwNGICZAGRvB7RkxhaOJOELLZB9VvP3VnuXmJwjxkIVjGZ4hHRrzCKhxbIT47bG9p16J
cuo/UY/5FsxBsuRttQXXLAVaaAd7yRFhxZVQgF24Khi1XUIr+GF1/pyG3/DurG0a2O5H83OSkcdR
pug+/DbjFijpakQzysAexXOH8JqPIOQTYHYyaGA/4eJj20+ZK69wsEm2lH2RWpHYGMEaGkadB8E2
aqY9NKayOGdp09JBwRPymhJ5dHc6hVyjTgt1XjnjTW0CVWklf9TUbSdpFbfVibVDIlOapPHgQWpe
7PY9d/YRihlJZ2rTXXIe8QwrkesqYg7/MHE5OrX8kpnAJVPgo3JXpxJqzUhiwyFo12qBWFb+sr5+
Y1fUrYHfCswhp2IUUn5eHbdP9SZsstYTzv246nBgxpusziND8WCWk7MM38MZbHv1O6yXBY2S5GM+
jqAqN/4L2uc/TpqRr9nt7bV0jMWDMOOSbpkV9eOi55eBxQ9Iuuwodf5PDK/P+dqBAAGZyKNVd7Sb
dzzsXjDmQBJdJuBarMdxggqFVOAspC4tiURJpLrFHadzjvgmdxfdyQ2sFa8uiVnUkpd3fEuz+Gl+
Y1QM9HWH6PRhsyhPOzmgJ3xh2KnpsqPdWzQrXUI1Yvza2o68KW1xk8I+++02B7DiWEM3ttL9lV2i
qKmMAkC4BYuHETpBfUICUnNjXsDV4CG8jNKMsMxztjZx8V+oiDAQJzRcLcURhPBsspNgx3LlJGc/
la8cgSeBRTFF35jAbqFuHvyXe8MvxT3U+/t+Sh91QWvXu6IxVQEyvFyby6trh+4RjS35jxACqFhw
M8G3VWdCpO//IK0ghaqsa8e8IsPn9iKPtSzTNicUsCED9ANvgDKBHHJx3d30vqCU95g3bNFlWcWA
DndPpkfTym7JQoaofCdMYzPK/j4EzE5vUF/FMEuK5mphxkjyY9g5BuVKTfIVtQMTB+LFxcuqlt3g
QW8yVKGkNs5l9hQ14ZeTn6W8XRrn85/QcqSP2kxp27wDMfLSmMlhO/4ofpVdmq/Ji2+Y6HrY9li/
4IeSecFXlysfss8noLzcWzMK4/3QLAb7WlD316LFoeJpG3P3XYQar8dKicj92Hs/Wd5LjPaqk1iF
oSu0EyLOQkN4rnuZA3qiU6wgt5QoNTOk2fQ87rT/5+npzJFrzN2s8jihcs20g/6pZsKR+7Lht8Gy
3bBlxFZppRP9hJSnwWnDOMNecuFNbxL71PnazZc93+SDQPddVYu7CTj7JaKksaAcHvCgiYKWrtXr
0HdkmdhZZF/kSOXXKskT9+IoLdRaE27RmQrUbZdh6DBFNKiXVhsAt3+oxb5KI5x9jQ7LOD8snCXD
rrH5iTpi7nw7tVkcNXUfZHtGc6tbwJe7wrznNhk/tScJTA3tcuV+BodbHkbs5dHPYfgzjg7FVDY4
hAEQAcGiRiYLsn3bNhvAgnkBqQVKSTYgg+uz5wgsj3Gg05VG2vqg9oJ+jMvqqKNWHVC/HVZSmSev
JYkcOpfNIiim5avbGsWRem5qNR0lo83l213N6IUpjOT0LXPWnz1zezjqJAaWD4oiY0oBxgFqujaD
Wo9PEILq0h3H1IlRPa+FyQz397Zu8AgpD5tZzABmFfGgbgMIVpSWsYcu4euTJwmwtIS8lcEPsygh
kqx3/Ku3NcrnljVCVyDFoelqXZarE+vktEdzx6it1g7uEQa2aCsjewqDM1L+oXZ4raNcZYBfalYP
trnckMAO0Q7NLxnEuxAOaAkMCznVOfLUn0FXNk9PJQL2D/k7Ie5MgBFh0wv2J5vW0uB84EVbjUNU
GXnOMyZERiJraokFzhvqhc2MFVVFEsZ3OqmNNXIez9rAfFxIdHKE9Qr2FajOaH2snyAR4wny5BSS
Qqdscvbf+dSVK9mE9po4g3qZv3WDk/sH9b5Qsc0zymTHC2SHe0N/SIoC4eYPKdJGzBBYQvs/jjt2
6UA028a2bQssv0oQ72N8kp4l4p5IQG8x42BBA2Ge/BCvhTVe5Jrj1HTVQgwV2mGg0pIjeF+4JRA2
I4QaJ1CdkPl7miH7UDIeIHzT1mfNnTqnSb7aBaXhbAitCdRs9v2BgGP040jF46BcGqqJOl7sd7eL
Wv7R1BBnZb1Nf8DNvXG/gFZ6ljYZgLUSW0NiFI+Xmw3KKgLOmmQ2G62vc72yJ7cdUnCnpElnV+nR
NVdi7jkNy4tPkyHNVxHMSVDT9Udtz7vozUbHQrDhnFo6A5YbcM8RjAqEC3wv5J9WyWpx0c6Bcq6I
adAzg3l56sh+OF8RAWHv6L7UiCZEzGzRfLl/T9svLONF7EboBkvhBFCHkPKNHI/dCsA/aCz0d28Z
39KABQePfuh0kPVrpRLi+Is7aL964ikPY2QLC+wuPzmTxDEOPjoumbw42m4podX9JJgke/6Fj1DY
f52gAlBbYWo92OamU5J8h6HE916wBRRPM6N0BjV9lmKuX8wDWBw2DXDJBqq+EAepW7wpE8jmdsHv
QFN8FoLmb7u7AJl2DwrSTRoqiqOz6FTrGtpjY59NwhUDiJYKc0EsX9xWCp0gpf7JaKy0OCciwdFe
AtF9HZabG/CpgmsUiIXOHnYZaB4lWZzkrSzE/WQiMg/HaZrsZzy534asVagpaFzkquoGlTGbSorO
iS10vZ1l0XgqMV3QXWPL2fHOwmejTmH9cTqKyYVxpBVb2/9dUHztkmwPY9brClA/NWJ8Rp/MS/Qi
k2kLSORleXKuxsKX6TfLqb7jbG+AvD6N53DDsT9CyPgVptDqcEGS1M+GrEDQc2POtBEfG6XLGNvQ
9Orr3Chol3JLPayvDp5Uo6iWYhtNhXCHTKw9celDh+TDGcqZBqlYX7IWuBoQoteWpn2Inj24bsEm
Ular8SBd080EktMiJUU9Zn271iwZi5ms/MKgqb+lWUu/40G7xBin8KoXl0T0LTC9rMkN62xne5om
3csWiMn0ePCUwXHPD0xGx7fzBRYNLvlAwkeZ8VVZsvkAxDOJyZOrprED5dyFdhBUlzEKXJZQ3zzZ
Fb44PFWlxiHnD1MMcDVi8gW5phlFtBhaBU6l31KX+lBXn2n3vallCzazFAIGb2gvCm498az7Myou
whawkljNBi5T6JT6bPiT/v1dQNqmYyKQSMKkENCTFig9BgnLxvvqXGUFgC40Da/TJ+rhil39eb3h
+WnsdZ73DB0iz3783GLvQcVjgQ+RMyRcW280DbMBdhvkFsWFfv6YAzPI95UQBaJH/OdekhGSKqXv
2EUgptcd5aKbwWj5xv6R+58SUaRNthSrKl3wq9yNfapfm/W7g+1zhRk+4e1oAJQY9xIspb1YgBfI
wi7J2QVmnIPHavPXvbbGKtngBStOlj5Tw83YIkkiw+FK6KlxY+awZYBpv5VuuRKe+nyvD9fWMO9T
BWfZ/fRrukWulan7N6WKPmIvQdarvVD4FdlO3hJon+IVzG8Bt/gyy7n1eNu5WtnkJnvZlaHWVa8G
8m9xslIOfIWJmjTynbLFaEnMJHv+M5KjUE8NnhcfvmC6qPgdTa4jM7iM74sb1TmNaYQdjB6WbYOW
gYwUVhiOtDxIeaAX+I3AkIGLWobKWN/GQ1ts5p2YSk+nPo413oqNnmexmmvtE/NJBDjX7XyYl1S8
3K4TetU9AptzAPu8ZmkoqwxOa9IvtCeHFUKyuz140NPYTB7NDMB8WY5RiOeWlIQiGbuAKabXliH0
mXmXgkv5V1fR7VRCrmZOIEbcJ0dNqJ8EA78JxkINd/QhxVblQrTzRnwSySrevNEWLuLKVjT+UoSU
nQizEfpHzu6wRM5KnD0F7sBhJIMKUk1Jo+G1mtucI6DMOp9CzXt9UQISuNysrCejwJJS+Krxa2wd
S2NaP8tx9ErBFgZZelH0XX7Emb+3aji1I5o2I6YSUIl9r4HMzVk1xQkgjnsYzb7GJIWUFWeB+WHi
ueeklheToegX00JVGrlHvkFAlFfcJeJ2dQYsdKsI9aX3xjjpHZ4gSLZhGXAlfTselDNoebWndFY2
hn23ZXfj1pdmjacp3Cme391xEezYcNPGWp43GFgP9+LfkmDWiKPacw4c+Tqg9ON2QTKseNRUnK+9
yIMwtYpxUpIRkisiO+BzYwUQY3bkAG6eCFxzd4Eq/3odW2t8wblaRWo9YWSHgiWG7O/998mvUXIm
E7Z5RyrNgFRodBTzUZLCgq+ezkgIloz7Q0JIpMnz04xVrkgD7kEN9G3cvIX3V/sTq+0SSAytL9o8
/VwqCGT0Y5JEN/T7pMr7z+havyfielwgWNt/o1yvaRR8z6yWuRyrtYagzG1qMLTzWIATHr12syx/
rgm4Kdi2J1kbERCxHRmn6sAHAnHHG9qoR5kpK9arlkeQOFKi/whq1I1X3ih/eKQ447cTKvsZzR/c
n385YIPJ194MaE/UH9OsYvHKR6D4RmybQ2moiUo4MDXRZVqGFJCaKhcl/IyDnMJCG4SUme8UbIOc
tqXr5Qk5+exiFN99ZW4fVbxyskRpmUkDsHCBTCs7YAN9j9ajC116Gi1ejPcEc70OQOF/0PW88917
qgOUlXD0faw4flR5nkXYz9YmO/dbldbhy18TrAhAhiwLgSe3esYn5AU4DCkl/ItyL6iWZywBI6Fd
GEToPzCsDrHufu4OQX6EeAUBeGXKVGHE1qidyAGoDT479Bh99aPjAQErKGny4eRYM4+8q0o4QBme
KRUWKWXhZNwsYcqLNassWd+d+sjWal2Ljv2zY6KttjG+biRoP6Wh4tA2px/w2LGPEGMxn7ttQIpP
0piY/TCkckF1wDfdJa2s6eKXlHNq+oPPQ335p/2N4X2yRNLJzLMwCTeIxYz0Sw0fRvm1ncsyh/Wr
mM0cm2NZAUhEA9ueGZDTjrrFS0TFPEgbMhMaTSxSNMJQrGzlOOBfGtU//8XReIcBDGKbcYPXqj2L
ta1T8sYvFaNlsB+3fDaqpLEYhvd7h/qmzhHaVu3xra/AQlX00+XdMJ+50aOxXqfn+2INorWGFbUz
37d2yYubSvJ/Kcrc67plgpvi/0N3+SAvq099wqbwK5pZjSoj02efNLCk9Vsj/iFPmQwrq8w0emfR
vm1CiNnq3fW35UFHL/0mIWwxm5Nct7IM/o/japDRQGtfrQd6H7nSZ2ayGFw+WEkjqQo7gp1xKHt8
wmXNAwDriQA9TBt5jeiQ4S4T5Vwfbq6mJfkaN0jheSHPiW0Fpf2urLM2stCQrUIRUl038R5dUj0c
phVzRzDSpQt6YUZCah9Xq3tA/wSBxNRhidhOlXUtKnFuCZs+jiW35mWshtJrebA6oSdPqXWf2eko
TTOzYBC5QNHJd0dsvxIi27ww6YiMJFHtkpUf67FMYKs31PgkJlSfUwcrI3fSpzqcxs2+x0fq+uXx
aFNIU1GvHyNur7RzigQ8H3eXkSUGeixTTuOjUaziER79FxQnLEzKnn2s0pX/kd8SuDNqj8B86b1K
dYbu0zajG8DRHDKnz73M3+gOAsSsbD0Si0qSAg9uF3Vye+8DAGailMBJQx0383P6EKq8ygOcIFt5
PyKlCMgOAqZr835YqIKl9km4XwNzzmU1XgQt9Ff4cH2kYkRDeYTV4vmFMrcQKLJSikkkNXqpk5lY
x8TWNIo9bPI2IxtwyutY/UmloVGqMp5jkYs1hOs+o2YHAiD7p0EvLdoxin0WT7p7jFd/fq6vRu8i
vsDSzVcQvWI2gjmlLhr8o0rD0UWzDVpqYuRqQO2VVouM6L/LcZyxJEqU06MkNjewq4HOPFr2WLKl
ksDXHfR+6A7l8J+GjTxMl+nVbxNgA04XcMlrHXJJGm5yrhiD6G3NALA51L7gn+kIu3kkeC6aqlYz
V8EVO09UwSaIRI2qEdf4zL8eKOmMAFiUiKUYAtHU7Miue1TRPk0L1W5XZDRS+vKs9buGFNoszXYj
eau8LXw1I9qN5L6TvfVgfwnD4EtZmghP8Vk0a5SPL1zhH5WE21iEMkGZ4FYcRcscff/ImbMulFHj
piqe3/Wnhg325DT3kZzgJyz023GoE/qVjfI2ofv8uudmlCB+xDz81Pu/UWmV62ZkCwzuW/oMgiey
R4mtGvxyaVur8R3Kx3XwcI+7/jhQtk1dKh04O2P4JBI/llv3WkKlj7THlZ+pnBL4t3m2c5IhbgzF
oO+ZZz8vnNsx2fpv0YjQ7kDrcCNvdJNHClVOVTLd7jDs0HhZ2WEHa6hSqvJnlM6pKheoJiQdc67V
Z6QNxOsUlKUpcNXKVUtbR98+tcZWyFFeIuVOzLFSj+x/ZcfZ14+lVDINjJIdQu5hCa2JIOkIH8Yn
uCThe9TDyVkfbzCWlXDhGUCdXlnbiKsG0A75DezZC4nYnDA7/X5ftUr22a9rTYYnMHhrnxCGJkZr
gM0UfegOk86arQ0J/BB+iT+KZUxh3smgfDz6ErozMwWenDMNXYzAzlxvgIiy8it2Q0ICsauAXsGz
GqNu2wL6oBPrBkWiC/F5j4RGedDzX98YW5oI+kjfQNFpTtHdy5bXsKShCiOGOpV9ONtnZpf6T+Yz
Ot0IL7xb/Kzhcv1MGzmtMWUpLAatSB56Sy1Tat7YNGfLgHq6YWUCtjw9Ghnn/e+Pq03ZzjeJ3FZp
qeqLs38CE87WzDCfYXJtWMvfLVFo4eC6gC+StBXCdbHr6fH76sVDOMeM0pPr1CFf0TDITDsbsWU/
nA0MOn6CYYkrChnAe1nSlb1ddbJdInBktEFf10X5ukdSr5cg+h0o05CUgR3ADpYsI0TXw3WK/xco
iAMnWqs3xJTDpJQ0lK7uT9wqg4PwD3ChfjHHz8Q01jDdK0F3xVS1XxDGSkSBRFzHKVsK+zdFS8fI
9raaXGAavj7DEl7J69LSIS2LSZeVxWMaPs9U9lewgvD3teV0suK/fEYicprAY7b3ibER3C0tzIXo
OwxdOYjH0my1Y9daG0+ZKAqVZD75z9vQZR6VkyvegliVjUvIHrKrJrjxTQlb7nOKdKCKA/sNfs3s
Ne1eDKMrZwRglr/qJHA8U07zKM5l55E2VbiC25PhkhMj5a3hl+xJ4d+caPW2pavnUhPBAqdQY3Fr
SRRE6aZNNK347vRqfKgGA09LqCFEF1kiBNYqt2WQ/UCH08IySr2zkFROCHi7MzkvD6ddXij77TuC
QLfKQtYclJQDSKdAtJYtyI5SgVaDRjHb9ZpPN9X8AuHJ19ATli5rTyh3RzrzERzSdSMFfU/I69oC
jaeXCnpZIgxHN5N6GLDcroVdZcAk7kbnpiLcx3HLxwrpBiIifmgTUGXTSYble4wZ+N9BQXgis894
b5goh9N5Fx+xnX/sGTbtqHcN5xCY6a9HQpEws3+4giUHbfRw9uRoE+8DANU3KjCXKpmUdYi2Zyew
zgYTy0cUB9AdW8+v+vZ3wap0eqesQdyjTVk7M/V0chWZEnQSSS9AeMyGpzz9tdPKGmmMHjK+MZUD
IKbeMWMxPsqEn1nIxKZLM0zpPhnOF3H9yAAO99ZThqFQ+0u7vGyEbVBBd/hXNyI71GmE1XteMFEW
d8ocNIttJ9d8tl+YiIDWLyFoUFx0W01iIrrYvibOc/AuivaRPEd+kCvQa+UEj0qad5S22+g4KJ+g
T+9cMRP7nsMdO0dzUQcZOLBxAX1umVLbwoP1aRefHeXe7mxhv1HyuKolbyRNVnVnAzp2bFs8+VDT
x5mSymjuQZRXWRSwijMBdpMzqGCDuUDloM1llRen9KA840wurJNxh9ROtBFdJGvAMQHNawj1AwIA
cEao0AU8vSMtgIYEVuFlnAmedfLOOPxZhh9hwLHqyZKwIL3wK/BCvN2nsCh1cmkr2rDwEPvEuZro
EQA3Y8vm8VmX9LA0Ct4ndDLJlxG1GuTQhNaRagWtF99vEGO53hk1XR1aiJvwTAhJOL123i2Pmmw7
fqz0nZCGgskBelxXSsWnqyUXAzudC8pyel5MScFhDVEcFJW/3IKi79iktstkCWkecnal5Cs1x42Y
rlhOff7iLyjrt9SbJHVOd7/qrhvbSjoPYuThANSxLv1yztsj1nbkSOmoLczKwmWzk0Y+kISXmSDY
PLH11UkDEdtiiTYgZi7RLnOD5lUXMRNXTM9kBjIX+84KubeXhiVga5p27TZPwtE78IZyAEiEYocJ
4VABhKoKIbNW10wN4XHWvJbbhlkgqSItMSdjKCY5asYfOBNwzcuhOfD6AMsxREOi/WsgIz5VOHbW
kPIjY4sDYInMZ/WAw+bURKwlFHsJ847sv3kSDSF/KXh5OeV+OVSaE1lpA1mGFNY3hshjLFV5rUOT
5vtiUQOkcns4tTNRj/ivz351HGySLeOXA++J7ByvEHOGfmKjOH50Bb9bfs6esonhzGPqsp80ixul
BsRPLJ2Svt0lc9BiWkzH2i4lJlV4uY8yaGCiXaB1lkvRaUPKPlZtlBWweeSiYY063PEGu1kPgHc1
Pz64GHpXhkIwGXUw2Z3F00AJ6BFltTjQ95W/HB3gi/GAE1IuUOlIv1Q1+jUyFZuZUxvVT9ESibD+
D7JCdC7lUP4SVN1lqygydCp7hm/9/2xUO5XmW8D9vIisydQxnsfzovPDqJ3yylLDrubNi0JigM0q
aL0f3NPGyicR9OBwFuHWWKLwbHGyN+PXboEBJJE/eaTTOy7a8/xJjDTI8ASz7oqZzrnw59Y9asNB
4PDxltGyigvyvqD6i5xgzN4R6HGfheh/1BnS5fGdWGiCSjByjWiC57IqRYOEnsUGEDRDmIb2HCH8
8Hn59Jc5dBTHtS802/Q4LHRBIu/p7hoSCzPrQC9zmJlvEGxg7GB0VWHp1xnZRmPCH3o8dfS77Ar0
DHdmhcEp3pihySs5n0JGoEyvEr4GmdXQnZRjtWnpihgBqHtX2/PsZvB3KCWRbrrSKycEbT5tanNj
0A3pdWHUkVOPTHRTjW0bCfx5Vpt5x62Q0nEp/2YM0+oQmusFI2cSKDVqVYqrVZobPsJ+pjlCdg5P
RSwHoLLJ5SB1kEUmVvktP3hiOleg3c+0TC4Hrn7eurKr+u4wF7oR1AzZm3WIse+RlG8WhoJdwhDg
SsNuMO6aadmYHpuTPkCDTxJc+MtZhHe4o3NYIt2c7eMspaxrmJ8k7yaMvfn1XAjUmnrjurX7beWM
AKIOR0372ikqeILky4dFBK9S96T44wy6QZoFDB5vUCm3VOgn7dloEP4mz6Ti0rg9insNBN8K1L1y
53W+AvvL071KTL8/DJmmEq5dOi+4LPxxadJ9osLOSWeQjr+Q+8dky1TTzt+8LRzFrOfSW3mDOl8Y
hEDxA6Lf/0xzoVjFUJKE9IrAtJRp3Qus4tPt9rFVnJHkk9fy6j+v2cElgDpIchbGeJud+kgB83Sq
fnSMdYFViQlZqS8yilXy1fY7TDE4xgfO0oZsYIdlCzFS5W4iI/j6EsVfEwsZIfKGv6Y6e+ZJU5Hr
mDBnO/g71mh5pJfjXzTrpiKxvo76Rwwi40uTxv0/FCvOkNqBkNLM9gJmxkB+a3WuVvpp7+aiXyK5
rBGdq2aj1QtpdUOU3Rj5v7vi6r8rp1rERdn7p/7monXk/X9fZ6rmFuVp1IkK7iXSCzyeQol355lb
OVPzps5RXArINW+H07EMT9BK2NxzrAwNxIw3KBY3KxZ1DXd8Uu8X2Za+9lRZKUxCcVZRfDx6U2eJ
awclSyddZU/tSJXWMZ5OrI8hrYDVKjls7jMFJDFN3jK2MkoGQgWR4gLYC7YZYesCaxHmBgD0Sfnz
79hHxKBIV/stzJLQC7qgTlArsPnxfO2hk8nOBFAwQ+rCRnGSFifyiYUGDVflrTqbriFviIU4Z8VA
dq5aIHYpazEU56cyAMKa/I27g5NDj8lxQXwYhDqTppEFT0bQNv4iGosKi/aud1ID7drUIBWxUU/D
EqbVBYuR7rV58zcyHqRAc6VBFzGogvUdyG1owARlnXsb79lXTJmNulFLpvvquXazPcBXklmBY/d1
cFoFBq88y3yj1qG+LiHyPeaTlPwWQssLRZNWJwZSHYgMYWXphpP7ExXsaQj+zuP1ZMRRotanNvVZ
yZjfoERMox4QF28I5uyAq3Rl7sTh79tAYggeFYwyKPiC7L2/l2546Bv3uLVg6SD5jSF/puWkG2Ud
s1A5Gudmu7IJrj5W6T0pVGQM8p4fc2tjN2hMoA7dBmKWKTSj/ESNUdCOVnGd4FuZBiDHdqFors2Y
KO8NvnDf4NuBr8N+Y37aXePGY1cxZsHOQnFjRsAqvIWf+KPfgvMww/e0ymJVWHhSfxuLnQ34XJX9
I4OCt2GdRFlKf5f3a7HO6m1vRKhyKW9cmj/+8hddeY5tsoatH3OohmVIrEF2WKOuUlNjYpJRiYD+
DvkYdXpMy/nwckRMlt1Ts595u+MEtzc//X491RUmHox9HKU+2M8yH/CMhGuh2fMUVfr/6VDBtsIb
xbcMqzYDcbEWLC0tRiidE7o9viDhQ6uCfayzJuROc84tvx3YjXms7u0mHAxydqhebuKW7JFx0iYZ
GDwjELeLKBeAroIGoKqnTta0nCNfwAygOAl+Ca3JzFsEq5Ket+JZsi8HW71s0TIYT5pC/iKddlSM
r3hipLMpo6n8ab5PxmID/SOB3TZDruQJsBnSp02zlNaFML24pU1oW0OEBKTqwVUfQ1QIWAQY9OEb
omYCxYTQ3BC8bZhB/tg5qaI9avRq0eWnw307dl4pmk5F5QBN/EHNDG68n1zVVF4Spl/sLasD1loP
F2ZfFtOwarLlq4nZ5H3w+7nW0zlgLBr7lDRqxLRY35owxNDBL+uoeuU6rVYw43YUB6BAeH+3T3s/
PvRszv2itLvf+Jv7p2Y2TC8id/R0MuqzP+k5ILz5SzX3zN9VU1cgMmkxI6+ztaqkZfx6Q/rTB6eB
n7TmoqrCbUfN5hgUGOswXd6TxmEI+de6g+mjYp/09Qy4Lf5Ome5PfJn6f+IJUxVpuko3BDWtDGFl
srcGRVxjPqibyfy1wlIDYFie/q90GiXqEKwijnKrHBq7vIGtUIf+jngrahGKYYqAW/jB5PpFiVSQ
O8Tc2XpRCuoZ2mNZpCVj4XBZlUN+Q9U1BagmYvWopvm6yRSMXm/B8S4d7RXmBfRMlnO8yttmu2qT
1u0naU2WkbbXSN+qGceuwmN2Dtoob1neM6s9HW/75wQJ/bFLmlNLRO1VFe6VYOBf6F4WAtw/GPtN
vCYjtjmsbK0GG3mP45Xio61erOnWp7N7qHtsRlc+E3Ve/vOFyLxwNCPUhe11z4myubGvd9lecgap
W8fnq+ntQVy8BM+waww/FOTYLi7P1LBOh7PfVtKA+F86LQQXRqoBTV8AeEhTg70SXmrajah3VHIF
nqX76QuKMY5S6frhe+oDca71tOMELaKmwb8Bee6dOCX2Zy+8IUiYX6E1o+Jfp7SeIUwR6hZFx99k
uhbCMLAoRltZybct/SzhUEnXE7mEBDLzOZjWI1jh1VX7s4YGmrytv7CTFgQAYdyzDWwiHLb4GnaP
PyPq01KkAJ6KgOxayODkXcwdsQtBg/J5sZZjlGee1GrMu2ATW0nyt3AUEWXaghwVPENCkqBCsJEF
lycQC/K1pvun4ZS+xWReyhpfc0VYfRnvQdfCNs2Gc4Dt5PNuOjvggrfTEdJP57wzBwdzX7OogYDU
23eMA/N0KMh7EakA+VePGHWVljJsKnmWr7oICYDzV+4Fhqs3/AidOdG+T4IXBjO83hcUpF+XCBAt
ho54x0a+TME9d4mUdsUdJ6j6w2VUXN6MNXWgELrLYJcUAUt+TLOAkCN57JcBNdhOSbD/8pkEScwy
JDtCGokf9o6yWsBNWki2rkAz1EJuDbNc2ak85dpT3abRsvlknFMfMNytoo0IJKoJ/rw3qlNTALJ9
1sssjvfJM78Ra9bUcSJjUk+9b8Z6FmenApHKNCui6vdVefsSduG0d2qRWBnhvXSwxQqmQJYNdMKa
dNykDXVBH32crzfqWcbni/JstZJhSYqZl8ieO5FELjMQaNnVT6XAXFmsJXNEIa/fScLXAkJqJuMJ
vfrXMd99eSv4OXwfq3Ip8/q+JGYaojF35Dj2q743lW2R/kM30K2Z/GcyxwV6Rt71NbuJ5/4I2lyy
mvFbxOSKkKfwLE+ZcdMYnbVhOzKwQLVEUOPUsyMPiqC88/1I1N7K/L2khAUwYLw26FY0ckD+yZUa
/zUO6PQcN8DmmLPedozrcQV9C6Hbt+sTl70x6qcr2zoen6NDENOkQq3f1+jqFCAi/4tMlxNsDn6r
mjSvCVvcnJWxCnYumU9XkBx7ChP9KS1xi21FfTaVlxyKrNxX1zp+xcXIukHWjGIH28KHOZuXAIQ+
rXWvb5kp5BjjPwN8NclNODDaxiGvGl/oT6UFkOmRx5ydnB6A1g0D5WBi9ftdKrZEguXiqVquURsE
rtaeDlDpyAkta7FmnYyqT3PjvLXL8gKLmLGXa7sZz5Y9Yr4wFwGyadmb7GY5g5THxv7WtzzmKT9k
ouDcbv9/0ns5WpURPMxIKSpQNF+BTwSITWqv8JkelAaEdYFE+OHglOMNnOSDMengZQLL4OAjoENQ
ovL2FFn6dAaJ6khQ5G+Wzh9TbKNCzCkEG3K0lq3MvblyaBGrJ2+Pcibp2aKImsHBmI4JWduUsNs9
E9ty0CBnN7+BTKF3JHWAcJcQAczzIu6rYt0vgF2M5KlYwOY7h04mMt53mFNcuejgkqTlf3DIWT2U
N1MDS12hEU1mEgm3VQFE+Zd9Nb0CIWzUPnWMbnnnflMRAzp+f3FLsHgM4yxagqnDICmyfhXhhWnE
7NZ7YgT2YlHca00jDX8hoBsGAGzwdWJIvk3Xce2frIa34dQPjuzyq1GQgF5gzn43qWwdJhx7miju
xPC/Z1ZFGKuXiYHRmEMONXfBUXb7QRouihnmTHo9k2UE0aQUcTOwnN8jcoe0/uxeGo7laptQkya6
gadSnYuIsvDXXZeV59B8C8gzGVixfb6Vjw2Td7jDnGTP1nT40Wb71RHEpt/zC0eDGuB/PriAnrDf
HN36g2o3cCI0PrMGNkNaN3KHK2eM1YTXB6XAUEk02z34V0q2RZFyXpqvr8iY6wC9AgWd75AXezqR
Dj3Mn/bQ3fw3iO7NAsWCM0HK8Di0oOd/HnVMtKuaqID++UtMTJA+aBh0eC3z7Rp3dP/BoRE5Sk6w
ty5taQ9uXv+lrN+KPB3d4opPsu3VgIgPeHbw3aFs/QiySd1AMiXK/EV9fnd5oQfTddpOzLwIAWJ5
3BOZnNzmyQiqdKnI3dA44PSrkzpQQEfI1lhVwvh8o5FYeXQhIoL83pSGfkXTwlC1ldjsjOps8IYD
xPyLtbukVyyV33a/NeHvoVC8I5nUCZg4MGrPWFv4hH9oDM/x2NxjhgEW4gn/J5SdmZtWeJ+wMJKD
ET+MWjOwdR0oPT1vEc8tyBdtI+vnW9a3ivbRKG8U94iKk9uBkHzC5kSuivJ0Ir1ie6wkLzgeaKAP
sSSlYCr7wFNo3cacXJdmEb2SDKds3I24pXyc3xTj8Qk6l5fPisDvcSrJmOJQfkkYQtXaOiD5xxuG
pUbkFgSoXi0//wbBTTyuncDSrmdYDmlBiLHuNmUiFF3HioJYTKllQXIXrLwZd8Ta1zYsPzFPuAzz
xtEApcagV9HdMLGla/ROiOlXvYUkcMfmkhbiW7Z5mPVQ5xV2APSJ04OdFJ70Daty2/qu4hEXH6Fc
WQG0U/yU20LyMWz5qsPTRqBFuHezDeABZh8ue6/25w34z9iK5N8kBZT1y/QaAuvjcVgcn90l6Tk+
AXu8ijA+89oVP8ZJzdbohRAXUfWe/eSI6cCbdMrkzc7/veRVuF+C6q84jpkNJ10q30OnQlDO3FhP
9sIcMuTrnDCqXYh6zwqTsaJiCRBBr04OHsw8+/d7IxiOI4ohiOq09nltZwMBbQEsmV2w4K8HtFE9
SCgDI713Ai2Ds6idnJXIxmqt+pu+HXW/hCd5Q7VVhy4EvHkg7Okhm3c4RRfmEooMCE1DSv3/xBnq
Dw5sB2k4QknIj7f6l5LvioLiE7WTyXfZPSpfAW9td7cMm6HQbXONBPZXHMJNFX82xHE3y4hEteoN
3X3aitadM/xigOJTjYDxM0jpSsmO4Slg6QVNBkOOMCAIT/Y69s43NpbEDDX4AL/z//X+ZVe/ho9+
5KCPbPPzdHqq3aHjDW2UsPAOOkoyagYP8vJZFkNGaiaqrWERVsYlp7H5Wnx0M5Mo6+eAwW/iQWDP
f2mHca3bORuHQByYiCHEdOOLHTKQvOmAnhJ1gHFhloNYF/FrTHLFEsPUxXmvNH9aGFBOsF19SopY
V6U+wG6A8ZhBu1X0r4SlSIY4qsutYTq56kQS7J+yq9+bKs47p7PqFCXopDilm5LmhvJJcRrlVzWy
dyTh5iWYrWFurqLZVBkQhdJONh5Tt0c4KRFVZCwLpsQitMFaeC42VoIUbV0im0EkDOFFzq2c2ii+
X0Efl91RScEab8FmOX1/KehifPm8CsOLWxVNcCjVMVlzHbEoS6+ttZuz1X0Pib+ICe52ZGTs3edP
adgtQIdUNRPwD9RSi3PspK9pgQWwomTAj9BsT5OhXvZjboxufMn4Z7eiayWQQY7zpi7aW4PGbcFI
BeLCbnOuevTpJ8Hpg6boPvVd5TBOaX+wFd4Pj/gtKIx4FW72tq14Z82F87uzfVK4dz8c5K+mb5Vg
nXjxcjvzRYXwJAJaiNU8L4EI/gsPggZEANJK59uRaZSNR0kg5lGojfysbb/VDo/YIw5Q8QaOlv0J
XCyCfo2W7sZ+7fASI+bKrs9YGaD0NzwJCrJIhWY2WCyFdJkgSmM8uZ91PwShgezZpIfvDy8oczLh
HtRfxED9+aZ0B2DnxVXADz0SDyXYumL8C8SPfz7qcNe3TOBaXlecaE7hVW3gg7ISxpMLRoDirmle
znhbgeqSN6fP5naWxWa7RX7DN1FnHrOyfF8FdboPeizXKFjCcgg1je0R9Kt318/wvqEuV/+345jM
4JyP2WqpFF26N5C6M7m3sl0HDdU7+qD4mzNpx+MYC5mRQoUdCHa6RsOM3ovJjgAMr7VFj4h/ViSf
xNAUcXByA4Z73sWOX6HJmPeyrVgjS6MCuMeIJrVPtxkz+6BRX1r/UATBAHiLnJwNQKszgFjSfE5P
Ol/GQj4HNSd0popoARImsPpIpeeqhuZr9zxmkDYkr43MFtXKHFSOZYrWr+ucoYqf9Hje1VgIcQMG
kg9o9TMF/g/1ApODXR25b7R/U4HC72CkIp1bGUhkCvQm+CAwBX8x7EyKznaqgenHwzctltEukhAq
hSjgLFSqxESHeD7xIK8uJ77b/+62GfyB+iiJqQGoH48fQRMBaWwk6ZzQMbHCCQVwN1w+KpwLYSHB
hkhl4uRRHHqQ8UfVot2CDYOYwhiGq7kiOSY9tyE6oHzbFNml4wUoNl0ACYQEHUMAKHklJLNTw7Hi
gLC8xpO9lrfL6UWcdY4PqPd8pwFWx2ccBA8tXZID86waQVOROc6oKdkA2UrP5kvJUawsmYwgWd0y
ZbI53QBqpI9VGG8DSbSyGUffXsi7XaHJb5J2dnvTMo7XoTTkaMzfkYI+1nifnCFEv1JwxZFbBhAf
W0b8w9OrXyaGskzsatOIIAkOrCiQbBGSv1mKBgG3f44FSEu666MvmrazttyfQYe3Hr/xbb1LGrBJ
/Zz+baUE17v5wa26HrTLvOxwKoTQCdFoJtD5Q4vYb+KnPeYrxuMaxXqUVWit0VwK/2EI1zHTHKPc
0ZlIugbZTHG//l9uip4GA7T7x4TECh0nH3K8hYRJ1YkwHvsOtx/dVj1hxVlPHetAh/pZhnL+bP35
kWlTgswVXw0JQS0kAw3nOZxZs9YOonQRoWYco1YufwEKDHPEHamhCYEUsiRisB7YjMK+WCuPaBqV
CvmJ4R4FXtPGz/6SaYMSo+icCZj+PhqGvhd5bv3+AQcstk+wv/i9GRRY/J+zY5kPJzSmbe7rqAhp
nyzDOFwohSPtpYNrDYjXXeUcB4bQZWMx7cl5/W7CMq5fyliPOlivxkH7U921adfTcpGchQB6zfW+
j5KTIIVTrZZY4EgiQWOoWbUDX6kUaIrUD9wBEi230AW/lAGROidWtx1OfApLEFbNcklaL00FBqmU
S1Emiaq5kfHeMQYM1wLivw1fOpl+N1raThFPnXEpWwsFAFK8YbKYY9E0jp2qfgY8yZKPwQf3B0r7
CAIv5OWYUsw0BIvFEmAabhA6jyFIqSPpjAVFaxAGamP4pzYO8gLsbFsZEzM84BIVldUb6aImJdok
OfqJkz4L/kZNxNuTw1yUFiog9G1mX8Cwy+hu3B/3sHcnV+TPDXK7nT72MHgtMUwjYnDQNAPvTyyi
MS63CS38YZFklgQLzHrbkwSMO7JZIaAKqyFlsH/tzNqaxo2z0Qj++7bS0rNvqw/Al2abIpQki+2j
yhWrYoYyCtcw1zxZSLKwNItZJFFUkH6hOpWMd/cY3gFcVXHGXZkSuxzBi7DYZbHJOwrqSUUUt2vL
eRirwdxjBXEPkcypVy51cERFhHeirzhuT3EX4oKlseaA2sdqS2kIxe7CjibgWk6O7yvsfNX7KN0y
YgfN2SRn76IBAczdZtkkypUGQU/bt53qWivPSy71mkEmhJSf0+b28I30dTNZFDMXuNGQuZiaQ4ro
fAfv+wpsMS5eEF1u9cuuE1ve1QCkUi0ak94zQ62oCkEQ2eEp6bVYoPoT7ekhUe3P+StwpY2Im4m1
JHlHvT7oabSDgivhLH23kn/dQhxQvoydthHagwEpj44r1qMtrmQW0om0nJs28NNj9fL99Aj5VRSY
Ke3skS01zg+Z6SNMb4Va3mNNNbsIbmzEjmfSzXr32qwo3cWEClTl9af3XnaG5vBM1UB1BLj3945w
D+ITTQFSymohpiIJvRo1mf4orBc7QSTfm+yg0VI0GnCu94rQLfizGEPOIcAUDgRkoKTdzBfiZB7Y
xa1mDe5Dy5tzASFtD59ITDsAuJzY7TE5XW+ntdjG26aqrqg1hYwnR7wrDDKQzpsxmKyXqpaBC0t1
B4PHylCoJ3tBCnMicZftGkDe8osf3tGBNY0P98FedB97IQlm6Ujc44GKlUfrXgZhxEpM9RDmYu6i
6CUXEuhyRdb2XsYJyadiTjAfJH66jwW5Puh4QQ78Xoez99lBZs3SdCWfK0HeyLxY8AORSqcw386D
oSMvBnRaieczjMPIWKH+n7O0hUCk0UQGUmfM7nuexOGS58Kug7NGnifZ//f3aw1wic8+QFYElLfz
He0+18Yzap/k5NGuC+HzzLFgx9nJBqIKthoiQ4XqmG0N2giK8QcLwm3wOnf+zS0XDmdnmSaOs5Dt
32bL9zp04jc26ZtnSL28B2wYBqoDmxk6UUnPDdzeVn2eC3RDkQg2wrqvZl5HXQn9F9az2Zzsmvrx
nH9PWhDFg9ns7hWdVCWrIFmt7qTa+SJ6A8w9DIsahrZQATM2XH0jeBP2MCvXuULd3nj2dzfBy4qp
XQ4PONcmZ19KjmOD9I/52CTBZzmoY0egb4GkdcjC2NDPSF2MDv6seC1/KggHgaWaJyso2vQMhlKU
zFLJKcSzsLJK/tZ7cv/zc28iXCo8WMMJvCtGbqkObdL7kUW2Y8snzaJFIdwU7YsBeJB+SMxk+BZT
Rk/8T3Cw2E6uAW+T52xpp0Qk+3YF56+AIJm7DGv9/JZWnP3ve17JlYJlksF+uGIcNs9V7cEBOCCy
hSNr5Ju5LCD87x1OudQPmcQQrNbwUxG6hUbNv/NgKgIRSNjpH6H46dpDNzeYfYyKNfmjDAZLcQtK
73gmkWE/IsNAaORFK8FQU/7ACK25PBjgml3yaJjLpf6/4S9udjoXiNTEvrf5TDuZ+AWxVXDBzzAB
Cz6VVrfGXT3pZfZZvsjJ+8E9iiTj6+vaBJCnt4WgufHRA9SBwSG0Iua/wKQt1Sdm0UtRaU3pzNFx
7Bl9fb0+yDU/ngqH7vYwajEnDmXY0vkhd6GF/X28bHdEGEDe+qYnAhIzRORex8R02O7q508TIocP
zvwJP3qjO60asAlMHg0U6zYoF9BaEIez++m6/yhWz8TGCTnc7ITGsny2R2lXXM3bbtNZro/xw4qO
i1lbF7ld9oMXw6yuWOFRcjh8sp+uo/aiEkZH+Z06qZDqCejUQq/7ou2n8C2AxocvFmTZ8UYL4F98
s8R/9YM41qFaSNoIiPF3Et0fwxK0uk//GcsB5twGfvbrrTFwAE+lLAXQJYTMHs69pLCNqVTmXViK
m11GkCLqw0XSGZ07ouMi8y+z0dtbRNRa+GGqroX+xGiZ8GSkSDmXZPn4BTdyRx6fabEv/i0FOGcs
wbn4uwuWFXRUEVW9QWiDAmXBzKfRKL416xbXiAMmzJOU2zWs26RZNvQ76QQ7JIKjc/+xhTuCktBp
djV+D5dhNwuQI5VHPkYDVhRTOp75/qWMXsBp6nOToapaFH/xUefuAbNSWreSIKo53n4LE7GqB5/X
CElxdLHgI8AA+SIcPSYm7r/kHDzbv57Ol43VA7XCLThwdiAuPThDGztO0ty3msgtmfdRIv96hCMp
D+EfweKd02NHocCDzJtYr/wr2FUCwaHAnVvXhdIqnbc6oEmoMICH5exqpShJYEmPwIvSle3oAm+h
F3YZTEN3zqW55UKbDYO7vdAXDeCA+8tYVPtRRFgD4NJ3tplhRPK2RKFtlOSwowc5g6+mAdVhJEty
emfzBZUJUKEL7kKmil4EgtWwxpHKqQDhSGpdLA761pVGAby5iYw3P7gwXIZ9QlFU77iEQpb1FToO
tLSVW65f9soIj7NSSd66GWbwKoffvIDUV1UNzinMe2qelmiRK/6tKHGmBnMLCIV1vPdtkXNb5qlW
CzMZQOiXBPWle6FjkKOpxT2uV5D5kcHBFDRD60hPCEJl1ck2UU5V1DAQwYk8aT3wstVBBTgqUySr
rqQNdeFLqAN1MIBDcJqwGzaaDZnwX7jVb9OzPbJbE5naszu+y5S3SIFw8mfDX8sYwIL39ZvIktgU
ojRKaeAYplfnjLXiQ2dOcHhyAjykh0rI02tn+2onZIkdIT7btK5eSuX7yNqNYJh4PkfZbFg8TI+g
irOmNWhvc/HSUDCZ3NkwSphFL7eKM6VCgfPbqEPCZeKiirD7S2bb/Oo7ud/bow6vPg/KI4NNfR12
k8tgEsukZ8k0tZnZjJkStIVRO0f+9ZOIwE1bVZByn+V3F/+VYG2aGJ0+LX4Nr/WuhevhJOhWEM+3
FxIR9FeBeRqofLzuPY2JFC2u5KlE7iCE+N3KBFkYocqzyT2AazlZMRldcG6ZGFio4lwyWh57A3BJ
sXDW9FMiHkEhF2S48TMSSYB6vx4qS/UGyA4x1Yl8T+gwzRKzh/k464ef3718danyv1fN4jtYLSgk
Fbeo7FfsocNPsNGuR4olUgq7/MSixn9drlLgrRMXDGeWaz7eXPsob+qyh7bLjy3TNefRikLA+0x3
mJMCw6Jh3VRqbLvIzlXIWgcHTRKyrqVOUbhwX7qRd6zjDZ1tg8b7lbqqC5HCp/r4i4/4mD5uPY5K
nj0vtR5/d1NUMj0M1AF6EadGwQii422HGl+kpKY6G0kJDkdliwavfC4vI6abG279bZP/C+jvnX5K
4e5dQYaW4Tv2ERLRN+0oLecexROtUFJ/acnAkp6YYCCRKJ5P89LUEE1sPORK9I7DrMHxBAviiyTK
p6etaPKzvql0Kl2YRfCj+mPUJXOnbWM2v7XZ2+JsFWsSvJrRzEa73uB0BjSeXlGL5tDDbXik577r
BEWro5GRKnntxrudU/OwvkepJzW+WzqxX5f9bQbb6F78NWNKYFrGhb0CvpNt5zcDS+eyeHm0kiO+
AaDLmhdJ4eEyN8I/LN7Zrm+Y5zYWSPjbpJo9mUDkM95W1m6Q/Cw6sS9Isa0cGPryg3szo+XcIQhL
ro4DNVG0nUKSSZQbdun+EjKpZXMC6vMpuxFgBAVjbKnfbxWW9abtJqfa29NnK4lj4+nqPEb6G84B
mRCNqyYmCnRU6OVG6fNZQpSX/S7vgVZG2TabiASz7XW7p4NIJWYrY1cy9gc0EXJcCEd52v64rr4Q
OrmwFPsFhD3/+hR6PN2TDNsgWcL5655/ILj9li0/KdKcKRqTUEEiFuSxAhkSi8f+H0UhWOmMMgeG
NQfH0/weO4bQp0edKz2MC+kh9q5RRvgHUkB/JWgn7RjP/jHQ9itp874jdwULxRgUMbwtRE0UkmoO
uQbNePQ0rVNixnJQza+Z37ENZfbm9kAmkIXTWEwTlF+LYy5MuJyumkNWoQ9uPVlVSyOj5uvIGGjN
8MF8tHEaVFYa9t5QSuU0uiwFAc5NpHnQ44oQKqBcensUrXfYdjJHMV2X80MIzmmvh4KpLuh+b4cV
xwkpCYCMe2mrJ8T6OmyZc5AXlAsSr1UjP81ECUwLtRKMB6y7FqPrOI7jpwWIwqQcr3LuPoU4som9
swp7asCOj/pxJLuB2v3bD0URgvFD/u301AHOfZpkDBf2jZrGIK6LseDjDOe7i/6XLkJN/3MWEJWZ
le4ZSMl57w8BjNVWoTdT/s4IrSTB87aTPw4IKdTn0aWa1yZ+jDZqLrO0NLlClppXOrOC8cckeuTN
1b/LM2Az9X0shgIs7r6cUsa8Nr9IKz27M5jAHR1HiKWprdDIqOUoBeuf4glSUx08huZLGocBgV6+
jhxQItFAGAZLLthyB6TSUByVIclJPqCNK7QHvLVQjHJVPhstIJbDj38kHEeSpCS27Z8vHZcPUc+U
ZHXlUW5vLksyDGqg+09luGBj+jIvrNX9swlW+7vaQmkYGFSw/cceBVDl5x+CgqcL6C8FhBTyUH8G
K4KX5i1LeWyQYathhfDLScn0FRqZoJOT+Udx6ZIX6dyIj09bzQ3ZJLfWPeIfvwES5HV6O6mHdDlW
UqCE4JwKojnX5FPLQy0gewYmhlOktLZS1Gx3kkN36n4u7VjFZDmlG2Hyf7XoO0s/6EIjquz2PqRh
wHumrzhQ6nbhCIHJc0vMFLwydssD8qU2zoZ3QeS1kEba4xzT8HjrXrl5Lwop2YRgpUF6Bik4FuRb
9Kk5Xr1Kc3+2tJcdzxRZVu9Xpw300k64qvZ2rtQFZXSkDyaE5N6zCfSVwDgSbSQbMFSIdn08weic
22ozznPV3kUX5TqoDL8hhQ/UKSDgPeZ5Jl59HdEVbVEP5tvXqJPdixLH61+JJQznH2GZ2NhllaUW
3us+c/ElhGkgqNzF6qq3uxCHDAIJHBa5exSYfh7W6yJTnhcDnwFGKwNJghflVIW87DSTncQftC+C
OqiqYPRvbd2KfbywcNIDdLtx2lohMwyzO41t1wNih3rHvdgO7+ip79PGpZCaniu03wJTR79UIVOw
d/zb760Ft+kB/uQdScYGDHQdp/aKvG1By6lBEHAttVtpIKE/1nnPmexku6eQloumq4Cty553ElTf
9YUuHXHYI1mWJo2nf52vExYfNKdKnSr4HxOKBWugyBnToKhbj6ahHn8Y7xxbOjfRf++yxkm+b8Rb
BvkZa2Cbx6oE/Y5dz9jQdPf84eR5YRU/+88IgJqvZcE5nOeM9fmw/DLNhrjKnPaQM8d/Ftttnmr3
3KDRHId69L8HauD4BKVXDcF2ihwbi/upF6vBzAuf6dCWFAo4pFdWM3x8r8997qAnKQDr+vftS64Y
rSr0Q/9rk1uiIPAGbmxuB4+QgqdKbLousbWTrfoknctC1GFxw004/Hbw8/R8wtR7r/K/hMPxaoSD
Wk058PIdGcwEJGYt5F0HcSVnSop7zH9OrMRfZQmCnmLvrsyIk3ZzaRDw35iT/lyeWzXFOkFWM746
Y5R5Qx+HU5kJAAE9sN67zAAQMsBKh5YBTBtG/QIiGYFBVp9GmLwv/iQTT2RntYifklAE0+oL68WW
jlS3zaVlSS7afEXj9Zc/QmqYGbysjRqHaVDJePoIB+nQVYgoesYnCqpEzY52nhdXNyQRP7DUD94d
O6fvbNJoS9XhOHRRctaMxz++zAyW3aiEzDoPNO7DbwqRZpWoVQeFIQfzfuJYc8mTI7HcFmRLqT1X
29D8aGvAKDMThVb5+chtg/P5tLQ30FIEPygEVpa4LxlWEAdI4qn6m39uQZYux+RkIugDwHpSVyQh
hSeRqi2RqaH4CNPkYzejvPdet+BnPPHKLddbFrAvG1Sgk2S8WzLuM/7Cg/sBru2mC4SRaj8Zobco
Z5vHsnzAB2lTD54D4+BEMPQgioPjQxumO507E+3+w9Spk3EEDBlC6mkV9I6F9Cxz6vpJJWg+Lo7T
4ZUTboZeleKyjXhzWA9UHdnowweVn8NvPNtSNVQU4jCuwXfWIbxvZoPZ3xWL1jJQttrPSeSZaEbO
nHKGCpQt8iM9ge/t+LR3CrB8ePyj/3ATh+qVVp+e6mhGkQ4kIaMmxTtgwdSSl+nCJE5/JaRCQ4uj
m6N8eiMj9gV+A9nlXwzzjUc9yi5FDp7d+JBcKKPyIjMHQDhcTkv/JFp0Gz7ZF72c2kCmw591s206
pm8e8HYvyR1hGxeidbhHSCAF3KLJpuw0eRsH+iljQtGg28l/v0RNi5DXVIrEeaLuk4IidF6Aeolc
ZGIIVjeFZB8Iylj20Xle3vZ+9LgCUxgBV6t0Wa2LwkEpPxBf6NNhU6hdk2TK65cU+YKtVZDZogpw
27UVzAWdyWqVc353WUYm31+TiCbN5KbtKA1C8aXEb93YfgTOZinh/V4GV5S/+FGrDE9qTzTisD5e
StM51mLkvB/7jGJawbd0lDY3R1/D3F9EFIBuXOQ5rrspAyifJIUfkimANBC3OqB1IT56a5uUiHrt
AS7mtR8pQzmqPznJNewm5xyqfjifbIITJlJtgMKAwJHzFcnl6le7t+XAFWp1yofAEhiUBeutfHZy
Ph7w/Geg+f/hRvqaxzQ5pRbgSyXxZrTKrdkEDRobWPV2CZalijFu7eZmmBonxH03+Ajq4WusXOu7
X4oV6NS1g+7o1RxQ3wjRByAc8XIgRL+ZFQ2vcY/dRQLfdR6pNUm/41g7zhntmv8HOPnPuTfcZvQM
W+2xb+117lI+Q4lgjvCoLtAEtZSBRTp+ZzfayUFA975pcQw2/Y570jWKX+O3fkSiS9doOIA2txoK
E3TYfxCLr48joGfAucHPB0NjQ4XnClBMuEI89tbpTntN8kuVdJd+2WYtJUu3knWfNQ+9WRSUJbDL
4Bzb0qj/EgYtY0XwFxtIm9TwWvReHDu5qtmJgDHHB14HloJLQdnj7FBe2Taip2tOTNTCGaEyRkqh
GoYU3odErioCbCN0gqPNhb6M72H1qzAR0X2Z8arvVUQpDBs4zKNiBKMGyIqqULGv8A8NuMVo1YkW
unVCsM36sVHK1PwoMdg9tlEnoJFnPNQ1AJ6/OSjqnXPDiWNxeokxiWYpQ8m8A9VSz7PRy61E3sZu
yj82Rr/kbWpaqi7V1HXWRif0zPZ9JsO0oKHQf2WLOa5fY0JpQzXyMAGdcHZkHOufKEz/Q2ClcHAw
BMmnhU46UTOHQqL4qGFdSXk1mygsikvdPumD709z6zuftZlP3sSKNns0Xskj0CPUtY1FLWKnlK/M
oAGjdi/H35PWjGfME4vjzUGpGbSfgx1GzHRj/+Xw8ELCjjn+gihBi6HnN/07ZtKeG6inRLlUDPbJ
z/ML+ORfuHN24+UYazASw8oObjJLaVj6PKtZ2JKXxw8rJ3VeqQIT/yikWdDd97g8PdEa2e6Qr5XF
tcPeEdVVhK/ywm5fVGAjT5tNZX5NGBFyBL9BnWM7xDqhAPsj8toWAPT9xBzXKM6nFVWsKq8n/VPo
/Gcp4k70vgncOZrPW97XUQCQPkNgJEpT6ibhei5orbR2wzVI1S5QTyyTWF7vhhwy4AOd0olb1GPk
HNwkTRt/cbbkIkf4ujzD0RQV1OGjvNDASUjOAsSGUWKQu6yUze+z32RnPglLiEDulruEuDyMc46v
d4MptnrBbcghkk4aqA+9ngLRNnluA6n9MCz/y3HXygrxBjzqo5gY1QxIwej53ZH6Hqgn5rdUUSm2
K29838SFsnumWesCH+H/ht+JQqT1dAa+H1aZ/kWPvipjbIuu9g39jRLp4ax7/SqK099LCedVAHfb
DLgUyJ06VQYUnqtIlaHGNV+R4hDRiVIMoQOKEdzmiJ/W8zD6pkYjz1TPlVttRsOEBgwFbC9jtRU2
zUyXAciMT20g2cJ8nttlNdho2HVZ7JR9R8oZ+SnBfc3RDl7xNaiZFze2AqLeHxgMyeD2XzFY3Pfi
KfHOu3Sz4FSTEgIJLmKnM84yZ/sq0OLQMTNHSYLrO8smQn/0/t9ERcb0joCG3XyU86Jc0wbm3UOq
9Fq5yz1rN0ye8ycLG7LPOyXJNjMzsUruGTBrJmnYFc8cYbToWbCkL/K7BBzYVFZbHuMA1gwtoy3Q
JrzABGYhn5G4DgZXxWYJ2AOaiaYR10r6vnVgAAJBQX04XAstwcFBHxl1Mq1j9RQlduS7oEQ/dapv
h2oxAhqGoqvvgtsQaFMqNptKYr4jvMoZa2ETYMSxkHh/3in9t7u5qftpXG6lqIhNrwfyQD+46zEY
nomBLkohuY7pRFCnWIGvQPfHicdjfBHFFQbWPuOC1WnoePrF+r6uz7yLgdWGAmUHiX2Gglddx903
QM13Q+J9ZucQP8BQ0FJaVYZ9Kah/0dfXWVfRHuUcFvCWfcOZfkzlPsNYKvWZdztvEkaIyX+5+G32
qck7ezw9AobvmFIrN29O5Uq4Os9+lNwSZwxTZXzIHVPA7vMXgmcAiBGF2nb6WCX6o2dHNJGybg5C
FHdveCX431ROkFBxLzdi6Aomg0SbhijWof5DT0+vDfE/uCZ9wPv4eLpUFNSUh6q638iocP7ZTH8E
HONLwg1mAvfotEUqMlJm7NrUblyZPkX5xXgvegITYdJ3s4WOBZmHWB65vpniTB1xpH7d7MiwAsj7
HzzjTYsEv+akdWTZB3XeSXbQREhGti61qAGDKNuSEG/avZWIOKh5d5gEyvQGRQ5TaqiXaMqncfoV
+knTe3fXzvG/yKqZkgX86jfnVUjOQVhCd9U4yVtL3XqAgajAebRQps9ZJtXrSp2TYBhfz4SC5U6Y
/ZPsHd+4oZcHCyvqE0ft6pKYAC/ycAyJ/qEuJho8NHKdk81A3v2tRAf2m6Eh2AuxeIj1QPuYcsAN
9J6x4xlxqP89ed0EMTwmjKyQNCMLyOiD+b7acR/XtB50cTxNx0QdlZi4V8C5TYACmkeIyTiKy1dR
BF6bcGdsaKrovNokZApL2Mb95EJxX0eJ0AvzBFiwzf7CMspi+yfNT+rLThl8pZYuxbTMWehPadq1
E6zNMwqGgv7+tvmazT8d4akD5m4qEVS6ks4+ETJ5fIyoPmnbKjVXa0L+Jt5EKloqfEM9kgGPgbH6
YgvjoiD0a+Q9EG3UMyoxQDVpxKm9Js9cwcK87UpjLbaJ5wTfhZHi8pwJv+Y02jwvUx9JMGppge0i
SqhwfwyG7JEIh/WFgtL/cm1ce995hdAN2FiyDDL8Ap7sJskzgEX9/v7wLM3xY72m/Tifb5awuSk3
BF0YU8wbAH0gR/U4E9aMVRbQIBRYWTQM3r/qODs4YU7C+3TW+Xi/CPQMI1KoG0b/rbVI7Qr1D4+B
KPb+G8shCt7VaWsaMCjBRQN/3QFeFGmbor7LQxiA5oqQ8O4z2q0K3ZePAMPynTtHG1N0Vl2DMOHW
3tHFXXqA2HkWgyfkNivf7G7Xcu1rKaev16ea4F03dN9s+Uj4ESWccf0GZlWb7T9xNTpn5MKgwJ0o
Yecz73HSFrGlVj/8z1bafZTc3ng3U2HudvRfn44df62D66ZVO7h7kHzXA7E24Litfuung6M3grRb
SCLw0Z0dKYEbOfuSC2j8liryH+VfnNeH3+r3IWXOpn61Ttz0LcM8wqR4jfTCZ8EJHnkVO3sIYAtV
abYcsbCF7GXh9htYCjLfoigldCEl08M67GCMoOwMyaXaQUWzYH5kmU7yu44BqSGpoT0bAftglczT
OlSrmhG3nnQZj15sukuLUnZvbEIlUNxVDqeFxDA259D/TYGzr3+Zpb3TSh0jMl4/+uYKkYuBwoSd
E1f7y2xzvDG7AuytnK0dnLR1TDzB5Xb25ub6NbrErLB3ay5njYbaaxySJ9bjgxlIiYf33DJv2W30
dmiE77BXqpOWuNZO0CjOw9LieYFFFJoSaWJtZHi5FUqHfkAoBUOliKeH0rYgu/3EmpgGYJe3glwb
KkMpHMXxyap8PHOerKuYiV4YaeFMFUU3lpa3eCHQtPJxnovaOOLY2aOBvtclx5T8EC0xnpXapE9m
tm0hQjwWvDHOGS7hQKr2uTOmjjb5PX3lUAIQ2YYbI0tRPXWBSliuDl1eUVaHzXaJ0Tp/yMEN2E3t
+pLUPon6fqgjSITophyIYTXAi8kJNqnoCa+Xx7BZE9D8oxe01ZEyx8+aaKWU1L7WboSrQ6JpFToB
TK39pWIl5HLdzcSCFHm400Klj1hdH98iLxQjwr3LeC/zaQaN/8JHWTZzqJOoUOM9ZjuWIAsVOWJd
zPRTVWnDAxNgV9Jd4KtpFxm0OnyWLDQ3a0pWCGhReGmWMsUFPH3pYcDD1AZSQGL3XHOfZWE4kANE
RTkgfcqkC+xwggtX1l8SyjjeOoI/H91NAHP5b+cGB8Orr4a4FNbP5RBQ7Izz7a7rowWoP71hBuVE
1bTfE3Q+1ydUZ53bPPeC8SqoMnagZC9Te/RbiuCq8tPXZpE3cH51aD/KFVCtnpH21pluGd8rAWsq
O65i6WbmUEK2KQzjmGMVuIw5IqD3mGMR05SEZORXUZtDvHBCLAWGrs8xelZoOReI3WQqy97qC6IH
Soel7NXNVyv97J7LMFFi0w79yPsXGvzhUGyWtyQTpSEkDzv6h3exca3fQHOohEOkcgf4Tds2cBqM
usKxS30xPJP8YY2KVP224wDVo4oka8VKlTkLpQ0bFe835rS8ktNULmisaRTxKczmCZjU5QaRZN66
6WTsWIpA+zgpDzLIDhtKlGxeVmgciMe8+4vopc1zh240SGHKc+nxanj+f6hIM1b2jB112StiJ+qm
jw1NEqqhZG0mej6j3TYpFB+H11wSdcXstWRmCx9F9k/LdBmwIL0YvlQU+U28As2VOUGh1Ba5bWuW
2A3QwtWZeno89lqQP+qNfqhCbt7i4Bv2dfUTo6Q/odQr1Ln1rcVYNoUfvG8uIm2fSxCUGZ8fux2c
y1ebILgTfq/u70cKYU/MQGtHZaJuar1zcjPTmqW6/FZODfgASved1Q7V38AFF/e122r0wumdfQ3L
4IWZ8Qy54s7uqTOZpv++mUyfxdnTF5XbxJjtGXVoI4R6wAmb9SQS/t5fAY7Op+YQfgDDMX7+hDt+
3G4quIxCrv8m6mabAlg1+pcLvkdTDgRXBzyJCYzJg/x56Ntpxa/LPHuwbve+oqaRYvdnk7e3IGmY
9zQOHBe0XOhTqbJWoe9FErp3G9DROd1RS5qGRuUdawf+EB8lsYCwWNkM4BcNRwIz5UG80vwz5Z/w
CBq3vEImOOJX6xEBVlgFJw/4vjpY1hGP3XdOH06mU3ORknhx19+LhnWKIGy8sgBPdtFNIT+YsGOo
+X0/hjrr+/HPzjBRH2dyui4Ym3SDytdPrPAMfomLvJm9XIN1y40qC4fNXxj3/ZglId/F9RT4XDqZ
KYA4RMRImObPWWW0Qmcdu88hkeokCa3b2wfQppgFZVKtVCqJc1i6EV3v9qblBwhdIvTh/kxvVa65
jfNxfvvUynCvjYys+8Eu+4FuvOY4wINiZGeRpxeR4XC5mGA4MGav6AjFyFHRKWGlF/lo3+knm05t
8dho2my0KFBQZSz5HDUIDV6wX4EbJ86AlwHeaLnR7zd+/QTMXlDKPtVCwebeFpBc70wzPBGxucPP
sm028fCscDiXxYROLgUZcLiW3BI/CZna7gFd9QsDvco/b0SjF3R0hRk+9Tsq1ZgVvIxjNLmoORxb
MpG50Uxb6OMieWm+Qb0cU5cfojFxao7j3b19sBDZaFXS4E/BJ9mTwcQIH8KR1ULXodkCp+1isSfA
9msr6brGn/cHaxtqn7zom3T+mSSrTSB/KGIzYam9K1Q9PE5+65TiDZZ4NjvjkJ8Xlm2Dz0LGw3Jt
sXMScImGA5k8mYRdBHQolTJ9/erUEqwaN05oRBQOw4khBH6lDTjJAp4CiqNtp259xPBpFpPhDW7K
CF119m5ZePLXUji3cadRzTnPhzOTdxTcUVK3Q9OcSq9gpbR35vbQFOHbP24Mmj4U3J2GNYTc+vZa
mOXgrH0uFDe7fustvjZaUDzw/uLeskS4pQfKRzAVYKCDRkeWDJQBChiHYWWYWUgON3b8rOpQd744
wzvtK2e1pxW+uxnlGmd/QCH2GgxggUPsMZ0JItSf4YzzYIQRoEW0A0HPcSzJ+omoQZPAaJrOkksR
AOVyhxNFOWJtjXmvEkYmBxZEhaERDJtx8Du9PINheu0RHmjeRXJicOQCMoeEmd3hclGm2I0dl+mH
su6dr/E7IzKDQkF70FAbgRBCjFJtUEsbQoGINtx+LylVHGaKx/VG70nuqG+MoMKKeaw+W9ZSSfY1
90IMP7iLLBpBYrDSxkVKXrrOkOr1rGW8Vz0uQuUX3OZ0XxFSH7YwXlrQaPRvzDJfo3I7XayLcng3
AQv0m0ta8pYMECe/RB2PrrAfh39GERnIyfXdPEd9YFKmkbZKcyrOb87pSsfNmLlbgFVMn72O94ol
oXG2Jv4HPUhddYKUec9w/QmMl3T9ZwAQpGJbf8S29MhoPl88e1IqA2PXnophwHrw/JLruhPKds7F
xlZb/cdb+Ch6V0wIgvmUBg7drSQPsIs+JsZKY4liQSp1ucYR3lSEfMQyMoHk4YcsM5tygpUToBsB
XOR0xnDm+By0aTbHSyDPvMZjpjNv7TadcZqlnkRsR3oAbZ3naEt3kGp7gv3QjVzcU55U+IyI6DUL
fRo/E1tLRzAaGeCrEkScFeT6QzimoV8DrB4xF1IAZUmjh2r9IlYnA90coQdlSyqavmVDqkY0CLEZ
trG9NOmaMcdH66KPghvEwtGpHgIVjFx3LXadtWF/9kZL0DAUdhoeNnNzxmWem6TiynmGOe35S0Mk
LU2dIgSyKXlvQsG9zpoyAolT80YarpOa6TW75J5/djfBq1BFyNlve6R8N6egdw6uyLFfNzcUAzn7
MZybPy57/7GNeoMBa43muGqn8h1oy6+0z2Jure+Zcg4JlnBSTmd/TeCv5YrmW9so+a++5sX6e1Ad
1NQQX7eekSMNx2kZN/zKwxoKVehtRepWASaXxE01aHmaDUR7liZ76B0duVnyi0HQu3tolh11mu+0
UqhvYsFnMAOUrGx1OK9rWGZEeryOO8CGQBOAfcHgZh6ZrRdz5LNT3JETFYCQ5A2F3nwV7bvrbDT8
XJm+XWBYVRGRnIteVBnqZraAHQyqwsB0OrQK60msG/KUqBDLKs1F4nmanvrAPjuPLXKpo1zFIE0O
9jghJMUCVjPukl+F0mmpwYj4oHS866G1EUrlxoQMXnMB/b4fb9GXgxQ4gfCVzG8KKFF/Cdjgf7aw
4nGeod7cd/TmzxfiV57coasWWEqImRlsZf/zjUfWFrWFTalomN9CajQ23yzRS9EF9esWoq1L1HGf
uHEH401QskAv+7MzVjzoMebDBcZkBPGwdTyRFjfn5c8Q3/YkGc2BApO3e/HiBgPyMteEZccBAVh6
HeP97+RXoAdne6krAJgYzIZbQdXc6GvQYs8jKDYkRTsE1Wpa+Ho8bwExjRQKjlYp9pmfyX7fYQAu
gNQYD3olGGLpxNJk7uHEHWO0gSz6E++T9D+Mrcry/4uNQFLhPcM7l1h5A++YUob61LvSV1FfO/Mq
DY5idSqx05xiQTyqVLqB84rLeN9t9jEA1r9a2Pfc2r37yOOM9g6J2vS8lWb9L+gPqrPNMziawu0D
vpkpyJtg+hYTT2dPmFHjsfrnZJ5cB8dJ+QHDG5zvxSQ6j8lwfY9flfaesPwj2VvYNQ4qSwyqVgRQ
zDE4fPWHYXyLqGtUVc/XblKLNnkSiMiDYg/3uT8MFTZTY8Mnpwr4cXrVWzjWbcHTSY2PVKVczmeb
MrEe25isy2+cC98g7FFbTQX4HNuaTI4skanlDtn2hBxHuV93zWqNObNb3aFvQ2R7oj5XfNWv1lxN
CwyTZx831qFjejDSDFKDNCR6bH9pG4qYk3ljoJstC7mmPiwKhzrGaCyRFCJ6qWKFa/wAa0V0JTi+
PTYt7LF+4GSHG2Nnp7YASIpHdBQCzMAFXEmz54MkBvZxReI2EsBQ9zoVOY0imPPgsbp2wBxxLH1k
56MTYL7qfQ+RQ3gHmmHkEIwVjtElT6f8IYbj10y/dk/yZp5h1DTi3KJhVGPqXVcTFTS8ttBX7vif
pCUzeOGIJmFmRE+dB6sFlMjQM8Lhaa1WX8y0/U8Skr9cQrPboWBetljAGcU8H+JOrZZK92NzO6D9
joeiPLT5Z/MLibG0ao2NhDRBlmYI49kOFY2pZw+uYKGe5Aze1y9EM05qPN6NdpXuOkpDJ9ITOsst
6jtFEN/1scP62cjs8Q0MPoqfKLDNywHpeUinWlk/7aS/w8y9vuXcZ1fPN91eUXkcLw17D4XbZQNn
lFKP3g5hEAiJ2jDYZLF4GtmXO6sQ2AGLErNZjPh6GG3/p+8sJH5EnJ+xxZIzPZ10vmDoV3PUS83U
I7HmTw3MYA4FCztg1ehf/qP1suOIuaJHv8oj7qqQmroo3LIVPtRJdLuJ2+KLJNP5M34gzprgNS6b
LPMNEr+oP7OT9Q8JVk18iINxXlUWQyGPUvidKyktUdaYig5XQArwFau/4zSbAglWgvOQnS4L+P6c
3tm2qmIPdTjsTQiuk0/soGq0mQvn9MIqwCJKKN1JDuFxEAheOPzfkxv94onhZ9lMMS4IMfP8daCn
KECNTNimw8CUqhhQXNjUJTgFzkRPacDBrMKbuTq+8QBKVJYdAxAHUfjyaQDlF5kPdaUi1tDS6zFM
oh7emYSI50976oqv4w12dyFcwhMg1VqDJ85d5+jGA+Njcv111/SFTO71JQQFVn06Wznj51ooqVjM
mVvfvwHYnWiuE+4YzIZZ8FeHz95Ef3ZiJi7NE0CR1LRH4AglSnIMXzt6TEBc/iRMcnNlAslwPhDv
0RTqMfyt/+Cq5XBOpzvdXqzFxEZQw/npxWpzejf/dq8l8i7NPRfZJ+gowg7EO9CITYDtjby6Qh0j
xWwmHaY5i26YHhio7xExyIepmbxxp37njNjuqf12JQQBlkX/PqQWP4ZVGfjboh6ZfXHLqZmJny0R
tTZlgBlT1W+fCYrfdqVoH1KZWjNV+sIC2n9GdrVxmLNFC8DSyt2hHYBSDu30F/i3HgvRzDmgJkRZ
C6AqvTL2/iRh8fhcIl0mrhu25NkSKJQuvCwQpB/54ZSBqyJYIPU1GDtfiesTzZzIHbsMsdaF3cQj
INJyv3JlM1pEtgEiIxY8tTXLy5NXjt+gQhmdDE1mUrLdWx86P6pQwvvyQOZXqcOO7VzCEDpOnDX0
+DZydrkAlVMoyRO0FdmTznDyzV/bukBKnXloK8Z7lLpWa+vFzfQgqoG9IW5kukPxA8ufCnK6zZhu
iHVtZjBEg+jwCJFfvIbS4vD8v3OBdt3xfNolZUb8XDczdKlVepZVw+UFjgzimtl+yftrLWKRu4oO
iiLz3sZaW/ZKcQOVlVz3e65jFW4JrsFm77BXW9dQbFe7mAlW1bvE0OQkQCUEmq8CYgB6rFMs+AOT
I+ay3JlIaq7jJJkKFKvlT7dExhr6mp1PaoYibQ9RBGP8FCCwbbHAOrNV8RHT0B0mFk9C3H5bFg2T
0gbUw08nF6gAEcxEKBQ4QbsGTRs5D6QpFYbztrNXBO62gJx8M7kGVpIO6Ql0OaGYQa7EadJztTVw
APTRVRjlsExcNrocdpiV5gF2aHjZGFJtJSyFhpwZkfNdgCB5v6whdRjMaIYhVeIC96KCv90D4Ksj
8l8MGqWV7X/9nl6dtD+gBOYfn95iUZt1xoGxkz2A9OF94hO6gzfzg+a+vU+Cvs3z5uXZRPeser4j
BBPWSUAuihdr8aMI+jcBqE31SbiYleVqBQE012twidKJ6uyfJAHmJZxdV9HITU2Yealx0eOrZwDe
1zq7WoArVFVBsxM6QG4t7liXkLWS/ZGiCOuL1Zb0b9Yk652F35cintazbvHLuSrxjGVvDg8QD6xR
hrQtaV7Ap/3/YkvupjWEynUU4f8sEKPMXuXgg1/ibu+tmrHUi4OiPjubp7GLLb0lWTEHfsF3kj23
0x+Q7TOQYjqI/t6eY6S/eaMe/4jY21wBwoQNkN63HbDRuU6f/nt2trrJqeZtI/pG97eu6XCpnnGR
7p70+ZqFw/+qO1OAT/9/pmjDGlrkBa52/mcmBNqX1MZiyv2uQz0b14FrYaO3Z9bIX8lVR/FGjlWM
9ODxEKSWSiK8uPgu+boHAqbyDczx2MwXfPrO66aG0G7A+Ax3eBuAmhfMOVdR2dAKYJTgCdM+/rDg
rNWtfqaXeTUZLgis9PbrM/4uk075fQ8CuOt8aqw0PfHhwMbDZF4vTLKlYFIB+U9sf5L8Bu6DBXQg
Frwv3nIb6NqfmN5q3V2ckYfekJ5ubsx/cFzE73gqMDl2rwCKMimu8xqE4+R93Cf7DBuZcWMOsspY
LxePq8S/PoO8Y7RCI4fcbJ59n1AIwx1iHy3ajDTykxl3nSSHSTPtbkJ0ndP7twzBdDR/UlfpaV6a
fjMvZhJg9Ky1Iqwnc6B2LJcoKh8Z9h00lkT3gY7B1f3gIVzrMjNQHCPdZJDQRE/48BWYDsz7Vcw3
yDz3AVqhuH+duSp0B/oi2tTiC27hjTz/H2h05Z+/sEVBmpIi70SxqK1uSfVwN4yj7o/4z9mCNm3M
uZmYF4xTBJpMf50BkNKdc3p5wKLBjQB63nGZcMS+yJZdvwx2WXu0BE5X0gL7XamrE2GFsL2IzEy3
DeZt6T7MOaOJKOqMWyCeI8MzsPPT0/7nmgUNOoAZgf/vzZ66zLSej15NLUef7qOWZ6fP/gEXGuO5
okSlmOX31T0yDCQJdrksG21qBgjS0u+ajvgg02DTwv4gDfHW8ns5GfBrVde8GEhXV0pNWLN7rfIr
TTOgpjRrlykLU1VbcII8bQd5mD9P1XqEAqyANkN+1w7x4XBE4iN047WDcai50+t1CoiJA538gQlP
isJWj3z8XHyHuftBro26gmcoAh7lx5lI1Uhu4kCiwFVxW3z3y4FKMkVQZu7lFbebGn5k9FNfpBwg
A7LtC8nRDediYJ+OOnswIeWdd2M5X5JdUMlH1/W7Egp35PquG7ASa9mtxwLLur5NVgKNf5SfzSBS
voO7QzvEuKOKY1CcHY/JFIbYRoVY9zGxShq4pcVNcp1OkBkWwTTL2kA44CrhrjLsr+4LICme2Uvj
t2G5Hhp6x5pr5GBCBLchSGJlbR8zjz/sA1T7/aUmOZ1WzFPPqPdEnRE/9ow6GIsuKVBQXJcAv7kG
OuCJW6HkbpIA7cix+DQRtoZDMkwAvN/abS/DKgWk4ufOy4vfeZ4svScJtu2WDMzuFOcUVfOkVPc9
wVNkZi9cyqEMnnM0jARuS339l21FXTmMkq2AjAxk095Ew/aQQmJWD+yrJMnt8QDPpG2gBc4iRF5f
qZ5h0pBzZl0a0RRIJeAxfzLjfzqJZ7gd4Od980qFN3v8vUZDTF9z/LH/fY4XiFIYasl9X/3+Boy1
GMvnXgOjI0/2ggS0FcfGGX3b4n0rnKPiIQfvNzp3i7cFbqKmkMFvaj07/XR/GYk3CGm4MVJyKuBF
TpLOsMYkP53FUmuH/GP1IPSnWwOuDePXdby4aUkgih/GpmFSw4lZAQZjpC75eI05d2J0FixMnyH0
WbxDxmYMtc3Fxgu3SvV+XaqUQd+XVhDsC6sSBIBPerbCmUJF9IzLZzjMPalejSS7gq8CT/ZiUAyc
sw1qmEukTHU3MlweSio5ZV5lt3N5O3FtVeII+WXiPEOkWMsQbj7cI5xIPyc745xqsmPokn3kpb6V
j/ohbl3E8c5gLvUGI12t00tDcgy+7Ve4unifqyb66V++KMJM2s/hCNIZbMPaa7FPdlTjqVp0y2/6
V5sPZQw7KxRW/oWJf7tOSCkIooD4RiRcIPU85BxW7OhAHt+hajAJjlBUrR1uSrLTF+AD8v6agHpk
FBeXXWSXFDuTcALUtB28FvB2gpDcZ2Rr7HdBHrw/8Xi2ednPW6NyOWZY1nz31iI8vUrt/YoLvm3s
4doTmg0NtxPLbfSN9kJO56BH/nHN+QNHvOeYaw8LXTZuE5ZDmhtkFThIX4KTlM7J9V0ph8rDVFc5
k7h1/EX94IZFE7fzHw+jheFJzXzB6oTmmT02/zc5+QeG8FdJcJVH7TmkilQDJr9Arp7BZtF0Jnmj
om0hjigOx7DSFOuXElCcaIyYGVEdgrQJaOk5qphVzkoWI9mXVsGB+Gy/BkMGKfPzeW82NX/mAZdO
0422La+NnOzCyuNpEvx2a0dzJJH5LmDeHQbqeo5Ik714g0d9NzkwjGJz6WfXNyj1Rtp99HHf3Qt+
tUJ3m4JAtCc4OCc7YBT9psaHmEB009GZEzNlOTPDkRufQPEHrRu36W7BMmHrTbF+4xDJ52CKpSm5
8Oro8iUUNf0smurHPYghffa3c/v7KLRpcuS2cHE2232P+lc9v4m4RDr/1M3u6+zHDOLRKywMKEe0
pnwGAxcewb/T9mxXSsPB2H+XUSBk4nqlfZwxoiic/kn7u0vv4ETLSdQHoqCDlH1K7KUiPSS+jZjr
G+OhRYbFgIxRcilpM0RoUk4WfHhuK+cNPvOyD/7qenkx5QmJNTiOMi309qkQmD3H7unI1EZ/lUve
/YvTnH3TCIavb73P6zgNIYLxJEHoe/a7ZTixX6aYDcgYYSQcXp80US+L1F8hol2z7PffowqxmcP1
B/5/zgRc1A3zxAxeW3KxlQSHoq3mQ9EPowe/rkmpck+r/C7VY+QprvyUPynncOCZoQEXQ8sGbIaf
f/ijMTRzy3n4DmJYW+jsJyX/2dImrguXEAHiWdRBUIj9TWj/LroxHDx49u1J/5Zx3gUbfO2j/2qF
50mGD+MZ8DNKKxRMzR866lKth2fPmBaQglJ9KUXFA0WDbNmr/2oJNn2iF9rezv5lyTZ6z57XVnBK
zmfb7M5SzMIWmFLSWVaKhKZAQ7KJUaoqKtPXmZaosg/6qnaichPqAJLNTNj8+60e2UdyccSXMRW/
yKqjSGQXxqo8I4SKJaTcJtA0V452dhezuc2OidwGxiTNDbQw49RznepCGRM7Xqbk3eccWQ2W8Ksu
rx5vqjDtzq4P3KQ9Rt5iPTIYfOGWZs98A2fxilKfEvAtkBpDIRDcEZYmBGx9OWXAPlfUjhHHJzgd
jdR5M5GYiG/KkCmOcEEP4s+GVt5eRWzkmXmuD8UgrmsJahbtM8bNLpZTDqwAiKH8SsnbgjovHr1d
XlGCkXYsDUfP/aCHez44wnuWw29kmc2c+yPwwmwGs3FXpw9ur/aTTH97RBWLjek3iqP3jHaF2Z9c
JS1dxJgGyFVzIoh3436NialwseifeNfqL9zfaXC2z0FNUnpKNfAnuwTz1f5vJ74tblG/T+mka3B1
LIm43GWxi+n2jhn79UNopDTwx7M1za7JPyqBuqJeOQc0R/5PdsHgUi6HHSIw3w8MLOjcJ1xSMNBd
Voe2WZo3ZKB4ARpGn1fSQXARaxI9eui5kINfRJY0YXEoRXruaH325P9NlL1w4opO99jIf2wg4SnZ
gJTXSGPPZrSFxBK4+9KgH+KOwY9CysnaotfWwJRPBTKSzdnl/dVN6NwLsWis9m3trLxmxmySxDMU
sRYDm1nMOrv5oTc3d7FxZVOe711fdakiw6DSb/0jN3xGyWNt2zSF7WEn2giZ70izH2GkROp2pCaY
W9EHPQ0ZcmLeioV+FdUY48WkXIjBAFAwyQm943SWLEByAhyAnuUOzVdRyHPKtcmeTKK8WlSf8a30
hRtkTiBdbZ35y2lLk1/GBhj7RFbV8I5GDuqzbsmeKzcJQ+eViBe/apFE8t1iyu2b2jrtDOp+Komn
8nb3XVtA7qBTLsxO678tqhm0yLc/3lm5/nucmwOOW9LhzSYcIuukSxoMHXw/RcED0ASQU9DJxoju
Q03/mX/b29pUpFC4XvQRWrSQSNKFVJYAU9Uh1fePBw7Mz45V8Ib3JWibA92558pL6ccCntOwzHHe
NsLzLUZMpJIVh1CXgMXQNBG1hFhe7ZDJHC52Ln23sAgZJyoLbqBX3MfgpX/2V4xg/NMmgw096zSl
FgKcIwO7MGTrKzcDM51xcBSdRUe6x25X1A8CYxxqSzWhtFSKfrrh27N4fdLIFD0XACop37ElFDT8
4lvjP2mI78+yDGCwMxyYB78Hmp4Vf1RXgsQmxKbTwPz+UJlUeAUYfsCTfvRYINgZZJ1RGBStwjTe
YMIoiNmVGZMIwB8bkuRjSTTFwsH218ZsZ/gzhx52AttPazxxVOEtPIrmlpSg+nBhBzx5afsbxX67
Lprz2GtJ83JgEyNeSMsMKQSvmGL8VRAQeMilRKSPVGlB+6h+QgY616cbM2zRHV3ukqLR/Yu1BM/e
r3brdiuM5Pk1kCXrPToTugYEnWGACXK77eLqq2g6BxYEBre70OZAd+xagLfbWjT9btaGKKf++eFT
VRg6U2rhJkT7EGBWZJDq3QNc9R+tP34OW6cgbJHGS+2tFx7fFaTDmRMJSOt3mgaTcjts1SM29xZU
84thwYDJDqG3TUSYRDXohZOJlj12Fnyjme3FtcaMmGRbviGYdPwa2j2o4N2ycADRvHerbZ8/2yk6
vF7oy8C8Vla75Qa7DSk21EbHn9ObNmjG2+aHB5eEZj/49IwL9ZniSbgaT1sjMhL+q4MCLf+PpzE4
eKwdvvcm9dPw1yfzvuHoIwblvwrB0Hx/o8u6ZeUaQ7/aln1+sujqMvBmZ0V/AW0gYTiMxGP7fW1z
HxebDoMzNRGumGANtYBkDWOtcCddrZBtG5rVNvKXCtbs6NBFvwz5j8tkszEh40xB+9HnEtgblWhh
Oqva22f5hyJ1iINTyWxvVIfNTEqhltXDFE5dq+J4yapee1Mlp3gBF3C4OMQ/IX/fMO0HcFZOeL/y
WcupxG6hFgQO78BwBVk0MHaOtM9VyiwxGhLRU3srxurT7v9XjoiZ0ZzLDCnJgXxKgi16Blwn6PQu
bhYof7CC11YK0JfXnrbvh4Le4UCCa8sU0k9oRAtGaOWtFoWL1XoEBlLwHhxhl4myCuVqYi8KP5hH
RtSFzwh0eruiA6Qy5cmoJael6+/3jOk6NMZqRK70qecYeFpjCCZ1z0/ehv9xHwrKOt7hv7wH3Bma
GnjlsRasICOWBi026QrDMG6IrIc7L1cBzIRIfQIh7dAYGzjDDMfC885P7BTTU9MIOJQ76WOChktO
qf57vXKnzg/2zm5dCESDu+z5CfMYHWtC+1qu164+I1adem9ekHdcBtHqN1Zef4eQMtt1d06JfIex
Rwq0zDbnpn5DZGh/m/StZylwyQWFHuNyASdGBfkfpTAlLnimLtvZDMvQ15Rhiv2R9dpUHMmuv6kJ
NOql4C+mPZtNsuydEJjEoOwIOzIYXPxMh15WoEsa03dx4+te/siLgvEJVKiWzXF2DLHEgNmpHPc+
zTVxmLJ2j5aNhfMFaVR8DJ3b7flh0Jh3L6hYEzIAtSSXHcAnquPze9OAJeHuqaD/Y1/FIyJ2H1Dp
bkcuk5KeTVbP6Cnw3FL3TK8qV/cuZ9+yPVuMNRMWWSLbPZb8U65c7+ZwYDQQ1DEvFXFJRkDwnuJP
X1bGbioNM3L4ABIQw+SYpoLGKT0raNOO7gdhswU0F95OOpTvHrc+5bqxKKSvGpHtcBrqcETyDhkg
uLK7E+cv/G1Ymy1RIrMCNt7bSEx8xbZ2nfen45+3LGdH8EDmiXdJEo6+zzyWHEn5HbXgjFjju9B/
1iDq4xoKXioH362R4J5VQkhyDx41h0j1Ej/2MJ8wUqBck2ahVayhNnZcr7vXBVwBmkh6n4T+Wz75
EAsm3/B/lrADvd1MBsdAU3XPUxqTJUDASJgmMOrwKtSTvOjjVGZC7Tl3LIsUw6N6O9RoO2fyDEiE
7/ia+0SpQBgx2NiuxUBOYmNTuFy6QyNXfhIKcAro1uUv3POFzJU11OtiQkBAMyP4o2xuf83s6iOK
QZRGXODWTR5/lEYOrOl++L1ej9quwC6PuGe7jNRJ1xXKsfeEG4/UlxRKJhzxhrbVsQ9iWlv7cy1U
WR+1560Ctx3XLTtcf8QW2hruIUFySV9DBdnU3h6zlCQDJeylc7K6DrwImOEMNTVcdJQDXHHDgKFD
9HkqT7Hjydhj4CFIkOie1TD/s8U3bPcBI3skbLonHTBkb9GmAZgU+uoPiYACqqpQKc6ZhOaSaJ5E
eU8BKrcf5PjZyuK/DYb/1kr7iYnhd9ud08s/CEiQyHD8DNm+IAtuALI0PcBnz/6toLyGw1N4xds2
pM4tqWS38lMh4hAiBRw3OJl3El0LRQj0xhTXNWnwy1OUnHAeRrKrqs4J9icgxCG/o4bRTTEIYBWD
AVpY1uUxrvSmH/5Xci6XVTQkQ8yyAG9kBzgVlZwLFfGBbIDdXUrrrVF8ZCUd7GHq61ls2yJL9NQ5
0LMpbMWnGilkHmIavFs7HkkhsrKeeLrDslyY5fqBInZkOlsIXEM7p25Wpsc3uIdjdYskSKsxBR/d
KE8gJjiCtwbJcEG/IN6BQnPJqTmvknlELbDnXy410ZA+GB3XyWdMVjUkGHw+lgytUcO/nE7VDVMY
EEiHdSZ7ih9dK+KSDevdsVeV3tYXwMkLzZf29wMoytJzCjuGbIZJWSmHx68pZG5NIg9J+kPII91Y
AdqSqVs7Z9gpEwiAB4vBT35zfsHyuVdIZU9B1F5ccvNiADRUbmYYp6ErquyJM9VAAASoh3rNHcMY
/Ea+OyxiL9bV5gwI0Y1NTV18rYMJKkj2SWj8ZjonSxnbSwm42MUOyk3COQoZkmhAELCV5nalhvlH
hbuVCaxCDmAVmxgquayZYSpkakt9OxDLTg/1NZv5WhPD39c8fxxba2WwFKB+xnLCeFw9qu9c/er1
3RPL9/cJCOOlxvh1hkfrBx08ZAyLwVzXtJGzhphsBewyONUQI4Xy52nX49F9Yr8HeJsugxCPBd6s
Agl3buAdZxJIWGQSVIF2XM13gPS4JOsby4xThZb1f1BOHLUtHjAMIeIU2uA5WUKzxlRml1kTBPxH
ipLBZhQr0jUucVIN3j9ZELjJ1TJwGJXNejvjYDxybVn2XqYR7v0R7UBnbX0IHXmE7sT23Rx0lvkO
WDWxEZgC1EXuIoZj6ZqWfU4U6pxLtPE1YwWn5igmuPuUq8G72NACWfa9jUVKrVDo18MFlwq6K9qA
IhxrR6bMmdUVNWVLh1JKbTnpBIb7MC74zYS70IfD605eMBa9Te495RNDqdOHZ4KPRvrT3CHqbW5c
YI3JK13ddYI0/qwYZCxjicW7q0CBindaRlJyP5Nf7gv6jKPess2eSAfbCQRjJUxV7m7m680jabKA
E4zC9m/XSWVCD0EsEFSTJurs29x8HE6EdpaMUS0c4WDaOAsJ8I/mCrUXUwXX5ajC9Cu/2f8qoMVP
xfKQZoSuiwompU8dmcjNEIkolV7MOG5J0feTPEtijGAr+D1Mw84CHU2W3/m3vsrY+9Ksfsb5KPCv
ZsEP5+4Vy7DjCZNxTz4X4/Pn4RJlE+uNww8GPguR9DhMsk5n2hkx1A6ws0Hwt6/lEM+7r62fzXgh
i1P9dINoiBOtPx5AuZNSlOInw1QEs9T+f1BMkBy/dFjs/cak6GxpW6lRx/x48F67LFfaj1dIZIas
uA7vGL34yH7r4pfNH0q1Ik3k4mungN7Bi4tKTWzZPtmfWSHHkfBj7X+VlU3mMZkI8GTuVwzLLThC
v1WvfcJrFTkVNwRAH4ltWCrDnsor/KxWEwWLk5io7tzngmYPEE8SO+fsMYnduOUyCD+0UHP4hkST
2KgcGqjc9ObDUDz/YfejmvmN5c5JOWbwJWTpXPJ6npFoxSCylbqOIfiHuTTat9TE2nlxJMBQs3pp
kDkbZbn8g0GmM0DtfPMjOQc9M2QORAzOIp/gdaamYdHXsUa+GnrnbfYTEygXHtunNcuPSbpjTpKf
oxxZNe322OS78T5BFkc7vt9DWVAm4if7ZCiTz4a9aniRFLOUsIwyjNsz9YENgdp9IRxJHeipDi4I
RM7jAKS/TIeO308fawKuRoBfD2XHRuLyNRi00gm2NAzRpQabH9SCBD5L1LsYnXBVVKYrZyNmkMsw
1MBrLrC6h35za9FAxeZQ2/5CtAE3e93dzFaFSf0LybYsMS+0iPE34w82J5BK83O3i5SuVCpZUxpd
bLM7GeqaRMj1gzshgUXNUnvL/6Kx/mMALWvugd9QJRQqLDCEyjwzZdW69+2D2MXPJKrAy5fjirl1
2R1RBMgsk9bSL4oUfXqpf7pJ5v/hcVIQGwUH2vgHvX2tEF8Wj8vlralB8fRHgZje2osfl0neZx0n
ZrDE11VIrO/Gd1DBTyWjeTNLRmlaAFRbsO+78V2Y7V7d0pd7RhnOTnQoPRY1FIcTQqmRnSuxASrS
DkB2cvf4ayz0lulDCQkdUGPBOjVTLmQR+zR8epSjoQH/Z4diQagUhcdzjxNBC6UWYZcl8Nh0Nuen
mPpcTOxRHmWul8QnUwmUcTBK9sp3jkqsEBfmMXamKKQBmZ081R0O51POO7/0Jl0wo1IPAbBR4GDP
Ohl67/t3fqvM2uqQ8EffEFmB95glJp7U3DvjWSbmscb8DR1qBVJ9gCLNwJHhpu4SC9wHN9ASnxg2
yjG2DVqxQOUoqt62dib86cQfXl5EE1AvqryKr3hXHPWMiJu1NUuGoJWg0HLvdobmu4V58pJsoxPb
BjyK2h611PuH/U6XeubHXrvzKCTpzq/LWyXDsoWQ+00x0To95wzxC+f6r2F1HsPpCswG4I1AVP6X
AEqWUAnZuYDFUG/5SsH+MwBFw7IexfuciOBTD7/bRLuJDILpszETf2IZPirpQlG2dg8QOfat8VF5
FGkuWgL5Qj+LA+AxxkckU6cvJfakkT9S/C+vFVwZUbeAWh7tegSQ8lCwMJyRa5UH3Tg47gLG54HO
laaPcbU669xzaMaRQHhIJltncqIc6Vm6kLlVecvR2sr5GhlluNHGJ00H8tMlnSiKA+//U59Yvy7C
rQI2SE/tOWlpXBODftnQTpSGIQdxBMUbEfYdTbTlWTOIZjki3abIPLz0Nx8gOxxpG+dkggC2FxQm
sCwvLczZd3EsSl/OpkDiSnilKFG5SXS8B+UMtvW4I21rWKMNs4h/RhX9EMlC8tXdYjFHPke2BsBe
UhoovT0jPajnGeSK5oIF9GfW3hn4w+2K66I5PPVFvkdhcWEF7r3UMzOV6S4Wpa0TC0cXer8GTyjW
7ZJxDcFJEsshI1IXy1XzOiBFhFOevdNx2ZM1sv8M2MWqmWVv+iNaHOm7u/bXqJSRdXRSFnfW/cYP
WTitPz6bm+TeBM+YTKjCugPrngua7EYBnC1VCBGFtUvpVJD4fRXg7uVfcZD28yDrRJg3ZtDXSPOr
KzJQbdm5ce54xDTo387DkaaXyAxsJXWRmc/pk29BLl9UOttPctXevizVTzquDUuKcuuZsMTgeojQ
tpbgLtUnU4ptjSW+ww4GHL7yo6eY3YxTMaQ9/gUgRoCCjB/G9d0teMBpDzEKBaQCpT9t8n2GnrLQ
w5GJKUVy99x2lcNJvkmNzdAR9Tr7lqUsr3MrXIEEZ4Fvy8JlyWZFIvOFSJXvdwigA7siqy5fIo77
NDitd0GGvZggeQl7FuBpZVVJmz2jjc107nEhRQT/CFFXn/dy/j7hnW0vgS0Gey4qqS7Gksko/+BO
RNunw5x8n9dF/GaoodOQPQagqkzNOhIAVYi2MGCtvnFDdTbM5XO3gwGYcFklvRVLq2Bvw6i6MnRC
h8R1bEB5R/jAPs5pFwZxH49dblK8Jyk4vPogAeu6HMZRNP9i3pesNGflXpYkDoV4Wsq6tKsso+yJ
Vj4mKLfaOEbHRIkFSZPU+nWUBkOEGO7/+0ZvYRyj2X+LF3AkVaM1marcDNXcMaRaPP3ODuYE8Df7
GYqxX3q9tOZbx8tvPr6LjPjdq8Lm8Sbev1MiGnlokyOtwRC0hqq0e2rUbhFN4MiaogJ3lhlMB7fc
sMvdmQGKgyfyqx2RBI7CfAfwOTgv69yRfjy9H//SmJI5CWkv74pyqzHGOZ99g4OXc5wl7lj0HosN
gTaCPQpjaqi6ApLHlS1qmsYugWUnSL4BgaP0DYBj9ksOw8XQeInNFPflE7cjLmcj2ZJkW6fAmvgC
ZDM1U4xettRNGhzgM8RJ3yIV+gfL7bODQYXtToHlJwcoFcKDfEIZfoPBrRhb3YnVF/saez+qwSbr
hsZWulbNgd1O1UrmR2JsszCa68yOxaqRp3YPP0S8wE8OnO61794OPITT1SmI39glCkhXNvWKrBQC
CcNkLDhsqKaHDSRXYyX3PAaEib5uJuU/44RtxQD/LwKOXCNE9HQ+GkFhYcf5j2KZFM3C+r6NyiGf
QBQdJVSw+U74l0fMh1dIpO3QsyqcLX4q2YNa4lnnC0oLRlpgaPUHRS/mnDcdHcePbBgar0514ZON
5wfP1ku+uv6A+4+ymXWax5CBTtEzFScyoIJKgg2BpX+du6+KTYCnoxE4D14FmPycTqGuc+rgTPNO
3V0mUiB7tZPxYl2iTx8XiKusboIK2NMATZ+PPuE0FnjaFrczaYVIhg4xx71f4r1X4qDOl72JwUoR
I0DlY+HSkrNQ4JGwl/4GeCMW5SQurXdRI6ZfEor64oq5k81dYlO5k/rs+65Ns5JdPvaLuIrYTj2J
YXrVpwRaFV1Jnq3j7HZGAARaYcYKtqPxW/dI6KsMZeAHJrd9isxHmbx2/0AlodbICrcEHupC+0Nm
9EhRb8AsT/yPLLRLMoDZLTRLs/1v30ZWyAFyBfwmyaQST0uxWcWsW3JgPf4a8u62TnCERFq/4JP0
EGVfM8vXZgRQHokbHpsil+fpHuRNf4v/eOCNH6Pv8r08hJx5u8wryHIzwzBmmMrQyVj6AMiOCyMR
QHwWpZFxSgghnfzASyYx1YVmMB/t3WtG2RJ6JtdJ+nFe7RKcUsX0qXrHsqfIgPT9Rkoz9RjAAHNG
pyMs4rFY7ZAObVvzEIHH8LQHMxlL+Klj1lUSaMFmj7ZpU/m5wmlzT96usC9p6HfhZNPy7QVXkLg5
ZggfPLSyLDij6ppJFqmn0Olb6AZNzeErPwCLuV8RfOWBRo9aCSh4r4Wq98aYXitjVsipQvJ2bjJP
6U1XckECiQVLnJN22Lbc4K+64Ktc8GJdTwlpz4VrApq7GJmrj4Oh3LFviKHSkmhYcjCRDGtZDqK1
MqQCQGmyz9s//sQRv4D2FD6lHrX2MBOdTLBLyIU2sEDF7uzZHnjjgTofDxl/cugwCHVkK6xeh5uj
183EcACJkwddr2oCC7kUo/79S5feOEo4luiwEHmlnryMNLGpv25vs5SNEPvZD8z3zu9wg2mhEX1U
uTJy2eU8zyPgLNS5dU2TZGEi3nJmKpzN3kbJjtVincz85ycOfiy2ayxse2cDGYaeqlMsGUwDif4Z
GTnX9SVIZIiJFiCdwOudEbaVU4v0MC+yC+Mrp/bEotg4ysaRzzU/g9dV4JSGHUxaze0wqjlSJEsi
972kgaGbXUXOHYWoysx+P7LOKyLXr4tvrpjHW7Rc2RKw2aZvQpzvWMTurnLShhpfhlQxKbAvhCIY
eFcBfhhgF3BdxD/hWt8a8DtNwlHhwhLjxy9Qhf3vDGAeb9T9U9OubXHBen7i3yRNW1vuHl8nK6HZ
Mb4q8SRJ4lN+lhbV3rk+xJ8ALP0rF3dHM9/LA7exWTzKi/AiRtv8+RxG2LkkUOFo/pL+GxWiEytv
KeRWQNGWOLYcwniRY8d9i6XSbsKXQCSqptZnB00UBdEjtFWzTlRkZx3b6sdqUQyZB3nNvkG0kfCi
fihA5hMlD1VysPkIILtxeUGvNn7K6rHxf05LbJT906IJ/C+idCdLieuHKC9LEOatbq3hpjDhMYKc
1IKpzOeAs6+mje21AEdYaMkaCAnszyN2LAoMZu5OkZs/hwAzd9xmUrSvPOO8sLqg7IJMkHjK48gN
v/uDoPGCn/rBM5Ns9a7h6aNAS9FOgwzDPtQUym/0CYB4wS/w6nME2KWkWOdk+Ol6KMGoMdQyOCsw
5GEF0RziyqLxRn19i4UyaNaeCHIqHwQ4e1bXubixrmHDnwo7P7o/bA/YlPYAxx9A4ifZulyI9TZK
oPy7JG4A7vQueWnR++5zGXODNF0BjP6uxoBjCRNttDYXKt4C307V8xbBRInEi71iHAnDzBxj/TqZ
Khpys6Q2wktrwZ+PIQwxaGXvbLRZZOAWghNkwWMGfrfeDhsJvn8ujdtgu2+4HTiZVDe9kycgVi6k
nR3EoDjL5URqndoGe0ktHSPB4wIPZaUInW45v+AWQleJCJQrbwAc0pYTMPQU0QOvLFxVDJmT3Stp
gY4HilA7cQKT4oEN2myycDnHv/BAu0+Eto8+VfM4GQt0XX4M6bnX3fyEaqbfNcl56cAGtzaFf1x0
tImp/lyf2ie3ZrYwh3PlYpKPIWZwSNPGii5n4museYsvMBByF+N9Xgw3bINVqHGfmU8D/Q5BZ/Wm
Qohu/fQoqENBqHbnHvJ0e+JNUgGAV9a+oLAnCxo+monrssupTs9IwpNv22IcK7ZKxvZls72On66G
2lEpnGytEyC7FHxFGdWvvHUuM4d6VLsnQWMk9pvt2SIfZKfJjtdcgTJ6wF38VV5py0SEI5PuinsA
YVrzsspv9yBTBmqtdM8EdlT5d83iKz5AV9GFBlo569cOTzsYfCUzY+XUVu6nRw0ZO+K50jylXSgC
Kho3kBxuxOtSzPbnEg0thgaAdSyfEusPTUeQkSQKdayzvEda7aQgx7eysNcqkDzdsODKO7sMCGwr
dZdHPJS533llSI1iwr2tVLG8mlaVzXXJZUzNB/UgSJZuMasHLe9MmDndVaVzmZvB8DEm7sFgcokP
qISZtziNdaiq250ALyw5kQ6f0QCubCZx+i2K714Cshe7dQ7qknfcnDWhRsDn0I8eI7lJktcaueW/
iRP42RvJebfcnVsKJAb4TFYiQDmnlU0GQm5PUNqMjm/GZUq5Me4tUQqjHpcKP2q9UqKsNZN9unID
Hh3/c/qWbwM5yCk2qYN1foX6/zkIHUvIZ9uEDBgDiFP1+QGmK5t9Jv5d5x9TickL7x1kVtCg/saI
/zp/oPltyPp1vdpNMVDnyuDgDs9Ah7DcQQlBlj0wiLV+foTGh5nDimn4jHnGMB5Bix9Haf/M60M7
qQF0Wd08be/uMUIhw2P6JgZ+cuSWhJ+SMaLe3T8y5dzJQ4k2b7Pf8RcubYwqi3NhJc0SZNgZ3Svo
lPKeb3Ctu1/A90pgKDFMTKynwTVN1cW9AAPRJ9AcBvAGaZ0O8yf7Wty1hXgxxjD1E+XrlkqnDO2K
JQ+W94uQdqIjOCwTYS/J1NhNNdvjz+rAMJskqGD86FoCXisWEXbxi4DaE89+aaWibehs2M9kPel1
dQfStsOor8hmr3MHINF+EmOkb+n1X82lgOqDCgte5gfN6OSt+hYlT+egsFWliybGwbz6e5+g/B18
Wst08AyJv1lzKaTKlybr+0OBd+NY2GfBPS+dOiqKm2jDoYUFWsOKJhPqkBCtRqvDWwIzZat3yYnD
wqkQnAJPPitq5OUNovKw7MMghdoHcySg0HcMszz50VrXl4WQwqRfirHGlM9l8qNz53ggeleL+a5J
evd2rHA78p17El4hH+9wVu8pBPZzIZNCSU3/5Q7ZEr0n5pG75JJ2VZKQ1HiANo9PMUou72Nb11YJ
zyi55r0wWF+uIaAL3xcHi5Jz4z69bH5ZuEaUHHqX59u7RlNG+U34K9FHyf46x5mCqmwOWlP0iBOV
otaGHy3ZZBfMOBcr4PUTukYF2YvIH9Uc5ChMPFJlLgJOsSW2Q4NjIStAEi70/lgFnUtDFiGvABZB
TZuSuyR7Tf2q0CuebHng8K3ar9m0q7X0W6pQtWj7RHgeoamrQZjWiH5c8GI4dPomYiryVcczi3Pk
Zxq31Adp0ZslzNrgurlOl+EWVLg0DJzZlzfbF+VWn+wXd27LcwFug4TMqsIB6De0g910k7dqWXjv
6ixYugHsjnuku4e7RHAmxBDnXTdJpCSPPY2Q+kT2KbuBPZ/g8sohAlAd5gSaAodb8SB+pIFeIPkC
ptHBK7SENuzTad5Gtvyc7vLpxFZgLkMjKfCjZyWkSgxuV2Cd1zcOkhBxlHuGms4VlgMQ6JhCUiS1
zMbjALlIFg4MzgAwvgLpBt+S8oTL4cUIMjFVQPQQHdERsiuabwYYy3PmrOQu7Qm5q+FxsQxHESsG
+QfHl95sq6xxs9GbUUozI9UD67fnS+bUNBRCBr1MeHPy7D9PvuUWyXiWGRgGzDWjlDDk08TuNyK5
kxIWyKEwh39faJihzEW7PRqN4VSnoJZlMa82+xEoGJ9amiQghydy1v/UpBENr1TV3xuhJLY4dm9G
PF8aXSct5MIvfPvE5Cd6iAkzYB5P36MaQG4+bhNo1LYYALC0MXLF0cT/BwHYI8sne6rub/3UZ4AJ
Rl0fQYrsluUFSSG6HEskfoNMmq9DqepID3zQLO6FjLDOeZ+u/VhcsNry+kGqmof3o4Etb5JmQhz7
J9d7fbE/FiRdTzEjxB8Y+aYFR/Zqh5qFWvqAfzxe0ydTm6JAsmPgX8SqD3xRSQQUaHeOSB6ov8ln
BrHtEtxJBxUkd+LfspFdAZYYIKXvlTPDzueXCSjrN4rM8fR4Ngp2fhF3cYqNODZQNcC5sGa2BiNJ
gpXOuLyB87Av9G0Gt0D7zUZtL/vQfLF0Jp6UOlTJIVZuN5xIL5U2yNy96MDrMNETYz4R5Unw392I
Vq7Q54+yE75Sncf2qNg13kZ/NgzvwwsniRzeyaHJWbQToboRwUHzHw/acCF8Elm8LaGv61GCvV5a
VqCUkClc+1AerD66eJNFkDdMjoTgdgDDnT51BCR5bKyePMZmcLemrAFxw0VI7gQCAM3Hj8Fmki7A
F6Jujt045FSXJi/wR+2oMdTb/MB82iWOOPKxvMg/DQiAsiMmPjioXI6ZLEl3PVUA63nUKjohjmCF
cVJesn83aAYmVkDUUgApQk17AyGYXCVjrecah6Mjoi8/3VOinjgdwf7MAmcr6gVZqXMk7cYFEFt/
oHTTFMGvbeuXjoCOZnsVWDpNss8V4B+E+mbEr3ISLGzbn44yaOVTpuuFJ3wdGl8DXI0aII2jj2pT
KzCx2YjDB2els4bmv4Ub3rSCbwRd2fpvZ3r3ELfgf2JiQ/8ZjjZ8n9QdebjbSoojxiqmXgXtemcM
OnM90WQ+O8Ers4McSzqI0lFc9ZW6914mdJm59VBWkPgxj+FKw7thKURIzAJNbjg/bc8M8FRw5KvB
0PfoAmiAxKC70xHvLOYuQlHTGcg3ZpkATR6Lae8YjsxJ8JR2ewx5mwRQzgJ9mOvZtgHmSUrBZirS
SgfMPgke5QHnnUqc0Mt/C8VLsmpOSGmrR8F1KVXNNhg7sLKu5DO/1NzZalJQn7fpQ1fm+bn7Bwuu
tCF2Qs+u7hMl/2G1h5nGA0Yi68cN718v2k/5T1Z5pu5pLOgeT1Zb3X8vUtOtQcKCkp4Jw+R8qOYi
DezJEdfQ/LgRhYqw0XviMNpfVc9CiOCf4YpltShwE1IXJjMDvi+ZBzDcToOPVVIcsc0WwX46Zc3o
b6fe8z8+dnHzRPSwamPf+li2M19yZB0R6FoCB0S1GxNO60dIV1x2m020OLiBNZqFVihSdZ8/EjMe
KazcImvD5vkakMmgqlbfPM/kwfcsgc/tNtxHJNMgu/WtqcA0ufh3BVnnt6FhiPG/HXvENFJ1qdXk
EzWK4Y5EbM0VKZI/E147+kvVcqBeJWI0PU2bh/LPvnDILdcc275dXd0nQ7mj7mTj4XOqj8JM6x49
2aSxuloRpKfIQSQaSqpzVeUrR/Ogags7YrjcwuPyx7smSLbUUIoPSUzEH7JRqpr9yjiD+DoCVX4C
r6/ctxZJ1PmDmWqnDOfUIGsvdMUmyIe/FUn+bHBahVVSHSQ1xwC0xV2+VNw9iTcGZPOZSdpqP2CO
WPe2M0yS+AO85jV5lofs+1S8Xg61b9wUq0Tg8w19KKi7kcAlRIQhFJv6e8zJnlEGB+vKN0tXvYqx
dhA8oIOzLC+wLvWeAzP+YQaVjbP1ds76lp33K25+Z4E3TLeAlz8uPSmyf0YsCNkfRrw7JS1FHBuk
D5Qok90isCoXEjYvJ3a50k31LBjqwrP1GbgG1SgEsvdXYPxC02nzEwRfo5NdXTJKVlUWNkspts9q
jEvoDE0VMmD7IycaHNkjWB2XImMIwyPNpdOxoFpPGebGlrKcfq8FzpLT40xZD9qWYuwMp/MQUivt
aO08kK/AzytiuXOoKI8iaP1EI1fNoDaW/9A09tXzFojaBuKZIBCbBLibT8WPohW/9i4S3VDYcIkZ
v4a9Io8SiFMYADFsTo1/MrG8ytOIwsYqNYoPx9FwGyA41Y8rz60VMvp7ateT00qXjFTBARZFERXB
6XKJq+c07m9KHBpouER3qgZLm1pQn6kX5SAQSQHW9FpeEXlTUzCXBnjIt+p5qVElw9peKOO/gr5I
aXTAtxNPuGipphqPRYJd5Cnh3x1Ay0BxBGwksy8uIVgbkWjLK4cVVBAM5WTmp7cf7PZw+ldY/4DE
KBx8uEvkGi5Z6Ge2/T5a/MZ1o6YV3HIfCN+K2izLbombs8fOFk381DLlB8t0AwMp0irBH+ts6y0B
MuSVLzNz4MEaYIFQHgsYHDzuU43BgbFfam50MrUmXy78F15CBO/dA8CC4wFdNiOqeyzgIrLov2/M
wOif4fPQzlHeUgCDuaXnFRmnosbPKfpgSbUdR6Cgb9hPJQQcc+UyroAsHWmeIHxYBPv+ObRGTdmP
4HcMKU3opERG62UPD3GyEiF+GVtN5BGF6taS1c1m79S7FD+MOnrLzSUc8rEHgGHkz6KTsfXW9ZIy
wjhfIQvUwWZLHa9LeGD5OHt9CDkWY62r5P7nvhBuNFwAGmsXZY8uEyxBggxsOgKxXwFTmn1OosSt
DyXtDT4N/9/JXB1D6v60vimLap8J0YKjZSqeZj8BcInszuzvlhreZkU2DCyLSjiVXCiKnK6oodKP
YKyQUsNR/ev9Nf9brhDwAozYjfG5crbpeA6cLiqjB9Khwy9vjgtWRzXOm1EyRCk5uJrfTcuaIcxW
/jmfMVmoBJSxjkSKmE2fN4kVGpeQV5M0cEARStTOd6HUGbVryehO0sxmzs7ZrjjMa25NElthxvpQ
4oQSjTzf3A94q4KMAyoAeoEJq9JgQ8v5OaH6JZAe3icsKJLdKs5Sp9dw2shg2fh5xcD/aRPsm1QW
IlwmBSREIEWfxg5HkTEABB/xatyr16/JXzRMJGZ3BupjOe3pP6lNqX3NS4BhV00fvFO5DBljun/4
Aph1dBxjU61e5TumsnhG4kPtBV+21dVioxdZDkYrb/u2wDK7QajzAED3mcL8xz42T2272pMvgQFK
LGUtyph9A2/b+YXsASWOalCsqcBLIY0340PmsEvErEJX9eRBOnrD4rXYWoOmiD5u71+pizbEUv39
wCGsDAT4vNJYYT36Gn3pGM+tnR0SqCwN6pHWk8mGfM4KnTJMwxoR4te/yONayKbMmF1uSp4e4igM
0UPxZ59fhtf+7hN5dcDWuyUEwKH0KDuk/b1D1Gt1hw5cqs562Z+Zco2No1iuvKNV8xIONy4SDVfM
8Pn1I2hpN1xs8VtmzQVHudM0VKbOzdDUCfTEEz+ixXwmCMcj1lQa9/qQLOXkKl5VrVls7DnwMETY
B/5k5FbKdAZyJtkj+mImRPDNhingnP0ZUEOKiqrA8npUN6gKdwvS9dAdFU/BfmWdIWajvoZFtnes
9AIH9AftjqSsfQWdPrwxbdPgeGwHGlsGsNVqqozyDcqTpsni7ba6qg5sy0pDQ9R/V6LZ1+qg473V
2U/SUyl+bmF9dqrmSswOnwzjhAO2tSTQfOGmGSWcTUPtLOb8V/PnXhGciDwuf5kbZsYj/dtOz/yq
fizOGCXMpVk1k2fF12uwR1ax/VkdnL7EsXVIKWqnYHvusqjUIEXSydr0KkseDiBQPTQMmX4Iw6BE
6X9dqCce3oNEkD9CzXGU6oUMdypP7sA3rutV+ovPHAV0UA/HJiIkn8gYMAMIpwaeL2czBi7oFMdl
tMgANEdajo/okJITepNSC1sadR5dpgicukSHGz/ZYZFh4W+SmrJXvoH8AC+K9tu4SWg+Y64c8cKR
BIZxrfhAUK7R1QLALPWxMPBCzl9wHooYq21TD0l9Cw3BNzvwSo/xLrg/0vP3WvSSMd3nSnTOgkXg
psYE4EOAaGADZtTUgF3opWtSiHJ5mbNC3QQQC2/06mNQbVdm21xfrTBrbCrb3U6trqYof71nNZ3G
5aNdhJNeuNgUPLO0OHl1XAfIDwSkuOAW6/5FS54j4TPIBujyQiomR9T+rU34VpwS8Jeh5mTIOWrc
IoXmgiD59lXM+2kqqu7CVlZM9NtFoUk0fqVVaCucJdoqNHeWLD9AxayUMWA6NHv385kTyFi8w1mI
3T2cRutGkXHc1tjMXgver8HGQADd6rHnVVVU9JMnZx7sHu78pj1JmUIXHwpwGS6SiFoDAod4Ar8Q
JQSnW0w0ahoBK3BWst80+oByLcmc+41KZEOGtlHpcpzWlLqecMJB+jBkPbt/vq+RnbeTRFmkKaMa
e6JT0CHPHqFkxhOxW+13Op/b5pogKA5pxt3NllPIW8+kRKuMun5TYmcdZxDs04uROQjZv/4KFi+r
3mM75ZcIJHgJxduLzgfvL5tUexd4FBYEHVDvq/z05glmf7q51ogY4sxH+IajqakVD1jo2JfLiJGY
D5O5oD6hMVTqgvQPqOCjwgJ2VIGT+UE9CU6WH9IwD9yQ3h92wZfpJcreJRNzNr1z8FXidOsPoaN0
ezXLXQ0fl/r2bNMqCbf5uUKnNgP/YsIZBD+jttON3jejC7F+e1RJS/AoVa3NVQu3DhMLO1cegJTP
5nnt3xazP/vimMC0EMbMNzfNeOEwQNnrPK/e2Jbas9A3IDuP2DL+ZjSUHZle9Y2UTv/rojRYuT9w
7SpdoLwBDh8zSiR+3OK5aJxi7ZfLKpC7LMuCMKCS21wkhBy5X9fISKuhQ0apn4OoMoQ7pFSxGl/+
Nw09O8fUhOdprVymC5+eqCJiCo5iYlGIamTLQRXcNJOOgo6QTk9qio7gAEKH2M0psQ/7xNwHlL9i
TgwksO0qEAotDJky4L1HlT0GuV/aJ+uSu/091SegIMR7BqXb0wHcJmx+Jh8K2NB3QVYTWdDfZC0b
cfdsGMYJV87OvGmHupXko11U7DYkfiG/a54sgBwokRNZW96TDze1hHtQMiSWxpsU1JjW8FDMXCUQ
nMJdBZ2jPvupcmELHK/4AMdj1QvyOFxzotrdUztpRnoI8vkAwNF9YxfNpYA/LSga9RsBPg5GhDo3
e3pqHDeu22+yHmTdNyfCJRdOd2BzIP/+hVxArbM07UdhtFkDBRsHom0//hsIT1/77cFjiZjMSvxF
/6pF50tKf6Bbhz++oeZlrgwYX+ug/TxfYVyVo+olBAeI0qJ+r5rIWh7Wi5wMwKctI3CIH7FJSvCu
9uco3DYqtsr/nH1jFsQ33pN6wk0QThW1JNySaanTy6mXddjVUVMpYV+v2t1IuvzG4kqaN3e0nNpN
0HhnkdYwY9uJmUiboIXpZaBahevRgBeoBdC2gmzX/Y1rzlDZU+/pUlPOHP++27agCnH6dWIn7ZXO
rfio0K0GEXMcKin5jnpOVzDxINKMoyQxGoFvmFW+nSjz1M87vgX2pr8fjjjzGe7MG9nQ7f8BmW4K
fLwhzfGCCbs7R2+XYCMmJsYm0adryTtajVXvgLJt3zIDQUoNv3s5acpgpBz02m0otSPLtVwL7w7e
aBuUgZfu4IFaKapXVq7vXxpG1rUSXwPn3dYq14df3z9eRrheqnBnxNy0WMlKdRxrRIgH2KFeN2ib
4VryaNwoIW/NJb7upmM4qYrVcqbwyh/KlVVd0x2HUyuDjWV1VIYBeoaAbvrLdzvYY19n3QMH4WFc
ADb46HCXAWH5YPXfmqhXX4whU/kF1MAM03KS1j+VOBjS7wVyg0hHigpqtQDyYj90O9P4rJjseISy
POOeG36lyh0rLeZbG/IFgryx2AwWYCC4Lw6YhlMHmas6WUcXgMiZiVjsBh6HvZwYYErsefxBceKj
Vp65ZnA5b/Ao770YWlNaSdxgP2Qm6Mq+h4EOpHC5FX7CY0vUKu3nsY+V+5hTESPMjKR4DXEVCUaT
JWulAz5UgN2lRxCVwlzH/H+tvS++VYJ0967m/XYPzRQ/flLj0SU0jAzb93s6AFk2AjgWD91SX7n5
PqFcDM1g++W8JuDRQUeIot+DYgXGudquB+LnRJhGsi7/Blx/IScaqunScmNukoDVk0iX5atI40TS
mHe5/0HLv0NwGhqtYECsPOsS0Z9dbcL4LDQKIXYxwPZvrjUGyJw/+rwe0am/n3FbLQDR9jZG5ik+
onNqZO4xD5N4yC8K2NHWyT/zi7zrGLaUB89HBdg+E6CWG3xmVcBgM8e8+R1t6j96GsAWl8rMUD9y
nGz5YEe3fapbCRv4pEAuYoJSWTnbF4+0KCELl7i/bJCVuldS/xNXGVfaz1n7ydfE0w5jcLU1qzuq
j9H9RK2ETS+T0CkuhIHWMmGtVqLfTMuybsM8aITKSRiL19Rk+RTl+4F1HZkQJG7vG3hb5RzBrLLQ
ZGVkmah1hshAR7kRDSAmm0g6ZcqP6NNnC+kQwW3d/0/Mn8ZmZUxTjSzQdwoDbVxdicF9tcQooiH8
4r5mJrg8aT6YnTzKoIrAbVOeinf8SY5JOl+GU6yenKt9rV58Evm9qLPXjrPgsjEKbdroIauEEuX0
3czJSDb6GVA0KmWwtP95bSJdW8woNXCzj8xQaDx7MX0ohhxBY30kDe4pO9t8mj4OJ+56Tc//hey+
D4MwWHNxnmCDDCi35SFxiIPgqalwoJb4se+v5aVUxMwdznVDD/4klIlDY5pP8lTCopwmkjduUSMX
ilhA39n6AWaPG9XUE9qWoGKNCl4eBpFlw2am0E768C+C6icsk30JMsSrMlnYe2Ouw4pCNWGOxmLQ
T4UjqeSGLw80lnHE7rjRFv97Zv0rD+poe+3hlr96TS4XWJtMUJ2kd1fcY1iG2jkUSaFO1iiLbDic
cRJGu+0UcDYtVf87e8II2RClfj+v+9gwgmzzb1egaDELblx7qeniOjQDn3Im8kxdCQbHxY3VEmxH
oBdmzBkN3wuHAX/I0gBfxUWRLds7LfFXuoKJ4elGKPLb0qvR++7NVX+UmuAD87NZRrUD7zBjEEg0
pZ9HKsedxByTdssSqOst3qgyTyvvYZfKeSGMMsSXuzIju8+yIIhXRJgslYLI4ImJWgf23bRIEqPf
DPyZVrJZkuuI77k2WFb1sMhi94+AGHPUAuqgd3HtP07gtVKosr044YCJ0C5xUMp2e/A7PhX+IuSq
kAhEPNiRV9dzIcVQmCytGXaVmkW2ROjOPDACyW8P5JbtruIuMxvanHzIZ8XZCXDhcyoZbo9SM/Vs
rCcq5lHFl98b9dNjglgo/ieoIf09kKsh+sKEG1r15feVTETx0hSWV6hgf/JGuWuZF4j31mOADrUS
LjmfWMjtYNL5cYAB/9uJknbu3rH5exhQDanvyanqizdv1mIOrRw3+tjF5/I39BUYBp9h6LKUeO1J
oY/dfJORtuQQ9q4d1fhv/TnWj1F6lXn3+pncfr5JzK44hfteYYZyO3C7yxcOipv1ErAw+NG8SVxD
xqoOPHCNHju6LC+Bzjaud9QVFrZiXgPKkNLbwec38rFyr0/Zt1OPfoB7RMXd4NDz1M+gak/Kl4gW
zHcg1x/ms3YC/TK6gW57RKHNJcdNnuVOvalWtienLgGo/eZWUU/sQTaCzP3zEq1NsENtIIBlF0Nk
+s6xtoAwfKjhAC8GQMEOmUUIG+W114D3pb/4QwSa2CqoigPwqeTueP33NqEyBo35b3SldMw9DQwy
iXnoYDCOiDxxkpninSM4l01HYV1OWizNdlz9i464VEo1i9EKxE0vQ5XCzaYn+hc8gJxN6FmMSgEP
5AbRCDhJpcsSXQ7iIwltzzfQP91X4HFh4jdplp77bgCxZlMGT8aQi5yMilv+qszPpge1OsgkDjIX
QX13f246WqjDL/2WCwvQn3fp49ymDidZH8mhzCintHauEVLVIXjxUu65K0COhq8vvFXx609/DDRE
O4NMLiCTdhxnmN3rdnfhW7vldKlllyeJLO0SSBQCv8Q2EsoL8uyu00uxAz9sNtJnpycR+W4WaLix
PhylDul6gXl4QivuCzLFM8wLdFWWbYI/AX3HBuN1tgu9RCzLupt1Cm6kJWjCFpwUaPJYUdYP+mpr
dBKQhPYpFWrJL13p9AgWlfrgAFkPeB/ldeR3P2eGgAK70YBoVZ3Ebq6iE5Urq8R/ozHgFxhGyAZV
5OW2wnEfd9wUj94ZGNFOmctwGoAugeOxaWDNtohmASfCztF8bdyblB5CVhNgiNvxDwjnbcJNX9jo
3ApboIBbSL4Lr5gtA0DmRp4fFqww3hoyV9G5G7aDOwzmjecG0M717VxfqnWZmW8E9JXvTps3HyH4
61HgrSeyriELhbpuEhfNX18/AfkZkxZa9S+zuRF8xSUpWP7LCQcqrFzb9fA1GvYSmnFKWbiI/HIe
9KwvkISVd65cFjSfS9M/e6WS47fzJBQczK6jYQgYESC2QgEHXkCf4Lodh/nS2Dm5lfH6lyv5c2aW
yU5eJdDFH2Rgy+yw3JQOL+MTnD8mfYyidhhbfalgi/VRk/PaTB6WDQ2IfXTyvZnwu6eIjForjkqR
Bh9hhkaC3ZOJTc19UxYGfS5nuuNG9NdgXEuXe0enQKUyVessShXb9BYxvQGVXh6CL8fjQ23PHbMv
3gioWZ95mgCLdm5YczeA3wjO9s754JkntvsndUeXWvrcXYbsJ3XiDLYIXOtMkVJQC/GBeHcqEpuc
ppUhW1qw0W21Zi+XCrBTbyV0jR+LsOjAbgHyOLXCosW46pc7xYyGqQwVkGf7i6+VOnoKn/SvprwZ
lMHvSF8+p9UBLsOEHXcCcKagGE8OEtM+lSqwvLdn8hRFxAwZIrDhfjlPIBsifd8BuXnq+2ysC+AK
jZszs6tMmdpwDxUg033yu4Wz0YzAZojwnvY7f99xTDmiOQQbq3poB+xpjtmP068lIr8gpHI+C9oo
Z3iuuV4mgvND2kgdH6mQixNHU6Jj6zopY/zSzvXUQ5saf0ZuoN+34VICQZnFP2jhrHG+I/NZp8zW
JG+mJ2NMpMZ59KIMcup5rN2xNVHrjdWGn59aNOuyAcGN2l7DbvJvwDjBZgm9AUNgLcuCibEa2Upm
Swf1H63aaHp2PalnGnQ1UGiSlGD5lD5YQFuW6AnjGiCF681XkrHMx0XaLEcB15S4AWdlZGBQXCtz
PnelXhW3O38AkrV15R7GHwUGFAUm7ebezZqqxtpHJXWkngiXD6GGs39E/btZ+KffQK9bXDa46SUG
0Ofs58jhKCu+TiBzpT99C4B3oR81nnhWnntoashdXvT89vjZHBGU5OcesrtGnZaO9Krmze5lFIDl
9wizPr6sBqNNZfc12G0xplvBSf7+RTHlfR5UvWtxIcDQTkScIK5bDjKM2fByaIA3pulKypORAyPq
jHgyYLDtnm+1+k3moIc7+olE4vVx7I3vupRFaB6kLYrS23PWyECI6xHZoKtQFm3U7rMKcNYcJSxk
oGZsxRzbgMg4K897DIyPgcm7sEWrWfaoQdj+noILxYLEFzBzAoGy+8vKacLJkPKbNW+rZCVw+0iU
eXYmJQGrdmdb7Iv6DSRpDYRpbwfkZadnbydDalk8RgujfJG9K+RHCmixSSeMvg54okEB7NlShiZf
wWXdJYfx+bJlqW2Waco3py/el2tFuWZZeHRJsnepiQAsxpQQsdx56VFG5ce2mLN+IM8EqeTqQN5J
CPkElTZrim2FgX+tkp+DNa4Fwv9T6BSM8zyKFzdLDB9zvV4qHtUpr+UrMJ47RuNrhKWrq8HCEJ6+
dyMlr00A31F7RGVgkRSqNzs6HoOTsSw2fKngwu5ypLhrPWir4tAVXLuPn+b2b8lDDdF1oJUEsBtO
kxP3A3S/Te+7D71tgiXVMDaP4aCHzC9YncFwsD8vQgPmf81dXWrvkSUVaZCY/wkfsZ2qiYay63yA
uCjfyJCer6dn8jRXzMREZIuHVENMfSgP5bbRSAu/Jyp5gv6/HN8RZBsNpwbuWkRq8syVts6ldnep
gmNZ6UrBWYBf99G12kQyq8pCJoui3Zxy4wWQYm3iMgEe9854ZKUlivhlNvztmjnVIw77KH5AUGKh
GgrC5i8lMtedp1b4lOK8v4KK1Y5G8xdqvnZQFxyVFSVroO4R37rVcC6L7BQXrd8u4w0tk3l9GEE+
nchvP6B5/Fbt24S+KGKoUGPMlCN9ujVNwrC+jy0ghyle31WUmUTwMFbtjiQa2RQlo8kZmFR420ef
xThkIlBbD8wDGCp33fZ5DKtHdx/p8+S7aXIENdQ+0i1yHTvr4PSXx7NkUCu8naPS4N0dYa0vB8MG
HR09Gm1D9O5+NRu2UwWlJQcyZWdC+pQQ4NHQrHX8ouG/CjPtIxiv7zNqisExpGr1m7j8aDi4+LnV
SNsPbqnIT8hWcgAVbXiF/5mbMqn2rDE6ILqHWEKOH8CxwFs2DhsawRJF9U+9Ad+1s2ymHRr+VUHV
OtTmKE+sEMXbP5HcyB7tspPZJPgh9soqWmJuqOltuv89i9oF0hVZvWyc2a+Tx8xDw9/hv1Yfo/X8
HnF1aqCjUgFl1tdqhvnBKiN6nfI4DDug3pMIqQ1nrCeThjzFJfaotY4WojsjGsO88RKm8evHrMUZ
g2vpazBbD7yTVdtqZp0n9uqXnYlwEvddFX3cR7yGRW9CsxHRpJ2ShAd5FaXopQMVKQHXpTDNFvWa
6JhwXsLG8aSKv8UNeeClJvS3N9+yX87CpwEVI/Q2jE/dgSf6SoVb+uI8soPs6syUdMjS1c00gDEO
cK1RUrpEMlZYGSBFRnDlVCCqLwGIjBSbPlynIrfkxAq5AXDKpW8Isz1Xcq7UxBGXj1JfZ9hBNerU
DsTNGyIcD7GM2P8ol1Wb3wzdu+cpqz4xdLINnra7tUHxfUIDkm6a0bIlsDz8u2gk1sXJPvJRGsZu
uozcG2J+MvxBM5JXHtgPSPXUG/PdknQxBFnxNw896sZnZJ2oJULo/jGXMwjBG7D4I1KQBqew5Dco
RwhBFkLevlFZdYhxaCeIDOH3nJbPzNjGFJ5U+jF+JIOG8SBF6Q9Fkj8mY2RAXwUfXlMVjUjt6XGP
LcXc+75i5Y9Bx2EoUr9Yh/INqNtN7JlzmOj8TSlx53NT0RVGPPHFds0hgW4CQFrhGQEptx3AhZhz
SgpGO2BrgJWJc7BaWH8iw4I8KDsJF3tgKvkmW2Qw61YnqPW31e2jSUqTp1Wx+6J3rbSFvRgiDBDZ
eLsYlyR3w4q0mTMUT3C/a4w2grQ5a1qi0XcOov7yMt5XEFjZ+GLGu36jAJkvgPMaFNZPwX79Cmbn
AQRDeTpC/8xfgfH34HQ9xjkur1kYtFj3SZ25qoh65DpNPBBErkzVOJCK4+Nw0rWw7l44TF2ZMB2q
9JKmgalSdyFzz+fyaKW049fS52BBDqVsT0WKIl/gJbnJDwBMAYXKTrmMKRU7vHrq0WRhpnyrfKhO
AlmU8UsGhj1cMD7VJD35C3PrKurG76InY4jqLrdvg6SUNirxQN3MQMEMEGn92pueDAqwHYHhGOlO
ZMUjTN0G1pdXS+j1zwUATxk5fKqw4miEHu2zlDxsf73qMGSA6ytm5YYlBGWFhyLWly/yi3LC0Rw+
qt6Uw957iNXNQDw1cVhQhDrgWqf9vef3pQaUGQC6plaHlAhKYcEqRZKvrBmF3+3HbIOxeQeDDdMH
XAfcz8k+AkT1wtXnVHlZcv8C5pYEOhB1kqcg42+ZbEy8QodTVwJGDBc1Wh9zJp1Z/LJBZIgYGbtN
AtZ6K33B82ESayPL9OROyuTEPb3VXmTMjA149d3oJH8P4/yNbIqrnXG/lyx+jLxCBWqyJubYHpXA
FPRzTPd0o7GPP7slflwT9HsAcx7sHnjL5x2CNCqsEKiOMg7zsbc41PekBbGlU6MOGlj/ILyTqa7d
EnWnvZwuHWuwAvilUmLR5KTviUtSSjmBnKGXDFF6Ei1EbvoFFadzbjOsz2JdMezkINs9bqHWZNMR
RP1NCjc9OSY2WB0L2BF6u+LlLZ2VdQTT8XYU+zDui39nxGx0w8QgK3tYfURDsjuQntlHTQKTpX+p
D7Tns8Zrxjba3Bh/SbvFvNI3QoXjhUTHCL+gKO8YuPUjEqlAeAerTb9CF7BZys/PYaljBV/KbcrY
eoKq17wIqdhy0A1Tqx99UulnB7i2hnWFany2CdArkNKhdkfjbQsWmoVE3TjixPzridBE2anMROBe
Dxiozwt41Wt3d+kuInsy5ytI6uQGy6O+4fHnhSP+8uHef0eUbeo/OvZNs9Z+2O5y3PJWVhahL66k
eCjjwqK6dz3F0oG48U10z5aX4dY8u0Be7OvK1PGNb9F7+4b4VccvCGt/LjVDzIgfbrPwlH2iHIRh
hz4IuosF6cQ0yGcttXbP+rcO5opYwI7dCDW8grRCsI80sR363iSI3brE1q347/VobkrnPvlSMlyx
924wDvAvBQXt9+bgNoIcvxQf/sfeV5ZGi+u+u/Aq1BfvbUIb1fh4lVYf2iIpRrHmZApk/rUvV2Yn
/0aX/QCtHMerzwCtqbOE7C+ZfeaORczvmDcYcOwz2UlpiGBFrwekAjGdkdtAS8LXMcb0Co8raERC
pDBfJiEyTGqlizMEnxCB+HGiBAb8/c6htZD1T4cpMF2yBBo1ThPPPyw1EMBqSQ2gd3/S5TLlC8e9
DfLGVIjNe6awYD1L6qXklcd3kuT9KjKZipHkw+x1UIQT1+KtNC/ZM9FnyaUGNJf4nqeaSbX+5u7d
YpjOXl7LNzaUGoVRMVoKoltTjSx2eJJ3OWnBZ2wH8CDVSQ/LO3zazUQhtY2e82C+4lO9Idws+Ifu
8UeGmB8nbnk63ZxB1eij0PFv7S/AxZsLlpUfwyCCTFIyT+nkp5r7O4py0sEdtJl9pp00RCQpz6Jd
sn/k6YnvFfYstGfkih/bsufLBKLPW/iCcE5N2qsBHJioe9t5u5iZtc7peHTOlOLi5i1MXxyyYJiS
MQZBq33keDirngmWPbOH0X0viOsBETpFyn2IwUMiXhqFjpZpxgjz9agYqkDk+/cbQk8BEpammi9d
eXMz3SKFaYQdkO+rgsPkFbiZLraKJfPDhiqRagpnMlEAHf92LnFc52F9FJIEkpGoe2Jj5W5FJmFa
FM9XGbB0EHMctAbu4Hy4PauUieyXG2xqW8uGJAWAUCVXSucorHTAOW8O/fn6VrtSxNoRApK8msVh
llVC6newsLGfbTzgwdIP0z9sA02jm/U78GOyUGqCReSlbACZov2tao2Qf2yh2c4UFvnFshS1SDX8
AOvwuAU8McBuZTWKRMhtIPGotRdYPC16LN5dtKRufVi7gT/4vTzDoNvmZ9IbV0LYrAAT+rEeA+PP
I8hs1pZmqkMx/AmLWfAivs2DZ8/po2DUU5WrkkbpevaLFvzhe30ep6Usv5vTT8SNqrCyORJeQMHn
dBruRgpbS36Zb6M7cDjUm9E91GTl8JJ43U9Wm6vWwhx54uQJhEd3Z3BCJKpgFTfPR7pju9dDPo7L
M0qPqHTerwqLWG1KXhoLazQJhufrryxpH8LqDfDVYBaSFCtMWsK8GJVbKIiCZpalaPtYfXgavYjf
Khpx4fXxtku7d/sDVF1qUTmVDfdR4Z7FgtmvN+QggRBujVzplxEh5/78jCWSivE9Ul4DP3uVMQMR
cQLigtBYjdfJN2kWKYsRjTUMDhP/sQEVds7Mz8Zje04L/VEr9PLaQW3y3AsmhOZd7cBKXUqood8i
lWxkqcrZqk3CsSKNA2lcNPdEDMe7RqF6vH8lGl47aw3V0cp+kxWqE6SN39crNabNc/si5IR4PN40
hVEw9nihOea2kD1wrFy95z8adkVluS4zF20az8m6HGSeDTtxuBBj6A+P/xbU+v3MVa7fEwBLDRD/
0LNv01deCYDLo3dsx0OvPdO7iDmkrDhPwbz2yrUZiqvt57CVDKvO1eCyWnhS44xjpL6AgY8QAWD2
n790Icz9/IAQm5kEsPcTEJVN1uu5Av9uWbBlYiVACpffChyc/3S9k5SZoXRMk92uBQCAVe1bwIwV
8ow7NOUnTKKjIPQNQo6NVKETFhyN6FYz3V1fHgtjcGORAS7uuK2k0ADdGZ0o0zbMIxC3O9+stDEz
ZjslsyM5m2gzYl/cSFnP9Z+nMp4oolK9Bp/jfBxTMdTzmuZFDVjeaL/T8LqViYhVVX9AuCjiVKPx
QDDZZDfzUf0ACULdum3g/DZYOPKvwLLCQleEDB63bEgqazI2pWNODrofVwxMgc4p9XRxgoJIr+j2
Q/SXfNYiauQfi/HSLeTanxSPa8Q+TvUNzzm2QdFjyHD5P95QMJ39eGHv5YjS/k5D3QIYQ31+dIFg
pNXzJyqMaxkl7ih488G2L+fYUcz1NrzvkQehig00uMdw3EwlZMdbjiiZ2IMlBkgPQuzGVCW/E7/K
tf6py5GoLi0I7HXHOnLSwyWQxJdp9tNVm13nD3LrhujRCP2cR0+yi7LLVNp4VxoUHOaiC1qUsXat
nKYVJ/r0LyDkBIGLf3i2BllJ4KqdzdHgVQKFU2U1u+PuRafHxJffuRbqLQZsaGklnWGfgMQbED+2
E3Cbcp5F7M3040v2yvzkEdVCVtuf6uYnXXwQSTAaskXiNt8vGTlWrBxYJrY+mKsfUsCug4UT4yHn
z709x1cwmCzR8HVA14clwplIrclYReKZ401bPBmP/kmDJy+G6fUkD4Ch42V0bBQwAZbUmd8DH4no
bVyZG+WEuxvs8aM9RhbkAW9lsI9VTwkN1qdCZH9oUdNsmjZ3JJ7di/m49jxCB4cxSP9P5dH9BGgX
34P1yztSt6Kol4fwwUW2bZJqJBLfiWy7QBivZV2sg4VpbgVhHvorktFKBpe3bcPxsnki3dqUsvFL
d31OHDTGEB8tDFDjfKoQL8ivgZaF79016tq7h8uV72jKzi3U+/SZ8dOdqsa1FsqjhNyXxrmsDVtL
kJFtOOdvnr1faoRYipp3XI4mhkQi2bO50G+qKp3u/xgD4SvgOcCzgpnTIsO+CQMUSuQtudRFwyea
wn3bC31EEuObO/jxE8na+ISQhqfzu7kwUETibe0bLFGSMFKa0PqoJT1XnbcYziwM2f4JjmYhSixv
u684kkZ4o6w9MbB6f0ag2JYvpG9SYECbjnS3CqH7aZJtFjk8aSEUa0z2Lu6AnbTUCj35f+7eSUtv
DJPzA8AuiA1s6RH1y09k8+vo9liYdrLJAbvj/YdNOC2VE7J5GentHft1Fr5VB4KrYhLAIVqPfjHE
76hbcgo2Kf9Mz2eZlO8xasm7vLxRYaE2MCuuu8R6qMqBThWoG+W9X48ifoCnu5AbWL/abLoAXVXe
Z0yl0lgGsb7uD45fqDqyYkXJ8jzblpBPMrln+mMHcq4b0crvQKHJJ4GLS87xsKlkuMUpvOd1MD8u
aivtIyMxI/pO0TRwDeFijlryfpKLPwyqhF5YNzQ43EvQXucBrEEKJuKR+L6EAh3sovO8wcTaQ6bc
Xt5P2OlHGG4pvt0xf/fa+xXaU+y+QNJLP/3+WYXtyvasU00Bf+OWTKwZWups4QUh2h0J5bFZxnKQ
i4TGeofnGyv+FXArZZXVLT6Qa3HVMK/4oDG5JRNwOtbHV7jkWannZKjVlsxL2gqq+axGrZhkyscy
uw63ikcCl0iMIzFT/6KB7jgLlRu0/33kNM8G69Q3wu3rO/576xk1oZJiyMBTD1Wy3rTkvTw3SvEQ
WEN3zfzRLJNrY668NME0V/TuQAikw+e3V53kpNZZwk6W94EuPqF5xiShoFg0ycX2fFAFw2Zheqw3
0FWYHDfNt1101jj/1ngFJHy6GwRqPljQUb+gdl61Z4q1cguMafUJSuJ4jEH2XLQF7JSxfaBPYGqK
o8WwpXUCHMq00+OEtW3lditfrPOPNiQLmp4l7t/1LYvj/u78MeqWb0IkofplcMv4Af07fKzKYEwg
VVQgDeARPu6ZjDsgom77kqynrq9oDkQWW5RUjpt1DF4raiTSMLTk+C/LA36BNdZL2YTNhvg/tDmq
KZWXHg1IcZ9P3wY2a2KQVCJrfTkVfSfcv7COt6p7iFnyPp1ypFUYQUDrquXm6J2dLIF30e+nGY04
cLj5E8x6XFH3DqjQbHFzW03gTq+vdO0bq9BYF4lEGBU1s4lqzdctuVQlv3btzexSxrFyVw1JhlWE
1psxH6xcVliLyr7MNfaSEvVKOF0x+MCatM8vKhL/CvRCBWn78CC51LiYbWAVRMB8s1eJ8znMr04w
2hN/tUciYO6txIy8X1F7E64a7dzSBI5Md5QelDG8UkUGc5TCDDcktCytX8F4wNlUISCddvt6T9Sm
hqy8Br/PfcknIWysjQxGMID3j4Tug9l9BSsjeJhOKLaUJVv2CIWIEeHa70bCuO0cNvgaCTQ5lYj4
vIVfAI9qqYTf6uN5CxbWvjPNZUuO88Dd1CGobOnCgSPNovFpAyaQu2silusrtZOKp8cZEYNS+7cR
38BWmnUk6u3CPlX4g+gMfJr8ULjJtV1+Uwr91gbzdPHqRgiyc4vpJngEqS/uvBGPsRWrroXEr5Up
Q4hfwVHoeqAlrkA2IdAH9WLDsiNcRK2AXg3KAaqqlTcfPYwja9EBkbOrhYOg4B8mAOFHVPwmHbH9
/DV/dEQS0ymD45yIkQG/WC2NBSNY0r8shbQEgRtd9NpYQl0RfJjwLU+zgimbPsA0DARQRf3uo6f7
qtiFkWHDtEwVvDQoIKTfY9ymfdHAFbxvOAPuaHpP+BxQezz2NGpjnMHxqUYZoZPnMFMAHsHPv+ct
1LTsTmC+k+iqvZiKnEugN6LcHpK61AplNor5MpK0kUV7LU80eWpT6koNjHAOZGwzHOgkYAvZMXDo
Ez0+hqvYSTUzSWA7YYU7azr8qRwuUO+rrbl1fpYs8zpA0wQtqxznyCEVHycN/t6eczmr8Eb+EbGx
ogZFtpnGyZIlTjQDjMmbjtSA47Bcgli9qfppPk194L8tl/rV6UyETsZDzPpX80yyoE6QdIgafa+O
k79/MlykEKq+lvkfjg9haARCHInHnK/LI9JRNdY06A8Tpo0lAU5Wl/veSkQc9vHWMR3VohFF224/
jw4K62MGN+r604XSbGbiUGAW+UHvoPjQ263db2U/VmfFOtszycL3aC+kE5Vdwo3YXg0AOM86TaAk
yW0kT6TW20ZHIv89+dlESeClw/v7ehonsdupUfXa0wbkkQYTC/NfY+L8hBcP/s3URdPXujPo9Gd3
OLi6kqTEbM1MY0ilncgGKJDnN0RtR6uAonZwXeCgQJujs7bLkS3gqWQONitCxoZlTRk3dourYOS8
QGQjJgpcVK69H55AfbdGabzYUS4joFU39YKgcucOR1b9KM2MysOz1rBPTjyM4N1W46rMhfA+k7s3
62HE8V8J2TIQsS04/FTNQSMgB9ZjRrVGFpBveshm270RD6EDBcJBBGOHkBqVi8KAPV8Zvycr0CJt
x3d+qYElnA0hYU/u1uLZnWs3TIWETwADpnh/j+YAh9RmyY312DShNWhU8wxD5hOhW4XtMoitQnOV
23oCV5U3imo45NL8ede0BLPhLk1pLY3VPeHRZT5ikhnp0VSlAVTP8BM/+uQm4JQBT2TAJcL4TgF4
nf5Q4bFh4/aoejaU2f4Oa+XuROfJws6+GeFtZrnzoKyRZmFyJtpm8OjEythqaiwi8c0V6pJX9uib
i6xvUPLYfuqckhvUoFseYELNMWwDKFB3UWstpfIjtfA4iPNdH0Mv6byBklFk4Lmcgv5t9keMtQp7
uAGA4IWJTFHRJHs0foyWJGKYLnUsWFqWIxVH8BD94Q1Z8/Bv4YmwDo3QZxUcjdcilWIr73+2LlSW
ZS9tbMedGAu+Mu25SH+CGl5ibBcDKkKAXEYp8vF3Mo4An/4fTAtE5TQ31DYUnJ0GbA1BO2Zk5f/5
AyC9xmuiwcPshQ4Y7HPXJ3wbz4gunxBmkkZuvcj0bYGWdVRwPC2IpRaFLuGpH1ZFwqVHo+9C0iAI
z6DZn+aS1BCWwMiixsLHJFT9C4rzg2xMg9Gq7TI640CnBxtafpBxx3Lq34UtCXOq/dqgBKunsyqi
iueOUlZTOm9/QHnvSQLNvp/Xv7uNS2jxmkYQDR2wrQJO5cSoH+/ufHUpSvgR+CnlskPnePPCxqhG
Q9VnGljHrjRPvo4BtfAH6pSPRiu1hbgML4M79/ZFX3oRvrgMn+uEPibplvs418wTjNlvzfFmItW2
nx/V83PjQ9rcw0FxEhGRF7cNkds3cqrw382SpBsT1SgBr/V2VlhvHZ4ZNnrRYvZblRRSiOCFznHN
SK8J+iqK/TdvYdVPWJD7FHnU8WB6V1qp3M08rHQH2IWnSEw8KO4KnjqXzTFLdgKvcRCCsYJUPRnb
nMIPwSoSVu5sDZTmbRIFB82MleHQ12TFF9sUDZ5Lvq+7cB6XyysmrXwnIT0x9Xw7etaKwwhdI8a4
G7ra2bzAMYiS2z+ZecebU9RQpReZsFOMEjnaQz8Y0y50M7Mr2V2QtZdFNkeV/9uqPWT3fkXrtzZ3
wcCZr6w2owHpohlM1Dkkcw2fr4OABsNDHWfMVscwSopNt/Y/4tfFLnT5kcnBU7sw7ovVqmEzR6kk
Yv6NrFeCLc2J//HtElLDpoxlCRvZE9dXCiAbpJPTp/HjjQmQ9/xocFcDrGVOFr4o8NhetfpQtHSr
eNrdICAxEiAuKhyavElXKh7MVVwoBF37WZUyc6FaUL9CzJxhlT3MJC1uT/jXzEYmlPCg3PHvGAnL
kaDDCjdN1ktO1OzvpEbWSnVihpMTqGf70blvwswxFMaAMFgvpI6vHB2ZI1rYfQcGjuLeRXcgJQcK
hRAfi2vC2pj+WR5ImH3dETRzTm/CxUf3nOynX+N+iV5ZCOuGGZox6Oy6Kjgr5qe7r90MKhYURQYE
xTqZyGuvymgAdtZ9EoQBYDR0RzKChPOxYLmhmPTMhqRAWeC7LtG6tRO6MTuUHcQABEBEBA2H5jS1
RqJlbdLisJ51EpYLaWbL155nwE7BoHDv9RSW+oUqk/fa2KtPLlo2Z39DBz1pcrnW4M+1SzySX/UT
50g5oDv6bSmZFXJSf4iiLVsoWIyNRP5ucFqTpELV5tAPojvxc7mfix36M3NE9gw0nfI/YQSIhEM9
+jCQM5RoNnc2Fi288gOg3OWeW3HdCyG0E/BIDOia/vHrcGV8iS94Ka1tNFm/zh6+iCeaLpPdt8n4
z7YXNM8VmYVDOsT/I8KqoKXYZ+VC8oeZ3mOCNQj46akEg4nF7RXmjAt9nCs+Yc7hj5tvxpogILEy
kNcQQmZ3ESLcxYwkUinwWa4E52cACvvyop0cqLV01P/y1Wsvwvu6Y5fGPdhpsX4H7ZDOjT9tRNOi
rkJD4bLfr4lcdlR4VTXxX+DTIlZgRF32NrJcbkR1nVon9BALpPHtqVAuTzgB3arnDJSzd9NrxhhV
QVPF8jJoLiokaujlZVJaSA9FITSn+hp/o7RHOGXlQNP50HH6n5TajtxRVyb7YJ+IxbuueLbzkvHW
ieBtJRX4yUiPX5iOHCD1K5Qo8E5tq/dZjuKFoyWoV10UsP4Ax5ZXAUAAUsmsbLl07meb6TAwbwEr
gOeiP9PnXl9bxmItpiCYxcMVoa6dkpImUyYT7ht8/HFyIJ8FtrFdU3Djy3KQB+Nbb5X6ZDfqnLEM
2BCEWhI2psQMWV6MAv2OBCW10MRyF7JaugDf5B8qvKQsmVOVckLw5OlohP8wfEr38mdPX4n9ElCJ
tEJknZXU0ueVIJX2SOJuzhe5/r3zV6I4SfB/GYzg62/koViA/H9Pp2TwVeTNcl2XYWuzrR9sIEsW
fiKVa1mAwVDvqkNJR5kP76xLBYg4kEiQUugTXYFvLsFZ82Bu23eAkGJpAO/pr+WPeEZp9Omq8x6C
QKG11+qwaz+o0Ta/kbdcgtoON6LGCSizKEdukKP+Vz0EoVvJetSUyCvlNB8igZdXxkC1eUgPMqVr
ZHR+JdD1gjYD5malUzL3PcrhUxprRbSIz6/vLSVUtuqzXwZC1n+2+IYDt/Luxku1Om3Z99oM2IND
CR8xNzQqdrUJZgtjPmCPC9ELNvZZaj0Hn87i2+6fK2nn+ZAgh/scFOnAxmYCJVw+yGBeEwFohGFg
7qCjiVbjyjEq+mOuDeJkuRrUoLVTpChq8Qx9CjVAeIQhTocjxzHMJXI7pTYfBACbLiQuUqUb3UTp
i0xzf+3JnaxL2pYKCKNJ8jfye+jp0GvmSFacNtUqWlXgL/FlEGpfXqSj4iF85I/b70DHrAP043ID
Y8ZjcRYD4kcCci1AXmAumMrlmjlQTYvDtL6ENywbJhaOAKicP5cI+QumaMtYbFd+95WOz2I0g5Tu
uKvEpecEIDUGmb+bUMVqdRweulnploobaMRldfaof6+5n5iaUbfFu/z9vgaU446PIEZy0wxVkO45
r/HemvwniGIGUcYOgHQAFE4Gky343Q6a+j0mgxsiOyOrr2/MNuYywcLVLA093nfKmAVj0X92cEVX
gkMfpcaxTMD8uUTHtUw1nKNP4NQa0I+23tv33dbsc9nbv2lpIdY6UvoC4CdnuVKjZ0md0gnRJ5ys
7klcTi1v8usIAKjYhwGu6LwK6CPnmNTSUr5PcjpXPREr4DWrd14i/qXao2y40ru9uI6e8Jn7KUpf
vN2CIj24tLZTMZ9X4yO0reSAZlkNB2KAnqeO4JWuVerLGWTxnrAO3JPfDgXayeLov2Nb+SfaGFI3
aL2vgq3rOiOOgAbab8pBEF4q2u6LMNZgkj99Wo12zI0a8SMKGQuijgklzBVgty7wjXFAls7qEjCu
8+ZvXdT8V7azN4dcwFP+lArH0ycudSDwSMVwmq0HFHi8litx8t5AVWxXENCMf7ZlGRs3wiWydXky
n8jMfNOssfNPnMN6MHYw9pcgDP19eD3KgGqaFA5Ub8+OOMiOAPTjmuPWxucftws/Gv2l4VJNXzRL
pnSE2hbr5msFJvoJH0PrdX51GdeJyeOPnC0XLLk9Vc087ionxXX9thgiUFQRottbBWIZX7sBgN6Z
s6EvK0c/riXApwzdZNPMczkCNe1ZSBwdWqwQecTFwYfAgd0nfss5JBJvJAqe+IWqrFa1ys/QWNWc
e5u32cUa3dEbkxxJf8T0/TSwlXZi5HD/NtaV9xp+6HIw4g/dzRHhn7A+CI2OmLqWZEmwSE7sjhoX
tbfcdPzIWjfsxA6Lud+LOgIRXrS8Cwmh1rL2Mhkog2nglk9qv8RK87OnG9SbmmPuHNmPO19Vxw47
+qNNEeb8T77fCtRhvMnGqnGmPJiFYLbcqth6w5ZbD3Vt+/bUjS8AWW4tH2DO3+GOy7huHedtkJ9h
R3qKykG6mKLd+UQbdsH5C6myOwEK8a7dcPO5jEy4WMElsxIpo4+jksShhDn3ag6QU9l8VrZ1cEFh
YOUPMu6ATKctv2uh9uvHxWLyznt6lMyRnKkLK7vp0iJKNnqa3IVcj0zVSzZ4ivItbWphF6hNLaQd
o1TKHEcrdQRrbpHJ176fdARv7ErFM1IMs0ucfosjdsFaWbcOIO6zSgbKeZ4mGJCGCti25hhlcEke
Pj5m+Y3uolD7uW/QXNFUJeRpoQdtbXrEtZfMVlISkzYk1fIk3h+l7Q1EDSsidj7o9JVg5W+QDUDl
VuTv4UdrvMIDjbItYqahui9TIa9o4N+gChqIeApJxEdwKzEVAGsxrQn7EpqjcjSe32gXctrgLTdb
Gi+6Xyyj1Y8MnB0dHuwTjFyihwJgY+L7OAGirUEHPN7zvvbp/d61QPorfaY/yuTGg8e+K7ST+H/g
4/Nz7msvjGSF1Xzm3WpRPlOGtu2gnM8OiBLIJ9+h7wLnIPKIEF/yhNWKDN/QAr5Bx5h/zid8Q5qV
29fg/hEf1LVTwWhcPr4iVIDbzfhyY4c7KHn/hlivOT7pueAJiuLVoZOxlhv2375SVbqlFIZvXReh
JUtr/eMzUra3HDv4dX+59p5Fb9C1AqHq+IgjLl1s2JZi5ILhLUT7Q5i91llzy3KhGNEL+ROSyiBI
5lJqxORev7ve3uwbhMROhzwlWrfmNZHVjfvHP9CtVbnVidYLyyZhF4MNdPoVSqrQ6bxLXor9etPY
1GfoO4sln4Q0EJyWD+geUKdG+lWrmgpDIQyCf7Yses7AtG3BuN4mnsH0iJl4LdYxDOgbcz7iZR3Q
zFTpxdOI9qGl0Lxp30R8SedfNXQPXaxsZg4FHOWbLo3wJMWznTgxbQ8YrSu1lv5SsJxH8SIejIOO
rFR+VxH8uQLzhIT2blqRjxdxlEZ2bhgnJNH8VS+kTU4TtWvLUsQLQDLTdYgaXuiKKZWfj0kdIrC/
abjbsLA8z8VWyMJmKct6x0DdHWfUbOCYgEwXnAUuouxjS1oUffO4Wgbigoo83JQSHJwPGCqDzcis
JbcgNN3UnBYvl4FVTJyCngFmmdsSm1uSjhBMde3pyuifEGDqFjQTYbaXk7NcDSMlGeVPAwkCeQqZ
sg04+rACv6E1B+b3jkk91eidr8KOTrNQWMskYeLJU0vf99pffRSIHFYsTih4Lwvv3VO3o+FNfHq+
IZ3KURuJe+Vi8lKkkc0l0XumpsWLV255aqx3GYlurfylE9z97iBGo3LunD1ZMIogW2TNpdZOZ4pe
32urR9LhQWEWMV/thfhDRVXJTPYw2muIA7okZAX985BYjKYzVVXZ6hU3Y/SwIhYKT6/Qo0Wh2VUE
vaTvw4MiBQbYlkqcmplsewP4sQri/alSIxnJ+t4DvRAVf0H4haIjBJNA3vrmB2zql4ly1zbc8kct
hDVVsyHxWHoIa8SuJc7NPZoGxZy5ouASWN+tuaB1x21ugs50iaQ3InchS9dSUKVmltcGL2f3o4aO
bZEzK3dIv41N642A+LGLuH05ihraxN5H4gLX4noIEA6D/NYL5ObLFAk24Dd/k23x6t0CCxKNwDWr
n4k/LF48H0dNfAKkWpAcfnQ3Vc4rdiraGZQqjtOr1d+Y2J7r/9sdeL5sG62Yc28pEFMrcHZlSzCH
NBsBXEZgdLDJpz8EzLC1LGx0SPDmsoPv+FSjIW+zsHB2kGR9WuQEsSpO+uBldnHTR/OC32zKUTsX
j7dznNi2GXTzSHPrk8snSIcPY1HNI5yTtId+j1dZdxiaix65HuD0deWLNJ2fI6RuLVYdXRJDWvVf
P3RD9sM/QMLoa49RpVzUj/1NtDpRxR2YPYmxr4RfpuDF6tOxkmKvscr1o74xjEbSk8MeLUjstWn1
gwDjyF0OzXmmKLSx7Ua2YyiVc7fDFHcKdV+iKZseEotHLUc68C+SB8PZrlSWgGQlBWMc+1dCH9I7
WWh5+qs5i1DlxO+aSoS+4kIXtBjEgAIXXxHV/s3Ld/JdOTqf1kJ56LLKl1PmCyaMaBGjv9C4cLJn
O7gmTXKhxoUtot3vKq4rWcvUnMFTQbFhkHvn+jnitceNXoxOiWeNeLqSP0dA4QXhsKnHQKqXmHtP
FhpCjU5cUoUeePUkxoP5dFwjQBjo0XUmJ/oEBI6EM9LZLrzLI/4LLcwVf6wvfjCePnsolyDE4Joo
LQhWu6RUDNbaAb79aR1QbRAU40a3AIFSbhOdvCXlC3NXDLleOkwLJRhLUV4M1U1xTDV37ii2fTD+
adxvZIQsIZHKMdXgP0oaFwbPnW912jwHK7RuSWQvBSqYd/WRg3q2i0Ats7lHbPwjdYqJflrJqktN
roocj+lOZVBvbjbZnL/si0FAhLUMVY45XTDSuAbqMgu6lYTAA9kbGCRkHRfZgn2wAf9QWofyd+56
c940wsf305MZonmV0gAwCA6Cdxxqf3SvzeQgwUNXTPH8sYAZkCrSd/ZuwI8gnql24buKu3lmMhBt
nvEdjEA0foohlvqAld3rI3BLhUiuApCpjEhuKcRVkNBQkjCa0Vcw4sjg78TBkbz7WOGt/tF6li6W
QGu+/jpFwnmV7BL0tCAgcSqLxvM979/1NHkwnFdqONJRXFe2q84Pd8P2Tq1W3ehpEpVobpz7Y1Bp
usyaRzs/mMF51xpLvR1BCbJjuIQIYSxG7IZJcYfKalQOs83qqHegF+ful1HJbXre+L9eenXsnLtA
4WubryHb5TEnisxdX2/h4OYybimTRckZ+BT/3h/YpwR7YqZIhr1jaJalobK2jQ9EjaWwSPXbHh6t
lk3Cj7RHkSCbP5JLXERY/iHWUmfC2Xbrj5MX6I4W2m3YI/1hzDe91dAZe4ewS+T0UMIKJlLYe85w
51nhydCvcimB0jslayDWk+6Euz/f0L7OJFmj+IT4AQ4rwHaSo/z/dFzgcrKVnlwM+zwoRNMFKr4a
/wnjgAvFkro9w50fACM+sPTJs7XYzchRQ0oirR84JHXW3Kf7stP3CuZSoLUMDOxBOv+fNjYBhpeN
ayyCe/4ZNMt9xfT3c0lboHje7yRIBqG32RqT/eitmnbcDOTZ1Wa6IflboyU1NOw2Tcc6ku5XW78u
fho4CCcBQnixK01t0XA0ZVhxW6oDoSWa7QD+T+3W8ONMa4ZWUuzwGVeBxbQiy3x8aJrzHcldyl9U
4UVL8WfASMAbMVgqWQyGPZarUCcO1jJiEMEAUtc1yBSvvPBppylWbNLR0hM6+xg7NIRWGdqoIatW
Ue8zmbgHCHfn5eZtB5dpRqHrSDN/YK/HCwADgxT3cgTqWpM637xNS/TsbiNjvdGh7PcvzcAWKpfs
h7/PQMn7aOGbdl/V1+iyHYRP58WConp7IsDCD2G4q6RG1Sr138hIuA+WfZdJdGPToVtVq8MYBCUq
rAP5hGIs5+sK7t0vl6dLh1dM8m2H9+YAPxxCQ7899UTA+8ci0OyAo4innmuCKW+u5JZAXmB+A0hN
i/T1tYOvgfdKfrWiNN2JC1dRQeEYaYHw4YdcTL7pBNVzS1xLTh1je8ViR39lnEPtsJ3ubVwZJuhT
QPByr+RHViTsir/I2vkpdMKoP7WeUm5gA9hA06KPLP7kXRW5olkBO4d9j1ewaV2T+/CA7hk+17Ac
fg0MVF9D7z4ybiikoOdT2SDakzw3rzxUfwgOEYHDOjtdbrFIgt7i+cnvRGJK151iBapCPGC6DQHr
PrVsnz+ew3Vt1++SPj7uAJPtE1zANxzp+mokk2Lvtb6zHXj40e/x57186PVdbU/x7hGPAar/Z5Wm
HDfulC/xSKo8kphzhdgS1lrk5TfYPYfS206BevViwyEYubN9lpOOfkVyBqQPKa8w1g55n2INE8xh
6m0wZ5xnZ4GMejweWQSarJm5yJTAHDpazG/3qLMrVJL8Sq1aLfas59JlCwdTyQKySFOr6BoUAZh/
NSX5aNQTqCErdLunRGLt/h9dGDQkgR+jEWX4U2CO74/htc9KRsj4MK4lVM/MafiI+YMGWx8z3rx6
3cvIq9eXLC9NtCOSFBaM7VL7z8hfTxwvMYrBffWZgKnpRDA4APoAF8NnHjFYVC6N6ysw5BVoMAoy
xlXc72zT+AhFRbsm9jusSVZEfnwq2zpQHRev9sb77mq0yOi2ZfYz20KNCCzvQ3htZW9igWCtLTzs
yQ157igTuKDs7thFt6xxP6X5oyQGXNrWN5RbhXMP7m3yM3mnYACf6OZHvKDLysolv3eLGbYZnixM
imX9/TiyqoelLCo28fQOZ89mxU8pbldfNt/sBCaY/LQP77ENNroHlSuUPQfsj5jMv0nrKR7iVdYk
tKV4gxywx3juFLxhMmfxaIaXtz7BLLsbytqYVmCiIro5cj69gSpr1ofbY3qYOuncqs2yDkrGBXUn
ZxcXTwtqeBNGDoqC0RPpU9f2mzNut2e0Srj+DrOQle529M7/+ryQHUlGl3nL++HoxvFAfcmfBI/j
Bv4S8LbWPOfvhMMh5fm2rK3GxXAmGJxptKANhcOjX7sG0sTMjpgOikP//6cMT3lSaCyztBFZXa+i
7KzHSJmYtLRiyuNhPrdZvDD61vnBGbBDbLoVEex2gxZPMBui63tvWaP3PtvwVYmHYuTcYuQTS20b
4EHP/0+MPeKTGdzUwpyq9/0b+uZVxm4AvGV0sTtphU4smJ7zknB4eSa9oJ0bGYgRC1UrdZTyqWbi
6B07GqWZz9Ohk34+73TjmpnzcYvgj9yH435Lxv/XRSx4Lk1653pBZsFy5QLskSY61nHH1wJR2Sm4
PdK8f0XOEmXAJEoalc7tugISX+sf2YDbgLvAh99gShJmdRWUi/EORiDaL7MIl4a01dX+xEdomarm
BYSwjI2bSfHmVHfoD2htZ+AQlr5bsuLdB8tQLTmU/FTqthyOTPk+08o7wbVamklrwfGN8WHnLbIg
8qOZ17MjOqyFjgcOEBM/yPJM9gRLCQqsoOUhqjJEZ6FvYy+7j59gKiHyqQdSefvZH+ej1oWtNh86
3nHTrfV9fT4HIwHDH9UwkEJvOAGkrqJMwHtMwq+S3dIQjdwdK74r5tyDx0ORLoNbd/al+f/aQqdh
hguzp58gOxVxYH12slkL62xB/Qf4dkUsqScJMDiKxCJAKpbxizSlU/KV2JA1jtwl3e2XRad9Sbih
wEF4T5GwertYHyRUN3ZEqz/NegKfvqcZcV9/cBQJnWbORbnGtWPA2bPmVHixMnih2yG65h0xtzVh
Jx6P56uFwI9C778MteAkJFASC665yMFnk7xeVXit5GO9MSgCS4L0tJ0nDO1u2mFXT2OxFzGiGZN7
4e2nq4+L6ICUTuA+lfc0abpuv2+3wLd6W7qF7D9buXnOhg5isoiLn6XhjynwBUc7ZI0Ctx9miO6S
zSDNHSRM3fjSaZnEbgZMVRzMoMPvoN+bPRnXiR+ZEgBZM+ZofIn2fjBxhhOMXMUvHfEXQBKlyJKA
uIIPzXrhUxnoEkbQx0iLDJK9RpsFeO2weBC5D+R8pii9SvrNS1fIyl4gywN2SFHckjqpDlFQpAZv
nX/ZAR/O9tK20D96okMngoqPePlilBAEGVMQ9V6exmSu6k6hfoxXAOxQmAvufNkY5apKRfBDxnAr
P6chqgbVWFo7HF1mgEVNZU/sqMS35+EzooYk1FAlj6tL5SBfffO3YrNTEgQ1DNtL7YKEvLhkO1gM
64tzL6m0sAGm4jQ7IRmDJTYPYnGWi1+TMjCDrZk5EfSbLqepp8MjKuHEh/OFp0clfrpKxBV94jkN
bF50rMVHXNcC6GdXz8VIBr4wwPvcoIZduJa1EOOiiCkLuQfPaDcXeLMvqWvycC8sPyzMrBuN+hBz
/l5SpBxolYW+yOaFaRTFSLZWVSE0mHOErMv5Y58bFzXxAEm3xJl9m0VJAKAf69+mzZHzRwYiQ7rA
wKLTT75sv7bkEdVwtUov6lJUOd+OnifqYzkGbK+J92mniHzwn0eX9PgmQiUVIQg+rt2ecLE+uwyJ
HehFbIV1hvRjDWa94zUr92Z45uafzDuC/krgWn3WfU+rPiLnNWUKXYiMMXI3FsR0x+pz6C3KBIaB
k3QvX1Qp1cmboRx4/3VAlTNTfXml764cjp6cJE5NEhM+PIR1VwLI5aElCKM+EbsHe6S0VQQqyeAL
ikJdgHVHjKp5Xe9mmvZmwSJU9IOZQTP5PpEbxOQmzLNOZ7Bq2L3Kd5pmEUv05oA1DOgH57+vkGHK
xiPUYKvGnD4P6YGOyXa0ltSPwallHh8WmfWy00V3wscPFhqz6qa3WFaLgsYQ/STRWLQ3A4jQZuQT
b9DiFOvL03mg5eBS2bHQVjUKp8lyaza8sYRWHCFkAd1fGli3k0vR9u8Soauw4CLgaUY7+rp3rMmS
YJ8djwU2JFqWsyXgywliGL+epQeitmeofiIP1lNZ8alcNLZaN6F6H4vkyJ6cWhGqV+dxa630FzGV
gbAnyLqLDrr+hnwS6gE3YrKrE1yIMHfAJndq6SYTzeUj5vu84PNbhwuhjmLDIJ/UJgt+b5rFUhCQ
OfQRFrFdF5zZ8NNqAhjw9mxX6X5XwjM/d5ZTmPB8b+2cBC5sLQDJK4ELHBIm6hl1E6NsX8XNN+ls
aNOSY89ExJ3SuTXMdVyNXWYWsHkgW2FbpX4zrQ2NqTTHO12ZsBPZOewJwZUdIBi0RujIqH2COlOa
x2nx3VQZ31jpiuXrrysCSwUbmIjd3IHnLGWo/lsRmdOV7nKEY1DNCdWg6EbjyLV7DCSYm0VmmtMZ
9/46hJ5V8I6MmPAhy33w1lqpW/34Zcl8+5KsuG8c1DVflxr9LUBQQtSuE8mCtG2/RQ6BI9FqDxAV
ut0SrwkM9P+sAC3ZLzBeEn+JNEQjGGRl9q3pRnBLYtw1GN966nG97eQWrgt7S1M0dwUVnaeC6kIX
pK9yqasSYKcY/Yo953MOUMz0bAVYXLrSHk54OnSGNoYOzEuDVlECuTV73I47sS24KRX6aDWjuRKg
HAC9T02Ti7IrkTyaCW8i2oPu6Am/yj94WG3kYwp0F2xLgZc2I0Q1+EY1ZPPldo/VxUH8eLf1Yfg6
9aIVKi5NvlA2LMpdPJMg7OfblEKEWnjoEgPxXdkF9VCnjiNEmGFRz7xzyDA1c6kNFR2aWOxGukT1
IioIbvPwt+kgdpOYlkLIrnoS65uBzR/fUG4hH8eqrNGRFED1GCmFqcLj/6iwtMplqINRi1uHtsh1
5ytneT/H8XiHRf2Es1zuul868Syh10shHmYxvLP4XZD+8W96DsRgOjUQe/wrd6Kn3jOHAKQnZEa7
Lr/ZlUB4oQNbochNGnwLHyETUpIrhAbkm2eBwTaXUYyGrwJ/k0sdhYeZ4T84IAbOiGu4hkzAMKTA
oUSP9PIZoGjLP6ZyLC3bds+uCVYN2f8b4ANBaDVIDj+b1+R5xu9GYB6CB/n6nQhDBIoMCVam1zqH
Ijv3guwRMYd17aIcHKxCN3z0SFAR/b2TA9iaIxNtlh8h7am4lrr+mO0tKTpXg8hCusUhYar/8F7J
aXD72fvNjaM+NwAHNRKL4GzkE+OwnoszuzwBGJbVstSRJlXbaJi0NbRdW7hlOECBt+bmH+ToIqqV
bjm6RPPdmOG0wmt8AOHLQC9811Buecx8Ahb39f6QVOXqu0OIcxtMj9oxICK7wpoqdMlsqkeOcZKF
dgIg6ASwuffYcelQymevKYcBpr7vxjONX9ZdkApKh2AdZtQ2WxiuZIKppdmz01YPsnJIC0mRMXky
v+9puzclfD7pmo/6XO+Ag6bep3WlM8qISuTV1dHYBIgbJLaxCNmP/CbI085DGPIBvgckJTf2PDfM
rX4JuzGBPKz/QTLwd71fE+GZHjfBQacOBRXoMs6jiwsNM6SYgy1ozm3zRnf3LVgpDbbFDmUN0tA6
0xHe3JVHu+7ZF++AZpAfEXemtun0/4qem+LgisRaZ6lGcPx0ZgtM/cbftElG2MmZDK22M0d2lSMa
haEKD3hRkLX/zAyS1HyarE9pm9J7DRhQ4jvx7foSrGmeyzk7us6FKbnULWJtw7D0wGIx293gOZBC
T+6193LAoft8gbdugUb/1isgXoLUfiqyn3uCC9yfMSAWdR2eRCSU8XLUaLfntZGC9rUMAVz8HpcS
KmXqNS7VdsCPK44sXp+deZ94LaXWpdTnbbLU0ig+bjx2LshLQseE487E2jafHjnhJ9bOu2/QGbMy
i1RKreG85zquekVcC4w+2/S4Yqw1053HB1LlADWUqVgMfdjLeHCYwu3dqRuSkFOGHNuNpol2U+7N
wZ8moq9YPR+OHSU/S3gTsp0egkyiPsHDGnuu/+wZmIAmvAWsinfeBTCc+UcXDvSFpmjOEVeKfyLA
eXSxiFwZmUfxFIzujbjr204+vjlZo3BoI8IT7FsifHXVIIaBhDYytIaFz5Ai0Ldo3gp8viMr8gIJ
LUPtHqLeeap/Rk8fxgJzycgHOkdwuRaJCtXE5A5c/xtUacBHH1srtDqzRlXJb1w1V4mYwnprGvcD
OWfaOsExxmSvLi7bMGCvvBpOKb1jrzVXsOTxAJtn6Hm2YS2aCZsLhzvewml0b9PB1d15+Pno+Yks
dfvnn2KuQWvJJqk66H/ki3METT3npIsXTvllXuqMDIrPLuLjxkC2u9WTq2O4z+SljoxR7RBKyAfq
TX3br3My0pk0S+Ye8qMUvC/1qERpPATjmX34s+ADusKsjrIDNWwlLbkAVpf725BnLQHWuBq40VJY
zAkeveVrwFHHhcHJY1Kn8ScbS66wYri0vkWfZeWNyo2cpvHqjrrQeTL6RwzSWlrlcelGJ7vSY8fO
slZqkKcVcOhcM/scZZljVJfSEv81XAJXAkl3vxqAI40cKwpCIzAQ6L7wnPmNTkEnY5VgsenIZxix
ucQAdJacAB5qJq6tIBoz3QLDCOmFZZq8fDUG0A7SfaHr2HVo5oVojmruUFwczSbD87p5ACyvmC2g
GOP+/P87AxA93aED3bJo2BKr0dSV3uxXMPK6LsPuHMTVcFSLfNEibcqhmbds+S0raJvFeI5IanzX
iBB+bJ7w7TAJ1qGaiLx75PGfBnK+pwP2CH4WSfMKZ+M/BY3URR0izJaQHkoLjwXLfCFZVivYWbBN
eYQQxw6X2cIYun6rB7vvboV8tNRqEGxGALE25+6mgrYFlJF0pD38OeYuJPRKg2+GlctTzL2KedQc
Q9o0Wk125DR2QWfilvPyUAq/vyCrxspNCtVm7wiaqqxcin2zi39Gy0tL+f2P1xjE6dOIJkOFbDe6
qgAXZgyOjrvRqpj3ExORCXnHORIReRweJX1EWkleS2yHbdrIE9YUotV8xM/bkWy3p8HOYnB0nHrH
gb+kY3IMGuHKjm7bnVABTrRwFoP9TjXHptnay4TrKrNBo/bhVjAB7vIK+conCkz7z5QWCFYeSXgo
K96ca8kO4AwZWGJp1KBGl72lwcl1QVY8WoSMFW1/0Ej51bNYIGwqPZhNLCuTxGeajifHGolZo3CC
tDfBcq55pLKMJtLhVL23f/gTNgq6nD/0g+AQxt6V4sGXdmqiZW2gf/7+arKrMYYzAsWpXX4pkwCV
vi4UcVoZAzZq9D16vk8zM1y5jAmFi4Pmy35hlKym8U2dQQTVxDEyaZr7a5pInn8+VQqcmh9ETg30
5LJZRtjM7bMUmunxIqmIKrAoRdDxz9n9U/lqL9Z+oawc1fr6kMZ7iHtMnH+bFR1G3WMcYKgLjZ1N
Kr5FCivjNhOdpdcc1m08sq1teq1AAlokmM2CBmwu7EvXptvilM83tZsuEQPnm/a9auEbBoeLGvPD
8Z976qVRAq3zgQf2PaW+hERzSaR7/VnfWrQxZEZXTfLz8K9NEbQWdwoKgf30kOL+XRdRGDsjA1DR
XUKJf422hlQml56sDZ6JVKSugb7Q6q7uVd8JWR2UjYouu2rUM2pH9aU8r5LOn0SreVssmD7QKKBn
heeDRRE7H8PiRyCR42xohY8WjADno+TtN5J0lA+VMfTlLfvtOU9ozmPPdl6hQhyZdpZ9ekinAKQQ
KnojzNak6qQNOjeKkS5P1BAEePmzcN/APXOumX4haGhtwljNGBoDJi9a3J7bF4aD0VMXgorJZoc+
5MNqowh6zTZ/XmjpJgU8uiZXqviyUn/Jsv7V0BPyvCM+8gs1kmKqAHrRTmSC37xHbhEd6MqTo1n0
tj+LZz8PwlGnaytFy5JyDXSEXbqYT+gv/s3b9aWYjMTCIKjJQxMmYohuU6B+ZIJb6AlqMRVDUWRM
VRF7Qo8P79JOgUSMXGlJ/Fo+NH9CZXqLqA3fLVAap1mtlbYmm6dpv3HTNlctHGx/Zng/d+MCmFbd
wyudEoa0VncWOfAe2pSJBP5wWc+wnNtKQQVN+9CAM6bJBiKCsLS5S2S9M3h/0H/IuToj5FJADErx
THWCC1bVkLNT7hDGnIsi9wjmIdDPQVUrY1TSSjK+AqX3AxhUZquSLSv78g6qC6WshQlmJ9pkCCBu
AaljtpoF5WPzIGhhKiMQTm1NXTwry7lKTuzHhZjamUiPFvCt71rMZnO+/RnX+xzOjRXn4hl35tD0
mJEvglMKCaubLJ09IlRNZToXLeBxKdtRFtUPkotpgJFi1FlK372VJUIE5m9gIIzqKPrTO2TXVwQF
9uaiat5M0xEdb65V9/ccq/pKF+3cNbC8DDfVFJbKvlxeSWA+BfUqiaLeYsEU7XOyX7DBCIyucNGz
sYlFQWNu9AYoTLY+5tWWGaCxm/3eTI1hKS3UnW5WY3/9I1RAjeU7yw5/wF22K1MSKa5RsBdiL4/Q
Z2lweFdD/KkI1CwZ5vFPtnEmN3C4w9cNvtAXOz6SFo3C+pgXrK8/f+PIs48Cm/D3+p4p/bGmrKnu
4e8VLrox4h4TyHwRe9DVLez+CxXX9rgb6FavOtAyLu3tsMHVpYx2Oj8hVZjcqW6aOUtCeOZAsu8n
DbCPKUv4lki3NKIjKmOU0zpbZ9QmUcjJgQFPKSieCZpmnuaMvqpZXhu0U7QjxN4Malr7371GfBmG
dDU4Hb9dxfB3mjCdQkQEjuGINiBluVyo5Wh1DZMTYU5XHpVabAcZTpe/tgl1kOfox4UeIW0vVbfR
Z9QiOZfO4HsVbYg1rqYXfghPcfqG2t5m8a+3lsnR7K8mDBuVyAtkQ80bo+OMnyvbVYsXguzNxubM
HMpxVracRNAP6mmV6wNSveeAhdqVA7HKE2lkHaGqYylQB+lR/hyoDiSwZFDp/BraEDr2hyO/YCa2
/26FCEuSuBU7B4wd4lx1sCsYZjTfZ4FhCxo9BzTpmPPDobbKM71awrqQ2RX2u3S3feioJ1SE+NnY
T8YC/FUw7ygFoJl9im0yRcRbqZtliUr/Z+dGrve2peCm/GNA3RWhfrz8C27NsNOWPVPMpiK8qDcE
hUtriJGQUmGA3JRzM4hNTZtfs0OQus5ZrRFMM6JXp1LZDoI2TKxcYDgfofFcdNO87u8VUXfy6t1S
tUWPP+F9w1Gm5HJvJDhnXgdStoj+9jOs4rNh+BfLFp2jaHeX/3wFYCA8mV29uKw2iMhQEe4atP4b
Y1aFqY50Nm6J2/4MjWYlfm7jR2O04FV2+uEyqJrujyc+U/OkcQjPYLgLScTixSnVH+rAyrKa4V5G
OKT0R2/Hn4O0c3IAQRrN/K/yLfcBtBdRBBTbXuyGDB8hyQ9dH6jCUi4ClnmMHNWVwQPccQ5yZXSZ
IE7qUswIFtcHM7pxxyZaAOrRYpmpowwxysneewzF4fB7NlJPFuVMaOsoSDOBpuTtICRd2O/nrTPp
Zgs1i/N8o8YSBp0YVZG1cbMqp45/vr0R1CDClC1JcjgUQoVAHE4Q2C6ugogpLQUoo7hp3/ijnT4K
uMoaeycbuhhDDfG0cyRuuH/KrucndlXc96xJqObZJzqdBiEUxpiZUx+5x+jpaW6yG5ZEvf34nkNf
dkz1FJnyTVZQjQb37Kq8QrKjD0QyUpjktVpFmiRKbxw1Yf/83K/Efy/lUVmQqnL/tYJMOD4WJRIo
1lWgxHi3tonzrTVQ4ucLA6TjmvL03wN/yGDgyHySkiFMzRr2Fu+fD9a/8+0yrCAVGPjnmpQvxayT
6oEWDu3kaMDxAhKQzeD9bGOGaOLCwbQ2ZQK/0KnlJoNwBoNa+a/WUDfw6fJ/jr1/KvxRpRuZ/I8b
mFaItoEbU9o+YnlynRKx9QoqH1pK9pm9KU3pzhctBXbV9EXy9lV+u7i+sZVLEsJL4eWNdF6xM+gU
SQVK5fYBG61JNbmM6k2venm92H/17VU9F9bqWNugpwJsyS2ntvm/LC2MegFfmQND7Axr5lvKQLGR
ykBfXbBIA95KI/lJQ8inaFRbAGgjmpJ4Km8spupswPzYRchV4FZ8GB6rtMNu0Lf43SeGs4/rZSle
1imMTgJTc7M6OTMD8ZJsoEaHh7YKyDOP9qKy4kEJjOjsjcq9Xu/7t9GUnXMu/RucN10JVAzz2fG3
rXrb68vZU7IUqEBsm45UKpkzV2+oWuPqyGc0Pn6e+ZY+jYbANd/qmVhS7/WW8fSwNzTH2J2Wi1l4
jXYMM4DyzHLHu/xMCKp4M5FQChBx/yN3p4u3ognxyOviLQJBqmzbspOCNBh84XduegCl1z8/islB
SSpSxGkkqPLRCs9Xep3tIifEwGkRTOQwXVd85OFnZ0D85QlL2FEqBPTKTyptutt33qNxv5IJ0/Tf
zWQvTUr7Zki+T83BDIzu/x03pycevXd9BaZCx6gW6OWb+sZMIQHA2DLDnAnUxZbqujPvKgrMzrl9
PjZiL48dBJCAHdo9A/e5I6kHrUB+/4YlaoYeJir3V+2eUlkQ8OU5e0f1R9R8W2dNW4bYeZGGf+eu
n74Lp0xww0oGBE92Ex1UiWrInm788Dn4Jilu/4nC9Noppu7xjPKGUPHnmOhA+qnplXzVYrtjSWEz
zKUshgV4jIZMQBKCSMJ81tENEb+p6QClfSp2VbTl6Ol9qY+uTBFh2l14FiTDpPUkOoin5eWkcOpy
JiEQMejycioUvvmvmUl0VD/2egzTFd2U8J/J74Gf/ICDyK9kgfTjBdpR/pIBlcxdijDK5HHbRJfh
FyW6hpCLazFr/04s/A5OT6UxTGFHJxEqGPrfi9wCdIwKYyB2ZEv0zAUIRxvb96SM1m4zGvu5LoGD
wktRrcT39k1UhIOdXHGg8KW8cUPG6dOvsuFQNFClDo/Kh9s0ySpqAjvd/sSC6s/is7PsgptvpGyl
PReLmLqrZZbmbsC1ISBi874q8BLsqtd91XoruGp+0NN60UzPWEwhUWvjlFqvVD9tVks87M62vOO0
1RfVBvB5WAiGlcx2uRIBz9UUeSwuW+CT3H3rBVGetupxWkPKAesuXDn7qbA5wSfPA/zvOTKZHqA0
C6mSQSWmr/3gRsamWKNOEZpdWJdRd0U63w9Uh5RmfpN5MhLHGLFCVQwtZwiPhKuPdtRFxx12PQoa
R6z0ed3XGdD7XeZcYwTjawY0GWFfeomIKz412KcAYWNOm6eKxTMwlFjg4MW8TrfeP9v3b1+cUHfU
5UJD6aci3zEm8o+O8mtvNa0dDNA7nS2EyTRM8gXJsIt7dYxjrRXXXZEv1OGuhGKBQWq0YckDJCSh
VTlygyEW7giv5QcegJtIoansgJ6h5Hfd1jrJrem/DrqdC7qK9Wy+hgV9PBakcNOcuSexjDfQw81P
AwF1MmLyJ9oF57Ym1teX+KtU4YRej3nI+JBBHxRVlTs0MqgOtjlV4aXhHEYz3dhGbASGsEKZ61Xn
t0dfAcQWnsRVie5hISfFdXKjOJOK15KazIGMHJnFRQfPYJIXEJ87jlIhBSbwb+9knaJNsHTNRNc1
ey90n3SR6ZZtZw1+7bA35qaADeQKe7GfNn4wnJNwY9H50ueekkXl/OxVaJtvf54iRuvhmZ1I6SPw
bpsBsnSev9wdXoCoCPwv2aVH2pFvDfzPUSXoExb48fTwIXASnM/sp6IzoMHLmbjx+yG7HkXQRzZE
IghdF4DuUkd6FZm39RLzPDWyN54qy6+tPsA/gyLtocXT4tjCJlNPo1VNzTaK5T54NEzw2Pe+zA5V
t93OID+iDmbA78zZQbex9/FLP4/5nUvnmuU5o8nK2iA1sMWenzJEBhBrQZ+rSeHciYHwuafvnF41
XMlVMlvzEnwXJbHW7qoLcGS+Dttd+Q2NEi81DDFEp4/VmS+eKhxAer9e6Brc5w4OxahsVOT/xxEo
IDT55o+uRLqt0KiMOozrKOoXW2yZrn4fTnQdGAXLCLBVBFXZw6mQKegkUot3QYHvFKsFUJfSjQ5w
t+GbQMASsmSrZ3Vy8k6AcPSAx5Ej5TvR1aUlMZ5o2a4jrk1RsKkF0MAItB32bFjyqEelu9sBOcon
gQ65nFufkdozlbHw1q86npDb27ZxTXGIWazEIE8F4UOFH7NSVMh8+VEiwQhYyuvvnUTReQWGBdaC
QQsAnk9Kdfd3NgnYngnJrXJXs4BdjWyq4Jsx5XrBUNfl5NAyxuLHz5hGSv7zqV2XyM49GNWTGoH2
IQne16IUtM3DhbpaWiqBLhEdYD9/AmgXTvXbqmE7uYxbZNa9TmAvm+aQAbGyRhzJK6TkCduR9bLM
hAsgYuwzbvvXlFzEHBFlf1WWkCNPa/aq21/L/P6Nbb7YBVDlWlZXqxvKyossasNgsHvjn84gXl72
eYnuX15hFNCyCKsEbolp7ddlx81SNrsMUUnE3rOB//cEbfldCLgysIuM/ij1kyOPTfYt+sAmcdFG
F6ooUvwr5fWK+qf6djKtNDcCdkNw2r1vpLWYaoVVdXCPKJxNmASvyeNRSfvGpuBCE9G+EuHA+cPT
7bN2U0FzbpOuV/Ppa7qCr6sS87A2Oo40AQ+XIvup4/Fl+QTDXbxZIb4jVY9nHI0bv/saIwFGcpth
xGq3Gu9T6/u/7IA2GHuAaAtIKAInmk9SuJAx5ztHwUOfCVlrEwT8Gl7AnVWKGFz53F2r/m7wUDnH
/22LY8cD08QdqjR0LfKf6TEqsxKoAH0+QE6/5aPzmo2T/skMvQbHEW/Z6pVZICaJNlyhUJRkaiop
PSHPw4ol3erGqNMks6RSzaEn+Bpp7F/rg45ilQxqrkWGMXUfqWNzsnBdlvMTo+IBXeqIE7PuNwkU
nBOMjWpMiNFlVBQIrFiFaOorgpynhObm5UoVikFY/ATf6hsoqCF0gCmxqUWLikTzHu+93oPtzw+/
IgRRAMqC0WKr/kW1+uc7uSWQkZcodGk7hiT43/z0SvvOljXa1/eHz+MGYKkK6Zi22ZcHfnEWE2vb
5bHLYuVeiEJrQiCmNdaU2sl6gKN5lJZ4aliOLu+0wmu5gxPe5LQ/TL6XJ6iKpv2qUlYWt8UE/Fjn
bpyEh0qUk1+/cRxTj4tkfAsbRFgTDYLmkgE0WvK++2t9CDRB3aulcRNw1KiE6kNbdE7HNUyiEEEb
U1Y4QO9YSxrIuNZWo3gAIBGeyVeu+lYwfWlEFYl2SpWZsuct06z3sMpGpJtiu6THLdAsqcLk4xRj
uPtaYAG8vJGSTh6Z2oGWyggcgTx41mVdwMw1v61x2qooJAJ1UgJ1LBmD8Y6mLDHIYF1cNA14SIE9
SL3h320ZzAsa7nFqM/wkDHaZE1w5KwXi4qA0iB+vu2gAcVaFVGc4G2qaLW0oXLUc76jMpZghbp4h
eD+htLW9WNLqli9mUvMRIsM0cGG8jE7AZZEXj8cxQTufnUaNZCl9nwN5U118dWIZ4D9EUwl553hd
IRhXcbJlgG/e2ihNM0H9tKlN87fwiYkOpBcTYdaYzqGqUPIMXXkQsKAoLbd0+emwdfHeM9yJ7V/h
irrLv4hgTRblYZqyV0FgUC8DsrMzY/9QzYoVAE2qf4s3jCvKiUvTtRljGQherAhOyaeuPI/xBrPH
63eVli911Aa14WcZtlTRijrvUxnyqtlfQM6IuY5fLSieH9Xw4DvDXBDyap9jTADQHLPNbvjoV9+K
NCIuxPAiUG1C7i2y+/WS0Yooco6XcEqrytBUZIFBEgYqXJxZ6IshlLdGS8Oe8/fwlRSKruw5G7UL
MHx0nAjS9SE0dBy7dpqUimffu4EzVrMHZIWGO/EYZzm4EAhsOtA63YcdsS4KSksq0847ckv3B2+A
jojtBCuDQxdxtKtMzFfTMYxJoJu3eH6flscdcT7R/UIR7tgaA/YleYQ/CQXvbvjeeqfiTQSiS9rD
+kZA5aBwA8AS39Q0fejC9qmTmKATWkypnkd3bbxK8DTCzMjd4/tqbq4/+OGZcLwfeYCpq22nBPOY
cBlnfgdvk3xoMkmr7kTqPIK4J+anf2cRETseChniOJE6GKEmWPy222jgelXlvkq6Pi8MgLRiF6wX
5Cn9KVop4XVRolkgawH7RMqEDw/qc7joUsopcwe0EFYn2bCud7kQe+x0TPTnfUYTN+EJyTCyJAga
nDMczE3IA62OXQncJgdX0c3pOQtHJX+G8EYrBwbHd1ln+uF6QLjLUPBjpHLtA4xOnebt83PqyPIQ
LBhmY1fc0y2+pkJjv8a9gsYZepns4qNHVydSvYj5Sfnw6kp13fSi+EE/q2Oqugk8bgC1Ze4TLfYU
LK38WhxFOw759P44LHVTYy6POeutknWtEVikzmuKilaYcRXhaadQZOJWuWMobfCHcH9GsVKTWKyv
i3fwAGrPoVxA9TFtmKJB/Q3KBkAuE1vVF3R1V/cXkFhUCzZyTmm4uyhYHCZT7qFaY5frZArQLgM/
6JaQ1ZTTyeMa4cY8Y7UUyezpYOtkM+I6TiE/VF6dt4fxamEdIRmRgCs8fBs0jIo6lIUY31ssMout
y3HBiN6HL9avWCJGvEtWQEKbJ1zT0gi0x00vVAmrR9XdWIUDj8vM4DzUxpvseYRYDaWTOWM+/Axl
5GWdFS+bSc9Z9aV2W08dZtMgLn7bZZXzDbzkc34yERnWrG52NMMu6J0TzujetgJQRtehtCTOk0fO
SkFets0xnG7gpAQXYytncJHw73whxX59LMxB5Rw0E7BdWdTIFAhxk9gi/nKw0w8nKrTYx8jj31Vw
tiKWkwyaeJxf2/Ar9uUaHgfHuU1H+Q+298odfEHi2svndcHZd5rbYm+scAM6MI0K8ttli/Uyra7r
F7rXv17aP8qSGF4ijNPqk/afRqoI1P5EAWi+tv70HsvDfQStwyoDrhzKg4ZQ4l7K8/sqe0IccmRh
/cXciw1Bs82ciOTYQkZT6Uy+OdHR/eFrl2toYkmIe/sjnBmYwfIZmLH3Szx8mXHCDwdR0y9epBvs
WHiIOB+up2DDMZWNuEgv48MkSXPBrfNmwGcLPn3u0RpVFwDMQFehP91HrCXJD+1P4RC50TFH9Uct
j79U4h0nr4hViBRJcPIe3Cn6A826pz3FZF2LH1gpjdFic/ml4/96TsfBnaesUCyiejN1ZSZuXTLF
9iuziioYrCx+JswXvfIxVBy/vjazaT9qw6Zm+u6UDtuPQ2MDp+5dl2l/sXb2CLKeSt82d797jffP
sCxP3v5b4lHUXIvEKeQXW0cKWvePTeMDsVTfj4Q5JonuDTI9xBqPNSnUO0/mWvJ7HtellR3kj9h5
dBWAThKHlrunXOvBnFwDpB+rUYi72+MHs1+w3t7gXhortCq4g5rC7AB3MhpjzXHxVtF6PuRnpKOy
r9YNV+Xo1SQVRMim5JtLf6OJcnJL+HPcMqQRvxTAZFNyJESCbSHj0nEZHRu1JyrUTmOBZ/RbJJMz
v+5Qnw4xZEAPUMb2YAIPTM/Ceh+1TN6aVZYjZ3t3rYh15Lk9O82XCuQB19hS0GKSrEfigRwPdqpj
TbNqero20z0zQQJVPWbz86qbgVJSnMfBLAVOx2IiSC17MF9vza+s1w3Z0yR/hag8WeFT//Cr3T7n
kaeTvbVx6UPzMq9enMMy1bj/2lhGAmVYx8pnrjjX/iUI647prH1STA5YFsgV2GkkSdfKIIIxSBP4
bh+D9Bo4l47R+k21jhQVA0gYwonzJ6xHSTsHxbrOFfY9J3sW/jpkiZkzoEm1K4Xv7QZvrWczKaZs
wCk2nrsIB+kIpPKoLTwXhV8P13mrxyaIlHyUmBmkZvHlnS2+vY8XTC1feaiqylfHFqk4dZoXwjCb
977qMmQMFaE7nc5dYxu9vPl1EvK0um1BFYnczmsDRfiK9j9Wq1uHXRpZUtrRe3WbFTTK0tAejUhB
7o9jU3wLi0W2/Ng8xkR7D+vzGjOEpnIt/Y8P+oP6MVPxyVIfqIqAmn0eVO48IDdDAldgXisUP8Cq
1w8zRDau0DkjnWax36vubqGSsz1/WmCvHcVZWEMlFIG4PDLQyT55Rd6IrUIA0dXDUPBsBBE4kubL
1+IFP13AWnQg/RJ1s/Ftuz2K6pWU8xgF9juHyMpi+KE4fQqwxwTn+1hk9yqiNbpPt1Z0vQ3xg9xi
y5Bmp8rxsaSjQB1Hmmpxo2uC26umYDDTk/8Iw/Qv8xalBlWGx3O05vukZ2SS0auaXw74zrqDgH5f
IVfcoy5GDG2FIQCeJLkfOgfmY+PE7+zTSEutPslm8dENN+42ZENl0c0ads2MXpprl64tS+IkdRan
7SitRp2KWG9RoSgMYT3Us9lX09q351TKa2CieDhGhpoxYHXTFVfoVKw+gaxB40bASJKgbqqrg4E8
wT60Yqtx52bXTkyTJVEZRElKxttkmUxCkYUcvnQfF8HciWy8KsFp7L203ZjT6vH1q3+JMYUBTGTD
C7BuJrXMF6WQ0Hc9hp+osj1kF8Hz0wJ/Yl7g/K/nCwA0JlaCdfX9DfLjEaq9mqUaYoWVvMPDRmqU
j4NKrtGWC8ce3WqGMoK6Cz6uoemKMaWtdSfo5PbFnqgptutGiilKSeGc5/lxT1SE/lit1uzw5paY
1BUh/W4t7wUxY96vPQbVZuZeFkDAoxFcCt1byhvuk9gFHgox7mizE2XOpaxXKj8udYMYkV85YyIo
GYmJmmXht4/Rh0yFWhCYhdbj5rSGI+V08GEuqqrOYXs4usrwgNZcpVNHSBvN6ddZg12VBq0n2ZFV
1BVAOKro18wxZLDYSwq3sbi5JHtkcnifwAy/hN6jgFb5y+c0j8S40seEB2Z9CmhA9WH14l+5i9mR
kctJDVUKZVKw42J8264wso06za52hJBM3207cvXltu7qgUjwobbbG9V7ayeYcLizegscgGFQeO69
RIYmERj55DEfKOFTIc15yGQhuiZ9+o9E7RHhdNwqi0Bw94qnOYsMoiFX0gvzy/7Eb8mPW9ChzKei
Uq+9H9xP8gsSJL8Zwe5z2hAPhSv+xQCXa2T9iMyI4kA13pAwlJa53j4NVa4Yd20bDMMKeBM8B1HS
ByBMshhe/fx6wz1OyW8X9XlUxVWNZlf65VWprGZFaQouPjJwvEGIpbjwZCdJv+hYr/pXeCsMYq66
gh6+lJ009aHgPgTQmiPN9+WLKwSfpn42MD52OivyHIIo8V5+FaaGzey7EDBws0c74hwMRwKhCmDL
GRBynn9TNl/ozdclexsThZWX8ffr5MpdgzgBMeTB52HtxDBgzpE5DHy/lisBfkrgs5VNld3T4BPK
b2COm7DGLB4XDIajGzjZ8mVrCQpp3rfL+rYc2XJGv87WHzX/qUdWw4nq6dnLMofe+Lv2xs+QwWbz
tQHE9d/Lpj7ucQM1hali0SHV7CXtnoN6493Tvo42xjilE6ZF+cwS5hcbIMIFgjxzjM+Dk1URRxC4
Dhsb28rvt0mGdzrNwA/3pXWtSzs9oB7Rywig4Nb7I9U/i3Dahz6rf23hiUHzCukdZj5NEbcKd5Lq
oKMP6T9DwE3cCmC3w9DisHDMPgpTBjzqS2x4JFbHckCd6Exqi2KqNp2eKCS5e4LE3h1zg0viDdP3
YP7iUslWSLF5M6ljlWQsVgEHaedUBDiUN8OSV8hwuxli6Mb/hdjTMTpiL02vdIsMo/QDJERaAWP1
ga8AUZwxtzpR8bmGV6MjYndPfmNSCsdvemyAODEV9mT59CN1KbovXvSIbtGo4/u3ERSj8mTq4tgD
PLd12T+1re4U9Y/IjcSvVeTVzxGON8is1kfq5HrUTCFvzVHAYudNlyyc1nPaMxXFtNH/f2L4TrOn
S/hab+UNpqv5P4drFfuccNDBi+5x6nLigSBPsUf2I41cLY+UoBanmCUS7t4rXE7sMuB7oQ6zZToa
bd1wJa7IcoguBFXmmtyXsAcf/nIPqsjUTspprrdggUB2NG4rof6RTQY5cVSCCuJdD7Qz/myVbe6k
pdhy8pX5mozkR+8F7qt/zg4Do3BU9XVWctnzEfW4IeoDg0e9RUgeteZGqb0atZDVpnSREx4/z+mc
tlzBBASklxBrcrdu7Ta+kTXTFqxFdyQREUph1tgz+6jdZ2Qzaq6eumgx7fAX1YWeLE5RaLjXh8FC
6zdvYpFufN/84OxzFucTRFFpXsgHJemR1IceloiF/WZBcGOYOWnNdIRNMNmPaDMPvVh2LCPPi8FA
am5RtvbrsP+UPDCo0ih2WACiTGg43oSTBUGQq450C1SoJzbXN8mXc7wLKjMKjr9PXFdaCLPlDpjZ
ZjuudF70kFWVRFN1UMbvAbR8nDjJoCi0uBMkUNtzRTVyAYMH9gc8e3ZT3i91OWsJTNzyGJ3JqftT
2st4JyUNi19Hjg8dDE/FIxL9jRj1pyMH6cgPfrsN/N5f246GT7A7cwsIlz16V0z8fq15DtRo/2Vh
ihRFpq9gSMg4BTzNJT28eKBLfSO/JQVJQ/PVr/joRo2B9ej6AUyM2VO0YO5wCnmoX7xKAXq08oIM
aK21MGWx4znvD3XL4XWqMZ0cUC+5K/4Y1sNdVsupdRVSylV5IaB4DaXiutozLIxKqaNXdTdOVWhh
SJhS33a3oW1271UYxFsPterqF5fJ4OaXAhcpfqQY7Jhulx1ySm6hmW6ynNM+CuISuBhtmcNaNYB/
TRoi9gEmvQB+dOWc8C20IPBLshqba94f3w7KHKoeZ0w/MW0L26bqt/gKkeZIGeJwjBjEcQ7cy9zC
Mc3NojZe2yL5iKAYTkyUlBxNF4IYms7IyQxMMo7ncCA/3cvbx1jXX8TewwEKde30K+LyYlySHpwA
F5eJzntHtbXLhZGBFUn+ElSXi+FEYCIdYxFZlR8NcpmpbojSqUIGL+3yRsYoQ0/bkjeIuUdZt1UJ
DKtPxJZsGhTYPGJm81Dw8/MXqmZcFijK2ERsFQ9WSFFnYrOZzlr/38sf+E+vyZ06AeLrir4HmhMc
qm7HRi5U6zJDMkPWUDxvStZZX0j6wInIeWxd496A9OqutHq1Lc5AVllTfsi3fp+75rzQUvbIcHJU
QiDQXsvM/CsQK5hekAOKCME5/xvUH4uY+kZjcihGv9RItir032piNBe8Oi6kx7TXJFlCUur8m04K
FXgTU6guFvhdVU0+OXAOQa0bAs7C7Qbw273u8ybdEmQZ4iAy1L8FpfnK6zhCohWZesIiJEGUiK6K
MkmJ6ZbDRhAoGdEUAQXPDBK0J7xkpB0MZV/1u2U5coy39lJOedcglJA4Y99cVxW8cB+bLF17F13j
VzkZUOd3fS6c6VJimD2LZliWsayRs7GBNa2qZHUppE5NAa7DDv+ygJd0QxuO0wgj70HZqSjGwRvH
Ns3yo3dvcpVptZ+oM3kUL0v/rVvfXZMeH+gSKJq4WCE0VEvCuy3J2JuXx5jMsDrk7OhIOHHC+VQw
T34DAlGrGMCbzyc/Pk2itx2oDQ72E41OQX8XIcV8CXGufY0TuH9fxGrqTRQA1GI2h4WdiQ83zOO+
B/lm6+JVPqhR17cTR6pfuUoew7U2FDqirs8UqPWNTnm10ENSiH+Q/HHkPbtQ9ruwb3ZmFurakkBd
MZx2xplSsJy1RqdH7c7D/aYxgKTOBiBsNkxqbFykhodU5X7f590WsiHQhJknjRJCqCuXRupNCFgn
9GMO/MngBm+q7E7neEWr21Ra/4fwOVUykLjNgFLtPmeoYePzBdIaKIDoWgeGzDNLI6tn2AR2dDti
7H0QScNkLdyTRaDuYJ2FkGX7J1wMLLML7cp6Nuo3yl9L3V50qi+f7D9W8NhDaMCsEWdeGO8wqgxa
AoTQwu6B9JPY68j9N1Apot6LDWnLzwzFveLge3wXy9TI9LzgZiF22CF+burhNN7S4zGQcbrwAmUs
Oo4jbDZPB4hWRF7jAoiP6r2MXdYiv6XzJ2ZInZpmJtvES3qTkerQDmhoKS8dbgie5892QW5ArKbN
rRDXQYgpV1K5f0bnuRh8bynPI2kmGiSuxToAnezaD2cbU66/rXB9vzITiPTfp6lryXWaqDS8Q9MQ
pPEIqXtGRU4yWsUw2WcZ8XzzKOX1h4fGmK+PhgMu3nXzASfT15vBM5l/I9bIBHyuXWuSzyZVRsMS
iwm3WwEAdrFECBw/AzdjReQbWyzgFKAeOSG/4Ui2wdIteRtu0+5WdsEaxC+A4xUHOZIqP38FkulU
LDr57o752BYBlMGlYMZHyXegApMPqDQFIeuE/lCMo9WRkmo2HuNNXo9FGiGbCaCSxvVGpxDYrld/
556z7SnOF5U5K3UUUMC6/4Bgr3lBI1qkLtfc5pkd+5+gr0jCPo4Hj5B0h6A68BMbo+ImI7W9UAuG
qgwOcOHitBhs9Y8ScjBkrTlPwerCV/rVNwcVuvSeJcR+XC2aZSdIrtuuHRejWkV02BWkaBpFgwnp
b8oLAimKPJJefSQH/pDRqvDQ4h71Jd+WhihKHEZNxDa4NwwTPGC93CO3j4uGiJtoFHXYPwrNY7us
UMR5NXSa/Ket63/ujfyve4iLnP47k852cki9ef+uxiJ/h4BoVSQjrq1N2j99WGcC+UeKsQ7XOO5q
iLb39TMLofF5jc9E3dtI2KD71MZvGX3i3jrU2MsxKXkakdNWW+jdMuEwyguHS7NKSh7R3cqBngcL
b/20KgzyCr4/W9zjTXmTv9xYbfMvjjdzv5yliKINaUmwmFAzIyPAkLoIoZdHCOg6AqXwcTTsL16/
nKjh3xKEQUSUwpHjoYL8MM6u2mAAYxrvu+DgLeg5zQgpSIuhuCLzgkEl+IGPFxJrNznNjhi4PMeL
YKbYH87zYYoZ3FDT9OtVPN+Cle9kH0wLTrbcrgukFMQ/+thW4/YAhkJ9YJqnGjd1n4YyUM9gu4ts
+keXdWJGP1DnNgPc7SpiqBSZaWoR3cZ7d+F7xvRjNiH1d3nYXBjnkd615kJe1YtZiWDDSGn51rMb
OiTPGM+p/1QTWpzvEiUn8PsaF0irlzi0a1nwu65sUFRKq/kw3f8lvw8mPHIhDkRF3an3dQU6nhY0
Ef0n5FDCD3PGCgLmNWNp1okHOtbwtu/XPPBXzpvgr4XDWc+P1jZeITBzxtPEDZ6bQgXwdEAxt/LI
rWILBGSMnxHDlGh83OOmsrbnvXCarbcZsyh2kmd3Iak+bnVq7rlX3d3GOeSzEn+wJvb4FxYy302n
DDT7qQFgHSp+u1qznYZ776lWO/v436Vh4RKaBiSfdzui0HmB7wlkFn1HiZgaDy8qb36Plu/tvdcp
bHIRF2CQRcwAN+o7kzHOgYGcry4jt8smvgMldXl3V8wDWY7PBYzVT5PE1CUTg44XhsUuZyDw419o
oVDUHB749NiVT2UCLXkIxa7i2OLPRLcEMzyZLtkHsCkW6iCdI8Aneso3rfJsTu0z6l8NPJafdIuo
0LeUjVam6D1FJAWLmINTit59JVTgByfxy/bysU44tF9j3qoz8xgD3j2ezp7+58UoLLz33Q0ddAf0
lfrggVXz4+rvHmcix5eIwNjCnKzhgyyWrlqMGh8oUeYq1Mp3IvEStLXh0EslDa4fBl9AGlXIQlJz
DTciB71bkMVVEvvAdNE9fIIqGCVXBccapPfkkQqYOTJPHJ52D3JorYDkeB3fSKFldd9TODLHzvtJ
rOCFswiYWxFgZ8DzxDxraOiU9zT3Bvtk+GBbYKWvi9grn6fsoIOky6Jo8IfFWTaPIDQJ1tIgAan5
BKvaEe5nUA6QAMMVPVeCdA+Xs5PmcHJruQZesdSbtWjPmFd5d1jcteurKcdAJ+98HQWKmJB2mClf
awJCfWBpz8nEj1zSgoRGYnR8ym3K+t4s5tgyl8Wjw8Bpc/458XdH09siGm/p1xIHvestiYuobzFT
+JIeU4Azbzv09oLQnHITuwbUIssP5m0TGs8hdeSMo4HcdPtSeGN1V6liQ0JdeGdMqhe6mjoxKAfG
UzupH0yr28rWAis25OAx+G6vP345TC6Hc38+4xdPGkFvrU0mMo85WBYxdqaLohcMr/0r35AeN8U9
/9L26jlpBJU+LN0aUpHzS7mAjkoSf8hj776W8ezZbLFP885GjYRlDBYa7PvMxqL9Jk/InxQmXvcJ
+HzayWKNmAKH4AJikaHlNbUKaVtLgQ//IZHpBDwaHwyxnDutyRFDbUCBG72rG0uoWWWvXMiZ6qv3
XXruRfVt3r3xaDmqOxkTRZpS+/RSTFlfBV4OkHQcPyHh77ycJ0S4blmpkKqRSHCNW2fo3xRpTJ2U
vdVw1YvzTg7dypitXIgzzAYQS/Fqj7fAi0CmNLWbcVyfkPjUNN3gfX36vxrefpQuj7aPixHx9+tu
5iNneDgapt98LXt2bODOjSHu9nlZ1SNUpaTqYLHkffvzPpV8oWxYCvx3w/2fwRWaKBqOvoQNu8oJ
j7ACD4cMmOJnOvlAIUIuhZ1qVnsQZpbJMmHietlMevZqVqquG8g6XreOnYthgzA+y/yNxaFxMhhx
ycWilCIUdeBOT44snGIZxX/DAh58m9B1ImRNEipCVkElJbJugvCz+leaRKcAnSGFWe6hhTOJ6itf
sql6UAHRfImg9zCbXmL0Tts02FMA4qzRELJxxQqwAxVvoDcpmFPiXSQJFOKj0H3MOrwd8lxSZtHc
4P7wBvLaGj2nbcuuMGgfBny2e7nKFNV4FEyElROlLYFpmK8nTKnYXE1RROYkmVWAKZHee7kwatP1
vr2wToDvPPX6S5ryOXOKCg/27CDGHYWeasheOJs6L9fPH7iT+fbf+FIckefWjX+hSTtn7ViAsor0
5JjfDuKcvb4qhEZlqgknkXNHieNENZ9RrFCP6j3xTRXUR6co7pumC5CRoJpONFKdEiapHcAy7MFo
5FEgAR68HLkvEl+dluMnMUwRYabpGtQ7MIfG1SCWOHdyO/9jM03pcHCOc16AeLprzRilHZ5Vr2uo
L+SGlb3BRB9FCP+VulvQcr2x92Z0W3ix9W2fOyuRFreCj7KP7ef3KCeD63SOVsPazcDLNLeUdPcu
omkimUxyN1pYBv56A6IG7hsPc9ag5JUY0k5FSQEZVMVtsBTnc0RcaueQP3+mHiz7xFjyuuJloGYK
+ZuRVSwybgAdWOcXYn+bOwFUE4jSGSW05HhrfNyEZzwFxPto15/N/OP+c3Eg4Cms7EbaJHvhk13t
ppRtV11+W5yPR4cs4drpXY/KxE0q2IWsLRQhtFeDuv2sZK16LXKCufIzFs/E9ALbD1FzP7LMs4hQ
QMOq3wFzhju4HA9Q4e00ciVjYWX5JfpbzQ4nI1rHLzCLXflJdgQoYatrEZEOS18sFBUFAjBX83xj
fHMIwyU6ZiflOO0NG5oWf7BYByXAjFXvhc4Wy8zDfR4+FYN60w84LHCQ1Y19bOPEfhZPIh4RrcLS
QTaYn9/hz5ThhVCttztp3Dw6qCjid0BuDNzZizI4F5jIXy07CPjI+yvny4oW5h4CjBBO9dzUA8UD
ITz33cZDULIBDUvucgRHlRP8DY5N51jP9TSy0jLaVlKKVF9DHh0elHblSKjPO9OwcurS7+MQl+30
1TPMcrZIdKYy3u5OsJ4Fh8ivgrCiXUYGBGq+/y5FK1kK3z0AUXdaldNLJw/wqmafSWhHqrE3IWT4
V5fS4p/ZJGnfoZHjddSZ0HkNpyNMeb3wLY8KbEgldM1x9Egjhj748gKBeRwOwa2qQrVaE09EOZMn
wnXPi+rWPbsI4PbSb/d5w8fNEfRcsvtz6eD441cPWQ+V+jiTPuzuHqATmYPcAs9DNKSCAh1cvKkX
IUyguxw4FDsqgoAqsNvVTeqeYUPYtjD9dA43DFtusTVc42mPo5JHmGK43gFZRBYOdSQ9XjK/+9G8
sl9/sy5JA5FCxkO2cZwLM96rBr7dV0cLd/mFh47fzpeSSM1GuTMYb2RLYeqmzNoOtFiZ7JyPRIAt
pcMaLqWLN0JmdnFpNK4eqwMMqllTFkH9vKjTlx4umWMvwdXgnQYM5xFvbEQur0e6U4S+mQ+C+lAI
bS0GyT1dZr79a8pUmuUNUdml97//n97mZovrvryPsiYz1DBXlX/5p8RRB5SGmMtxtYTQOVc1nMKO
B0K9D78oy/bV8mNrmBIKXZmqBtU0xXZ1qoxpyrV6H+gEENjHSDd6Ln/d2UCM2ca3s8pUs/v1+xLr
VfaVh2kxURYe3npLOlxxdIBBbv/3GKQ62sxRRNRne+UOhr71ekWjo7ZJp3DBk/2ldtzhgQM7jz+p
kWHrzcdCec+clWciZ46O8j8vIN+su/5JYxfkLCszbi3dKdzLzxb4pDsmUsewgBzu7UFfCxE05Tew
Tyocos+pbuShtw7J5N6Ena6NEJYQpEWvZNP6H19wbDrac0i5SASrzH3hpCcpVY+aURY5mC2PYMvQ
XVNXF22bSvb8reUKDMORovAxhUOW/g9QC72sIYiOZ6KPl7dEhTRqbRfqhwVE9U8hT1I2CIntyOB2
p6Tu5eGQLP0v2lJYM405ubj5YJyFz/3ZI0qVf/bMUizyVVYwyt7rl3ecs2E122ai1e4hlCyoXfeB
q1TCKo/nBD/5cLQjVublz7otmbLXF/rhOe1XcNGuufakLZyQbwQUwdlo+NMgVf0OBxRx9x7PUe/W
7FCwf+dHkdhfVUWW4Z0M/5+C/re5eD7HvkDV0v/WYoFkT+V2Mdi/xQgEXTk+ktt70pzcCeFOsvOE
s4KU2c2Gp4C9WDSHEzNKuilM41XfvnMo2pcDdXjPzUCs/8ahqsKmxHZK5VPNId9wApNoDF8U6XJR
vTDTLnGXsiapzFmL9mZK3WDyPyNBCl8nbutChvEnkYh0Dy3JhtBejPSJuEmPJikYNRwBOQI8WRGo
KeksBduC7tgjUQ9bZhQU46UlB95l5Ozsa45nQiCaKlteiKpng77tUGmFHpXjdNnPyG5X4nD/PlsR
QSmqidi7YmKyP1dZJQG//DKxEw9lafK2EPHnpaZTVWd5bobul6tDx14D8e7WZmDeteE26MeSiG+o
JBGeECNrRJVr98qRVTlR19rRcOtUXW25nJze7/3ulSDxHmjHecO5h8+Ww+ASJfBQy8NCEo4b2//M
4cPP4zCdRMp891L3wzCIOSww5Do4riu3Ft9LfmPIuga1FfMRgvkK0D9wLKejmeNRcQZn/HUWSysO
IHoMH5H7hw1Ft0t7JrDXqlRJlxBYy+i2+VJeomHu6vvnJDarDmVx2n1kevZJplNpM0SuiYItlFMK
JqYBGHlF78gm4/F6sR450T6m7sgweqJn1lYe19qWVqaa1XPhbmr813Ni08g7Rym94rNfLaTTneWv
bMPKDp/1NLp+6vc4WElkSdHZd15XvhCj1cb8XzLlXxQs31Kza4UQn0AGx9X7soIvtAyZy8fuVzym
N9InXfMfJw14GX2f8Od/E93PJ2O9gQQM44kclL2wL6nokaLzO2aiId9Ut/isPC59hhLkSw8W6dDn
WFfdYOj+jhZiD8CFnVVEiAHOiJpEWw2HjWMfYIcioecE9bPdzKA3UmJAHWfEbO7hyFoiYAhbY058
rCWnC3nNo65/En5QYxH7hZ9wo0En/eBVMUNrNq6dSfBjYUsYzyM70r8Wrv+fTkx3QalD0XazzLWI
zeT31ULq8twK6htgSlEfgovuZjL/ry3ctUqul7w78CFdspvEuCNSxpz9zA0y/o+qaNngeSODvS5M
oqL9IP3294UAs3HrbAAikz/DSV1/K4tEsKFcG2rsunew115hu/sGrsiDgN5hyAmRcBpRmol34o+I
yQvwS4qO0sBuU7qnjnjDQ9qn6OS1bJSunoe736rjJX3VdyLiXSE5BOR+wupcOtWH6ufSXNRvfATJ
ASsIDUtZPwHwHLsV10NkErAMerx39+f0xB4G33/XA95TWoFgUSTNc3hzqW8yxCE4xLK0Zq7mKolw
5jdLIGnofA2yaXZ75XBJGU78bFJTu3PHAJWRNa0wYjkh3ijEyS2UBG8deC3g9izexyFS1OGmMW/F
WD1t2Alym85mkQ2SopxwWiZD/nIGdxPgxQyJEnhiTOT0zMV5jaSGuRr4sH+u3y/0e5ubBAo4inni
VAg1Ga0X4yJHweM5bxRVz/ctDyK+uQYk12gLPApE0oURACPVnkWyoiimzpinH7renz7bzlDnrcaF
RrHSMS0hqoPRelwArgYbMxCk8AoKi/RyyYCIQhI58/MVgMoUYmPP8g8syFT9aTXXUwbLZQCn4ueY
qXIcU1pkAdn5In/LPjwaloCu/mBSMBxEBFw2tMKz6Zm8jXD4Wls+7Kwqd1J9i3dsrzC38fnPoWLk
vA84lNEZy1vDQYdcNjLo8DYFHT7JFGDEogtmiv2QKV4UBv01Lj4ATqlCJbLUzDXUScR8Sz9I2PoS
JQxwWEzYupbaRpw3ROs8g+pL08c71ZxZ98NbhWGHTXXdsDS34vXoN8uRoT9GHurhSxa8ru8SrbqN
kHXOfa8EVl1Dyy5yeE3opSexNhqnq1Ae0Jc8KT0XyLvMqNECt6CyMdZ5Igc/43T3GnCGI5AgsPTK
VM2BfdVbB39b/YdR9x18MgkUcm26t5y8yqRrILXVOBa0clYIslkqF14g/+jY2Dj0s6WZLSTN7tN6
IvpFCo3S8JANiY8qYF/qaT52tumvuX7Dtrozi5C/17HErkopY+7Ve7PQbMFep/9INnZs0WKdw4nQ
j7xByBGvVeBXiDKUR4oKXvIj5NhF/OfmdpCV4a/gJONs6TWiQBMvp0aBKvRLZ4L6/PZ05+EQf05n
weAVjjoaumhpL0VTBQzdfvG+MaMV8N5PAijvXhK6SprFtISuVgHbCSs01hj/jEQohHXYzqJzKHYd
/ai7TNQ4Dxop6J38787FvD2xf2cujKuL6SJIw9yg9rz+SJrbLX8JZ31EwrfH2M0CE1O7bdIvd6KI
feaDgYkkz8A31b2MoGRKibsrN6o5Das+unrYE3pj437y50sold4oddDN7EFWbrd9aE13fy3NRP+1
Xq+vJZ1whGtEN7GQCB+rBPkIGjpiyoFcrJr01hryl83kudgLjEoSN72KkDglt7iEAEov/sMY7ciF
IS0UmV6LWZCgbuAoQRJ+k9Nid7YhXaPsm8CzoeI8Dv84c0RfRmLFYzIchI2Sjl6kbkHNoszBMv2W
rml+jWXc5dOJX2c+zduexOsMPe81P2BV/9WSnksbmPy8boj558uXku1TPIibkj78nwE+siFzROBa
yFTz7pRshnpNBz1rhUIMWib33giI3NMlgGhfghEYmgDvxd2KLsHMFpkSLLI66uRSsBMtyEWy6v9e
fxiMQ0kpqHoJv3bdnE2jGCt5tkvc1p66aNanYDp8LwOfmPy7KnxVaoq6OlFnWVWNg/L1MBd4IYau
9mBVo1oYsnnjRMjEJnr90K0H19EQqFRl120BRekCuhmZ6SXqDEzbeyCc2SaG2+b+tVurSSzdKRfA
+vIL65xTZcWDj+z8w4S8diawqGgAD3Lp6jnLnI3u2NXCy9QMW+BCQjBbM8FgX6gWyNF6uouRKYKg
4DNN6eJqCofWGzmAC6+mRdE6P6fMNnZ78c4sa8ctfEDh404glVT+ITwaCcVgqnw1zUOXKO84PxXC
4czG65kG65Xsd9bAsPjkAWIodvjXfXubrnNAIPdy5xYTR9Y22sU1VqNwUomiTRlPZVJ9cIIUAE5G
s03Mumb08zmmI5/XkIcareaQLbveQy5vfJZH3L7zULrm3p4yRWRzKQN6TKoJLOlHaEZwvpqqOojw
PXwl/Lmi6sxcOtcbWG99tJqtzob6qCLd2ryu1o9D5Tv4twhz2IiRQ5PaD7iCpQaH0rRB/K8fzRJN
VLlHelCllRgipmoH+LcTP5Vdgqd1uHCSpmsdXGaT965oZvUWwsYdRujcgJ8EPva6cUwN1zXm57e+
RxPzqKOK1pIhJuVCmyhknJxFmXMj0lryspoIYlbD1kKfOtKQrtk20X3exJJGnt5uEjf2P3m1LNEE
tRURhv2XY48MphRGyvBqNZgG8wJCRbpkMnp5a/1PJF6l80Gz1vi4Q17iChQ8qhoqdUduPW9TYevD
SbR5F+ENIkHOc7ITMNAtEc3v0MHWcOugvBD1vibp/JakjzMtjzbron1L3AUiB7gomykk7ABY/4yx
PNmRnKVrss0mUp+uhny8DXeL2twxTN9fDzwBGHBv3qwht/wx0F9MWtACrkvxiU95yOTi0I5eFn9z
T7vfRFxHj3ng1dPGP/qvvNXA1Zk77ja8xzW9SIDaPBuOhbgwn+qDiLy5V8GUVeTtH7VKFnPoxOIt
eDTjH+desF0jibCgfJtPsc2QNA295hMG4jZ5BIIsRyNyWXxJf48KN0GiXM3QmmBJUehs9EfrJQ6Y
GHSgEO6O9dcOLOdT8jtu3hTPahE35tkgv0HawacLjUu0wHBtscFUFUGeYlfP2BChYFlcX+HJWL7W
LmLI9ftfsMXYoNhKPLrW4i9+H9wumwEmZEDyMmmQ1P3/3dMKOOtLanBl8XUJWSttd7RHGnhWDz5E
ExbN8qzivCUfAMbUKUT97N6UGt07BZLvlcNlwEC04PUK2MF4h58D79Gy+iPKS2mk+ls3G0EFrvKm
OCIZjGiMma/ggtTaBQFkE5ALxKIghlAhESFcou9oGO+ExuiuZacsl1LTaKEHpWHhgGOX3e+W8F9z
zrHZQsncaVTXrB5hNKChfuuvmiDfYM8oMCe9S0cODXTdzVONSj91uqmTdJTUHNndMxEge2NQhDYR
eafbr7FTGtn0r1WDgFpV6Cns3RKZO/6ocXswGs565CtxndDWPDWxSSCtQyQ0ElDg9TDldzr1rhpf
2IaYZIzI6yoWVQHRD8IjgX+CuvCZHpttOk0dUp8VnILRiWF/tIk/wiQxMTSq3+IHDK3spyOv4Yjn
4/hRPpFyQZBTGL7+aErDHiP4jHf+IJB73ff/Yz3lswr4b7whRiYPFT31JQlDlqlpx2DSg2pRZXUS
CFQYCd3/43JKETmrek5tp/ZM4nz7MqKozWs/T8P0NYTrlk4tRryTT+llqofaQJ0VNBcJZkmSND+G
gO0vHTR6fWc+lvXFbkCeNp/yI4ZniCxuf8sBAksY4B9u9OZIoqqfDm1s1sZBVbMWG7BzpI7ZwUxm
23wCKGf6j3KalrtdT8sjPHK5o+mTpIAY4hhKfAbEXDrHJ7Lz2wHlqzVssbBVBj9gjHbz6VV+a1Pn
Wi+X06jeyPr026OTxrjHy2Yte8lR2plBxUdJMQCr53ySy8QXWs9I1IIF7sSrBfRG8KEqn8ELQjhb
/66I+7cMydtKeOZCtgX4MV9bpAlxVawXe3w8CM5JQYibnAEW/UGHvuV+zUNMM2vbb7hmaV6PD2/Y
nyO5FmqBI9RksFzK3Nd1IIi8Gti2Ms2e+xnqGh3PgUJrWIpbsiEJRZJLSjq0ODGsOTykL8d2e4UW
rpty67dPukwqmF7N6GOOZvCtOrQWuTHk1r68xtwVTonEDSOU7EMkjPDRPrHg8koZbnSD5zSV4TcG
vW374Lu1o31r2f2OCHRv9+1uIYl0EXGWuTGbVtSt+hq/xSb7J7RN1KAb9pJbeCGDIQHFvxqW9liH
Nb0Z7Z/fe6AWc4x7LgcvybVls27suHx/6hn8kZ0HO+jbZXxUIheGWkIjK/iOqTASbkwjm+sQtOfU
vy0kxwg83g7bWKxanC3Bl3BD+kk4ftt5xhBqAzUQKPjx/m4mbWzU2ZYVImmaZYk1s087TXvCAS3A
zkhAI5vOYPPCnHYCzBXcEL2dtuY18cp1QdnAuMGcFoxIFtV0C6KjYa4wCElW1dwu0SttFocqDy2d
87ndFHwP6H5RQJ3zTISkgSAIkxYZzoJvJ7+2ko5PXFrDceHIN/gdsyrcJ5UP4IK66XTHzwKDActu
YPy26KNbyy2DUjg8YFqEWvmeCmOOM7/Z+WjLmmfcq3TmrY7bC2rqcOWBSFRI0xZeN49a6NeJu0h5
uPL6IDmRvFjRYso+grguJppb2HclZBUWmhV6xkQBXibX2vJjJkn/r6dPr+E4y/bNNc+djJF0FKyX
laEB8d8S8oLS2Utpx7iTlIyjs3ALcyHxikuIVSur3Et3oDVhBGVkS852ClToPYFREAvTWu/71WqK
tqnf8wU8mWJn2pBOehWi43ciw1F8BkEJOjohyalBHRXRYmZUen5JgIVqjYx0lcbqtPY35S5hh9Tz
KHkWde642BR7szb9l7ERujVZ7JxJSvrgy+tVphHMI4VNx6HyyS4L94cOR3U1+XzKfizOApmpB0EO
anJDfDuxfSyO7Ryzoc7qvwH8QlpqbByO8UfQx9KjQ84GrHw2husZlzUw+7NGYEjX3dP7x2xEWLCW
6ItpKw/8ye6ByGIDWyK61uuiIw/MpZ6513mjn71RwCq6D2rQqNThKiuAiqK9b5QqRo6OkG+P0mDr
UDs0MyhtiZylL+78yxneUh5742Dj2/qHw2dZqbU7zlEdjkauCFhP1Ygabt8sEdCz6h6Nn9Gyf8oh
fqi7Qg9ZyalWi0zWx2q3P9zrOELLBbXCZEqEQJmvFXVhfNkJaarBWWiAZ4gWY2OpdCGtUTYWYk8X
PNR+7NtlMgZ/WHvXZq/ZRmifguiWXHEuzZICjmzVoVGBWe7fFjGG0z2zPh9cObFJwbgIFe4PLdAX
5XKF04XrRAdZd18QuXJ2FfDHzwJ1ax6RlkRlz/ytf5JSiN+EbfG+ENm9Ez+UxWBFTl+ebrGDNRL/
C28ae4X0vHYGM5UY+Lkj1va2EkccweMzglCZxqxE43ae5Iq+d9ow8XAytUv0W+9Jef+J27Cv55z7
Mn0E6k1MzFIOagYyLn7j8s97Nqee8244V/YmyZ0Br6hS3Y0mgI0HafCWkuPKbiVNS/zu5RKDpmxw
myuoNKDY8p9NwFfvxpCajhyiw+lmghMj5R+0YpLtqfiAnjtJPLWw5CbPBMjfpA8ma2xqmxLWQFMx
sbxUmirZlL+h7Qm4Xx041XD7SRjNLydq1sdkDb1QOyH6+LqMdxDHrinL9//8lIn+YMsF2XsASTNb
b6ReSYj26Lp63rrnmn7KQOG6BBS9A7td27uKe00Wkoi/vb1OR0ncjjnEWrodZA4msA5NUGHus99P
oQhiNiAy5yf24YwIJh883wUBN/zsyaXihkQhQdS57gMfxaP30DWYz8wy6hkcvNJAqYCi6K/Tbsp1
K8VVRZbNpTyjyVYzqqxj73Yb7uVsYVAzb53iyDmWhCfPuXlw9LgT5MS3dG/32uF/wKLHkZSxHgXZ
Laoiq0vW5eitO+Mlf8Nedf8TSC3PGw1G0N80RVoEDvPLsCiCit5VkuaN/1KgOAetjoLuSA0Qz4LM
HN2VY+zDuXUpTodHVepdzWj8C7oyZawweOo0CkRUI8fZB3eOtG+z4UnEyYk88R0CeR6TFS4wifEE
ZCCYFJmOIF4Ci2gbnAFtd8HyceVr2yP8JpvFhnJnC3EbbJ4frT1Qql92Wobn7VyxYMBGKKcb6rzI
eWZA2SaqD2fR75Mk78a1yR02yLYQCYAUERAyTklwF3vApvoLt9P6ziVFtQmU9kNq9AcOBbm6x2rr
M31cq+3QAaAhHCOwnEgEDre/aFtUKilhfWP9Pb0nUgx8KKkqE3AJrchPhqpRpr7KO0tpgPzQYZ3s
DYAVAH4zMzA/dnaacgj2w/tCcAHHxMriu2BrZ7piTX/MIHJfZkmWFT1ymAsOvU2UJXaWo2SJbxVY
GvNFqtGtvde5ZhA3NdSg0J1HcIgm6V+rDt3Se4ZIS3OUifZ6yWRpiYZ7b08T0DWY/xcYRoIWe0+Y
RFY32UmbOxA2dNd50FhsAr7AFJtEz/kga4BBnMVwxDQgsa86BKztQTuZ/hcU8OVPG3Wq0nf9xouH
QIcD5+1ZhfYco8v3p9zaOZq+gJAJhp+06FzGudCSZFnrMlDeTMsnFq6Kw9zyoUeIflTz5D05p1Sb
vKK9BG0z1tQJLlPsvteNC4AgUvV4c5llCTN9bSNeSj5TRSew7wyhHqQCVFtRgGiEb4sYZMFmubOj
4FuVj3D+RFjFB+VN2KSOF5gUnuwQ6KdVsX3p/z5vN7XBI/3H/oS/ZTOSpnDUW8H7suGFRDYcy4Sh
0Xo+FxeZpG8156fX7NlViHi0ybfgqfD16IUJCzJP9wnZ4es1js9z3dfbl7mPFxJc8NN+jpr92YUb
jARUUxh3wROig7x6Q7MDxG6QWZKxG9tk31lvVAh1YZq6Y3uA8cZzKEd9jHeS0zpXXuUiB++mM4Nn
+jeG/vLFIYeihDNFWb1kQEcftebzMeSsxwD9eKOVAcqOjwIjfiOO8WwAFiNDh0J7uWUomG6CTEfT
3amTLtUst5D6++ojV4fCTm6nhxfe9oof19ZrM4X1Bou6tuB/DSuN9KMsTXutsvUph/0nhnpyc6kU
g1OXy9mPFOSRQ8ih0hTi2ZHxNB3jcQAAolKVfTmXNPseG0KYUotYdZTyr96Nou3hYefwB6rxAFzq
eipEjfpLCBcAbsIwJLwANUmB07Q7EoOSAjRXLA0R5O3Kzkm4p2mcw5LCgjgGEACPVg5/vQAF0M3N
tgv7S98y4tLmhfyyzdlL7TqkWf08774yE9GhvvQIwpMuBYsM2fKkoOwPomAwQgyvnKz67AkLHysn
f0PXzHyOBu1E3PVjoTNu6LCWwMnJCAz9QlGnxW9U6X65kyaNlY4diSL5j2WrxBo25Fg7uLv+n6L7
VMdTPgqDAJxVk9wkSpm0kEf93nre0YkdlS8iwPX4oVY2J4OVFpkNfvsBTxzjO4uoZt5lt9lEIgUR
oz7I2pl2P1d4SGnEiT0mipxqfoPvEDvivK9FCfu890fjI+x1IF4DvRUTCGtdXEKD5vaO3SaFvndU
oBqazYKlDYFOLKEw58xrb8ZZmGfHjqBq2r7wNAKdvVodBkZ5hyarpL9dBFGsJLUo2UR95dwvJ7Hm
F1keFDjJ7n71BUh6YBFCWa8K4aqfQUUtpy35b2WOXk+SZ3ZF97LGZkZWPoOHUb1RCtplTnNJTzop
0q/ytTKkjKel4ZpllpmIKMQVqLmCvpYLbrEdANSQ99t9zO0M864iMawBAhzkH/my6oAiyT/fsxD4
iQnqt0dfRsHvq3Ou45J3Ii8f+D+jaBEe0O2qpk/4J4sGBLa5FZYDRJPn4HtudjQQLG7AKLj4q6n1
ilFtBByNcX+GfqZR34m2ONZKobPnCEZBvCpNhu/2yM5UY9LQd2FWQJghI+QNi+UNe29joEKvxWgZ
UeVPY2Mi1vzfXUf58YZaP6qscgNmg+ix1duJQ5VUfVrvbbv6vc/kLkjoPcBTL9QQPNTUFluxb61X
+J3mQ097geMRkjv0P8J4VorPS47rvnPIC1QNUq5vGnVv0//x3xsvxETNhAIwwB45IlBDyuIXDo13
9VVP2mlCPN1m+eo1UJWNNwc6I+pEBOzj4MJoElG3GqEFmonvWYxKuO0GtY7hebt8FGtPkjhflqbs
zhLd9lcTivRhJaG4AUL/wtPWxzCT1sBqI7pVwwaV98TvvNzbEvUMicDNoCt+3oks7JUajjCd4pXv
RhfPe59Od7iX/kybb5BJoFbjScQzhA+VUZr1bzxDdZv34NWfgW3xoMqol0ByLTFe3c++tM9ekK4I
Mrp3F+MTMfurdS/6x8lJRqiXBeiYpv+naBtnR76bwQ4025lqsm4FlVLtd+hV2CYV2tbC60tWUruY
VSMwSln8Yng3j0ZCSbD4FUj4mx+86aoc1JuAQLoXchm5ZFrQFeBBT6rBfSRXWTFQl9DXnLfIuXRu
txU/hQSvBeewWrlNJLx1XMK2azIG8/bcSdLzxW7DyUBnvTTBkfpgkl5OfnJg6Q7gkZzhlQLkjYXL
qiM2HOYQDcWTmLAtFn9xb9dmsWorbHiWAw8BE4WhVN8wKQLPN5Uk5TuE3LQvGNx4csAfZkq5fp9b
YlOuTM6Q3DDu3mXZM5307ddUsJuLtfeR5cimyPRRQ88Km1T8q83bibUChpt1Iw/+M1HAEHtPug64
4vn68Ul2rfcZorA2ROFldSbjMu5xagSmgjbA2sebRGu+uVe1wPZ6dFO1fBfw8yP+5MhXBgosqvKq
boBf4qpGA/MxI5jK/EKn+5h/58HhbPlTZa2x1FS8XOq4SotJWrJ6dHp18xHbYj6/wIIMSoK8gx59
a/mKlvR4rq9k24jy/OjvgZDvenHd11S2LMi1zvEwPY+Wu692V39Eno4qxuzcYyFW8jpWjJ9bedxF
PKBPVnh5ekiHD2LUD1+4odxxrE37UIj1G2xvX0jJa+HBtdud9PWLGTX8O8bfnEtTzwCLHlkJGndR
bJquzm5qJq7VyRPqQVtr7CBZbaznALtBqc7meDsPZhkBPUy4hTGKgN26MG+q8XZQK517a7SM/Su0
MrrbJ9Xs3WqbfGzAcjpXlH/x2MuorWt90TRQUvqFw4xi11s0gDJtlHAHIS8cr0rfArsgw+9FgphN
ZpO3NKpr3UrkaRaB+Z10+90f2ysLxzto1ypKJYOnibN2bVKLRY9Ncsj8qaHKL+yXZOHnFIfS4y8o
pv5HRjCcStbbGxI8pqw71LsRGLhD3WBsv42vQrplyYMd874NqZkhWHFG+0q+sbSpIsvkElG0Wbqp
KiMrPUmg4Y+5ZqXfb8ZB5jhg84kXZPOXvnkk7WeFDm2Ymhexn1zL9QAjH+/X9fuTs2BPV5IZkRF5
/psD7+sh4PhwvJ+eip0hidEVoXOmZIkXb3Oy62oyJGQ/hL4j/nREquPxYHq3t8YMTByJOmdX77/u
81s3SFYV55WWDWwy2QVNzUj29+/ifhTvXOlKdhsHGCzZKrPbXJ5EUBi9tuSw14RUWccgny5VD90R
Jv1HDWybXkAutImO5zSYglzsyXq3mk0YQW/f/rgM7zb7FUi5ixD79wGnQcXjsH8d1aa9RKKJtO66
VvtcGkNK1piZN2T+otevcpmjByR/HecL4eyDJyQEu5WhWJMLNz1sXfJqwRvCs28uoXuu3h6M1HJR
l5mXlcgWzmjBxzippk0a/+XpQ9X6PdwMtFf6vqo6Cpd+Qfj2Uzt5j+lHbF/vaFaUDj+iZRUSj01k
YKtexsgFDE0R6Q43deFgaDHtO2I8SMnCc778AJJobv12F5tKA29vIw2Fx8tb2v2X5oYWE/iL/1Xc
wWaO7sDuVd1Hinh2df/LneW80U50nMLlH5uz9nNMF9ZEIfnGunYBaYEVMajEQPhGKXm5lQBPJ0ti
UG9bhohk7LVNwVcAnVGprHlxRJOWNzEgCGUtBDagmIcoE5Q0i1luA7HQ3uHf3QedxZ95MLKVohe3
QzyGaVGLLOj/RoZBoxWSux6gTmY0YiLXptqGfdLj9NHk2tpz7YGSBYwlzcA2fY/ITzJjaoN/79aV
LVzJN7sog0IlDhQoNNK1nzb6KZVZW2ZogPP/337XhCVY/pgJNgw3m+2Uge+h7a3ufsaMaIUwBZ3b
K4nj80TfKxfQGHU8v5xc3ABNtLmI1GcaNNZ0x2zoPTpkNq8NZxkhKsUUTNkHHLlW3uMavZoAhSBW
o+5vb9eIBJKAxOCt9q4LQOeKfMSg7deB1tPvx+4RVggxu4Co8NcXw5PvJvYg1diiXfpc1INRUXlJ
Hcv7ue/L/+I4TgX77ktvkAy0I5JcLCc6FJY5QKofPBqdptTEnN7NEyTuLAexbCPMXaCebno6Ksxv
FctzFf7vOQHkePDfADbuJpz6A5eHkpXcCant05Q/eatzD9zScN9hp3O3ux8Igce0V1cxFCFJlqmv
VSPlPB3OlC7S9yEvSVwd7Lnak36itBePotLFa69A0v0Fi1Srxya5y8LUqObXHJn8Y96DxCp1KbcX
G2RrBhuJtq6U3kMkvbG6OguTMNceUMBSuucnrI124qJznu7Q6bd3FcZsODPEEyLagdWqXmDLF6PF
cnhKyE2jwdVyu/jYRDGFo7cRAIEI8CTc9RasYscSFSc2HUPVRhIRbTkLMDmHTuhYcWzBPwjiE5w/
zPDRIY1DV1z0/zXWvF0CCAwuWNEjWZriAAQ9nrEbG8UYwp81l+AkzsQzZ4wgkMzJLHRAm/07M5pS
OKbEFAu4XXSKFmQvgal4cZ+YHM/l7HwCcclrCraUETVadsm/Cs5LBpERvpc+SeeBRZzFwPmzP3+c
wWV2EuVnPfddAiDoa6nbgztWvdvg66u2jHs1DeWYjwAUyxMzAD+i2H75u9z9SYJcmYzROag6jJnB
8LvfoD7TgY3wvywaemWgVzEjj5L43S9Al3iDo30yqQBlS5kO6eo1LDuu5Rg/d7hzwyiVglZAWp0k
QIHuBFkventvoxiTqhR5UZsOcBKmTGJ0RGiIxjxlTMBCFnwv8CkRVc1Hu/iS0PGe44jhdR+Hyk4x
Z/aZj1yajNkq87zz3ooHpMRNoFKKbke2czP1AHs1tBi3P0wgPNnnWeONU1/T9Vd8NK12SXgRkmGm
qSnmMD1NvcMZ+CBN4nG/WakjZ/xNa/MwcKhJE0SYirDD8FcRvm/iZET50XH6/kvpDDVmzHNjNbET
I8KNODkcWjMpp+NeawEhF1ZjCeq1f+r6tDVe7koOQqhs56dYTaT1fx/wzT8qpW86Ij7tbpglQk56
K3k+vYJz8o4Oiqkp/MQySe7dyZFqBMrviFe17+77zHIWlNDYd9E/8TjkBEfWjmCM/JR5bnw+vyQb
7bBvYlCy1vYkBVikQXi+ZSRQqWPFRBCBOD8DSqs/Z1wBCNVVKGehcpjW3mduMD+M3PyGF9matImV
/vB+0L5gdWBUxM+1zSv2EyQGpJ7EnfU0cMfoAIYV1YXEBiNWKHtDJsfBg3UlLhokTLRvm9Jd+BbS
MB5Atux7g3yIL1n5uDriOQg+aGQwh2TfNume+45hkxD1opZpFj4hY4XJNpmPFBpScotP6X5HtEkf
YSrsnnh7y3LYVs9sB+G1F4YNKYBZc6gTR89hTcnKY1ACW6dhDjhAhRGd/hJtAhmwW44/g7V7eAHH
4estT2nqnsPCMMnj7tdQW0hFDiv8OvdVDGnQhthaxOfBwX85AZZJy5ofG2WanxAGbSnw61VGVKwf
4YJLCl+6FU3f0FRLTmGSGG9435BM2nkaUNhnYUBP/I9yCqnXjaCWK/A7fKEhxspBRVf9rl1dhJi9
qIzRDj14+atFOyP2K98ACSvILBG9m8q/XZncqwWGtm26ohpN4/oAm6M0DQi1CBZXgVKuI/i7RYvh
P8IxJThQUiMzhppwRyZbk2gj6SFt6YHGzO6Hw5OpEDvtXpcj2QiKKGQfIogCUYKZxjNX8cldKxF8
ozxwWUNZUaoKU0AmxaUT4wqqPeS/pgJGApVq5CGECvcP9Ma9hKHI45aaSDy4xHt6itjmbXOUrFUJ
PDNndaaLxZQz5/ErhTQKKFUKQ05PGlaaCGILGSAGULaXTv+xyiz+68iF0xTH50a4JqpdqyAid9m0
ssHApBeTurZpxtiYgfJa3KE9TyLlK6SAC3ERyTsE1emweQzMbViTN65PDohXZ1x3OkhE+0JBrLm8
Z47WKA5hwaIP3uJbKOzWZO0UcH1qvxBNmfpDnlY3FL7mDWtjw42HvOfODlRaoxpa/XBBuPDxCVeg
Exl9FvXTYiFwUISZwmkVTi7p7xEEGRSiHGlbg7tQDEjtRUFHoiilGpS7RSrWjmhaWSCx682KuodK
DQREdVUOHZgrfVCuWGUVYXX97wRYsiTz81ONicD8J+ALoXt8p/Rp8s6X1JmCiTszhOS3J2MWbnV4
JOLGeDv8i0CtH93D8iKFeLGp/rL/8jV++/l4/zAhlOqbk+vIBoFXDje6QXW/t3mKb1vhbr8ri5B+
EaMaaePxhCMWDtuVfAoCnNdm08fZKlhyOoEEdCpV3HrT4YkpZO2KTlTwidL9vYpxdIXRpWeOeG9L
xECH6qR1QWOJFABTVIM5PrPkd0hqSERkvtgnapoWCwB1j1ZKbPgH9Lz3bPMrmppoivQIRDWEtHVa
gRRuqe4wzGRyXpBvO1uOsRw5c1PhRNhgUV6Zll31LpaVmoomBGi2wX5PgeaAd/8X7sw1UXdlFPnE
uG7k7ZH5/e40V/zLnrf0AxlQ7RWZMaTOrcteUxvT1XMs71+2bgfv8Ldv5hUdAWQcIBPjsCqZ62hL
Z4mPaY51keMuvbh5nMdLgVFHCN1PafaYgh62kFxCpE8BCDu8yZPqXtBoQ7K5sx5fB1j+Bv8VCSwP
7lVQ31VAnwYs9BvQr9VTFqH2Y/uiiAfeyblIMOsE6+fwl19GaMGuacQFhSj/AUde1rKqPaulOHLD
DCvGxlIwMYh3Z7r59A6jV2wB1q0CYPP4gT88UWSs2QZl5GPXamFGGGV7+RAyNhLIpFsug480eZTq
Px69t2HS5Mr5zPV0TPOJSel+uGZthGO4ISGJNCOzRXwRqk7aWrRrHyMMTIX6II8gL45iULY2AHGM
iKwqL9ZNvXeF7r6jrH4xJy7LFvYju53VLycpiEyGzqRKdB2DzlE6SWYhx0d8dxpFWhwblYxqxx8j
f6dJRczKvz8IzzXKsd/GXXVb9BmA+PC55D8ryTiJn6ubJ7VfKx95fFqMrBu9mmsC6rJyIrswu/3s
GqcnyIVBANj7yeCoY/frsBjMItT4hbQVnyz84F3i/fj4wKWvom/+L0dHotwORArlDtNlj/aHqOO1
OWHQ4dmz3POW/sJQEPytI4QCYXWxT4J7rEyHXvHOonc5Qb00NpB6KoBKcwir8kL3ool3Tw/auXIS
LhDGVQkKpRqg1viGuYdhkya+0r1//K5vTJJCM4DrkiJR7xHS+BIFTV0yRSW5VltsbFdMzifeKudJ
ZgeVCSmteA2AhTY9i3/kiqtKt0n/osKCHEU/JF1E2VyvSAEMffnCmnfAmzaObsAJ5NrvAFpr+hAu
xi801z3qcshnD10FOMYTPn+zubEKjYqNpt5YR7R7UExqHVJDmAQAad88zFyxt2OhlMg7kPLbYlht
JGAO1RwvnxFLFG7NCBVObGWvt1M3EZOPf/GdETJqcjyGvDz4oLK4gLI8zJC3Hp4nDpbNn9OnRAkA
05f8sK9nJW0P7Q40oSeVWorLrbuvoVsKcxIK5aU9oYttsiVZhJxs6sOBIaEpmGZXnZR/D/nLnJSq
rAb+HGQSxcmu99FEaJCmwnTjKnh+ivAE46tijBSO/22G7s7qhEQF1mvdfC369PXJyjuahUiE1uit
d6a7RJ0Qw6fnQdg1M2s4BQEKqzQfWVE9UdxWFJ12WYtuDfOCdPEIBTgTYjc6R4bMz+0pXbvDA/Bt
NIXC4on6txbjOWvgoxOvfBYvCiwg98K83P+GsBu6yDx43iUkaEKGb0ocITHCmG5ERL+EKuoslzEs
6kndUbWTNJe6BBJ4KIdMKMf3/vpKkG+CfR2LmCNyJsQol6mDIBlWyrsazr+DVcvAbjMv8YBBUjns
b4W/yQahJNLGFJi8TYOWnyWNkAXwoAOV5ey9d8YJlewwwAyfR7e9NhvrpmbqjGMqNusRXDM1Es9z
/SfH43C1/NOyhZLyBIcGjfaUArFz+fDa4CMjWsqcquU0cTevNBebDPgfdE/vhtcQFQuOxcXyh6jF
JPQXo363qkPV9K33dV1GWDSa8Letvv6qCsWwljvZWLyWpOeFwO+wFd6gMr85gwnhdp9uo660vgEt
L5rt/Jn/6+tPijyjARsDCTjHPPauvlvYGtKI2AvWpY0xZHqPiCtYDWngUrhqkYMRFRAQ2OXnomDv
aIE/sVnG3v0UL31R0Kbl/Zr/fOVH59GLBtCKry3pjAnM+OEqdo9NkBkDS6WDMjKab+ev72VMnwOP
nelItPjCTB0X7NJ3jLUuDYjORFETLdxpM26R8iyW4AMXblK5r3WONL+oN641z7M026VgDnhLbSMo
NqSj2Uiqg+VFXrFAYuysR4l7aXucs3cuE3nv/hJJnCsQIQVErxMfNdy4o2iwHqTdIBgp+KBL3LHL
J//fwaI3a6/d2aFwnt11F55O6SgoABy0IHh823957v57iCO7zmQ7RyTY0UtxydEAKS44OT0TNPH2
FtewU0sjdGI3Vd9x3jiBSOEFQW15JZWYrVka470E6vrTk5tBjp1m0MMGe3zvVLRQ4Wc9N6MXWtpv
gBq+qvosJm9G/aD3p37lVwmJpcW39D0mI/TbG3DJbhDcZ/nInTvxkB0uIc5zETNswx42SN10g6vZ
GRRQiYdPxjeLmfe+aJmaIFmwjXmKPhkSZObVArmfzkivVXnYEu5XPPhNdY7f1/xrs+O3+3c9jtfQ
OQZY9P0dtM7PyE1ovhgwXoH2LUMtv0uqRGFY3+CsILKu4PVNZMan/yVKqplYGAjGuotT5gXq/v5f
W2afpzobV8fW0XBNz5bEeIxMXeVXddi2V42a4+tYsvsH9c/hv+c207tNJXwhuUJdwuuvDS+bNFxr
FqrFP66vwj44dzRa1y0TyQAgci69/eD7QpsQsLwLTXgYxFZZ7/6znVeiXTU+qw+0Nwk0MkFlEKGT
84EuYyJr6yrptuZaHp/jTh/+BLRhBBZxyLGIAzVNSKMMvbUQiqu9XFkM3QqS437rAse4uSW3N2Gm
hz3UXyf5w3yY67yPAiZnp4T42XphDwEYXdhE4I5M8gol5gK0S190zBNXcqjnDARnTUeS4L4sqmeW
W7l7/uDGkJsJ+dSgdPE9N46hFDM41q3ZYzLtoxwr7+3DQYh4VhJVTSOlqzRda09sxKgKnLGRAm+y
xXFylXfGJzpEgT40C3jmaiI+pvGtYXX3L+lsYtd4IrBlWbHefNuBjftH8rHT1MqWS0FnKuZPxmNk
O8fYqdkRyXGVBKKY7IaSpenEMMdM8yaDGHIBCPcU0KZLxg4PN4jW1X/XSkC+r64EkQ5qhFJZdqqf
0Gtpyy2tYSC2KwnwHpnrM3Bz2Ek6rDz0JK3ZFMlG+J6OuZHHttGBREZrMLeo2tl5UHY0khJTAeym
DcaWUjxzj7mM3OZb3b72dNhj07zg2D9+32MQFL1Wmi2Rbz/f9RgN/bPbEB9TNtkmf6haATxLULlv
P6let6iUKJK8p4LUfe5JgdrP2DZRxPAeqcFZj9L/4XMU3XirOKjgxZhjgg6Dxpze4WvxPdkBmipw
BHc3g0Q4r/djWUUvW5MsZIkw8cZNsSnJsj0hUjOYd6dfUMKLXSCLKk+WlKsBjNL7//6+QTNIA4ON
gFxWR/Jg3K4cimz76bFSeVeQxQnR+M5Cp3MMgJb5cx/DqVS3L+MKn3bg2RxcrNTRrcSyZOsbG0J4
P14YIJ7WnzobzItHvLT01wiS4vjreGadL9fllE/mD5aKtBXfMWZaMVyHp9VHg5WZ8rGShpbeiGVJ
k17R6oL6bjhCEgQx5KRmg8dL4ctUmLfnCQRh9HJlN+Ig0H5A+qM3BpzbOVXpiZ78yW7Lh6Vg98qJ
aebuK3tI2ltsPfI9PGNc7s+GaIRzQcFGAjICFbjKH6zv7jIlFQDsu1KqI/xO6euickwckdrL9Xzt
0zfn6+j8PgTxC2Rjx/mpEcMHWKXOYMBWd8VBdrzOp+xQoSRz/ajWYuIO4zEyLXnEA6hX3z2SFUqZ
qFJ877dkY2ZJiG+bUsJEGM3VRXIg0e13nvlM6s9VOTKbUuBAeM18YGJJ9YrEUNaOHJJ/xOR6jRAG
7ah2dkXnOzrzhnrzQUEHD8loOi5Uh/DnwfZIJvEih6H4IV9W6tuEpTghwGS1XUgUAYQyodol60TQ
8i49qD+K4+EQOJxu3m4XzXEErOS0ZRXgjEB6bpiwM548/0XHSLiT5QJYMkjeFBHvGW+bbUkjwEHM
yac7B5lzziw9GiCN/VzA52cRVnKSwsiNyYwUcez0OE4/rDu3cH59eVAr8Nj7zwP8GEoPN3Q8uNIy
WOR9bWB4pHNQyvTDcf7+NxpZWZ2dCm4Bcnk1eFzcX0rrw40fIRb7vGxGZaVsTKLfds7T6kj8OnWl
fiHA3pqXsA+qGSJOukToookcBWT9bS7OZQsrzypqXjQQidtsaQfItV+IY8Mf9bahuKGn1k3ZfVIa
74LcUMfZXATGHbmcnqbw2PGWbjlYRsXxPDyy0LsngbuvsjURvL0ZBG9egr7o+JcEQpR1fhrTuU84
oMN4/S492FThwNPzc3QVkOrWNxSK+e7RWkKkzgip/VIzuDQPdrgEbTKAME7ti038CTymjllh+EQs
B1JJTitaFmwbdH7NWP3Z6rmPBEt3VISPdnl6POctGq3h6JmXlf1SKUXNN6xfbWHHb+LaN2tvX3lA
PDoUoAotY2nCsXlzEwp2ulRctPVpvZ3bBn+WIyOurSetb23MBTPbcN/7LhvVbg36NQRhfmXs2FRL
eiwlW2Gy5yy/lhseoNNFLTjqCtYu79mQ0/eMhGG0x0Av0fQ6VoT2SYy9zGaLGtEh2AcyV+BbJ/We
uoqpE9Ji/rXpFbpCdVguHn5iaUii7S251WlGl6qRJLXLZAXVHu9fy6xwH6gVF8BWs2UUvPhP5XnZ
4OVhII2fJQQyam4iSHRhfiY50zWjwcEtYWgo+NjO5blLgY3FvYqGvV0F8KF+HSY7nQi96nJBu01L
b1o/6oIuYkUopjvZAaqjitpC+uyvN4G7shBIS6iuf3TzHo9ujdZn3wQXsQvuZDneBlJXRD2xYMg7
NsSVvfBngYoYpZ0EX1sqSsklRKb6UOh3gBK8/DtmAs+Y16+T9rq3hIJHU46772UCrXl+uKL413N3
qV4znG2RJH1MTfLxiG/OHcyj9QgTP0Qxyqrrjv+U8FZ53EaMM97gdl/Q4BoF6mjYREs/34yCTK46
GLRi+vTrLDJcvOdQgLXT/ttyT6d3OLt2zTkL9m5lGoSpVcROminSRCE2NY9BC9nHK9JUUXM4YNS7
RPrD0QC8Hvdma5m6GzUUnNGMbDILsUYUSnL+jC5oshxGbfee60zd5m9h32xA0Kj86/7Me8w/DaGu
wd8WBK7R9GYpxlPKfA8ZNXta7V1L9LQJ7HDRYMWVvKcOuOxUNX15EASU8jBtoopae3QJP3dPv1+U
+oWbP2bkvWVC0ksJZI32FrACHczgL2Z/NAoOqDAEJgLQPh2w7V3c+DuNjZDrQyS3tpQfpi+SHIY2
UXFS+9vZ+euA8nibfNbl4Aln0L0io9NmZRtBO7GNZGFRd++Krr/b6ymLwoEPDI5MT5V4Pt1tI+HT
w4cpmiPPsj1RUzM9QSedfLYy6EH7+9RAI3kEmsTTpEhvpo30fxY2dVMyo6/CudjopEHCY6kNIDY5
Sd2FLE4N7mDniym2PBJ81OKGGImjVEoE0qbW5AW6ryfKbHyqiJWggJHWGAtjMnS0CdKZKm9btb1q
bPB462kL4k1EYFox0G20lQabbbZBv5JP4KHUuBWtul+MZBYQeVipoBdilx1zIHE1ZH8MKFkiFbdt
pLGuaV0bl8IXG+8iLb10Kb3ubu1SfcPZBzPRIVn44TFKbnY3ohccfNlLIlKkhs+jzMMhcg2iDl+C
QcGh19N+rGbm/twmT1NYuyTzRfV8JBnDCyqZwIm8NmPk4azgmzE43hz7Toi3Hz0pv4H+EdcNsgQ0
pZjnltjI65X5/haqhBOMO1ZMXDoP5MrYxpUeKOQm2PWTVAXEI4HRk4WrXpUVeussZSHCFOVHNMyS
AeQWfCJRQ1LzXVc3XYh6HU/bv+ZTX+e1MpkDut6cllm044VUxvypUSoatbns1bEP57z5IxxVEuDH
OWM6hPhXGbMzGyFnCDMHCWNwHdA2cz1RgYjT6T02TPuuK7+OJEsbEdbiFg3FDJybLcy8gkD5k0Qx
YUXB0WFzl6VSYaq0f7V8xGrtV1nt/gj9g6iVmnyWgd3Mzv4m/4Vv343SfXRZwn+z5vXe9vlOkyTY
yy5v0tlfeW9ib2GHLi95JqGyvKofQSsDJFpdZcttsJ+Llvp8m1y+QjIeevIp+HDp0tGamVNpVjPw
QuKTirpRKnK9cz8eLUojTGfKf+MI4BuYXNFYFaScCMs6DzwOqE9ixaN7NCaPxo8YzaGpUUPQ4ycn
3hvG1jUvZS7r0iWWTSW/k6uZRjtSv3XOfy9mv6u1tdy7IwfDku6IMGM/0uH+mkaO91AzRS6MyXXl
I6c8NxtheseArwfCX1f/wpLKUcFKqu5MUkCI0UIlzGGoGHovQEAr+ZMtNf8ribVChcOs4Yon1L2a
dmNgMr7Y9JHxkxA/b/XHNiD71PkyiD2hVdDPmsvl/2DxbpE9Y3751cNinjBr4PmlZrObfcJR6yoZ
Ap3cN/a63pyy2Hb34SBzuK8ilYls6RGrrphcE+pRduh2xeX7NJoYJI7vrkiWHQZdV2Z+N6pyzeKl
BxQYDexbHQ6NuiCdMR+a4GufZPC7Fyj+fDGXCuEK+8eOyrP9UPYECwI5vnDE/9KJoo7Ig+udgdbX
2ublFyEQ221mh+LscJRFW0r1RLg6kw0ewwI+TH4DKPgKDKg6rUdlsg0Uy9UJ3S9MbhROOvRBFacc
ZETNquDvZW6HWkSV/Bk5u8JuUkpQOJXcEL/DPKfw+BaQElk/vcv0ovdICIfmmJ81L+0RDxxpW/bb
XNqqLe72BotWMkEFiBKh/XVyXzdp8r5sGanVA7W5iRK6MQl4qlKS13j+gDEwcGXfwUg1XmEhmCUy
kdh+p3+jbJ7+YRdRENnVHItSOLylAMp1tn2jLW0IrrkiaWtTwyOBBexRZMcf+s27KsgTJPWPhbFT
1TbvdI6Qbvv+HKDnJ9WWHWulPoOL5Eg2X6Yvgg5kTJGPOTRZdakdKinDPHBTYy071nv7hkzUdhCj
KL3oKgFGHan+W8f9xtt/u6P/YmJSFgPgqIcb++B0SlX2doQLa1xEotqKOZ4SHb9af0PdBMLda/CH
6qaJSynif6TU9aTlJqRC8eYG6bKJuaUa6I1aZkKpgdNROUqgxHBj03ByLHB9oxQmNKmKgsZBxIDJ
Abxwj0j8BrOf1wLQ0zvJEknnbimeZ/DzrkvwEX2T0cIAypW0tdc333W6lxEw//PQM9cPCOYs2RfQ
Nljfly+OfRqAfMNEmAWx8lFg97FaO5l8hurc0AHR4PJ0x8psG28b7DZOuMmb/lVXIrR4OPMmmmtH
VP2IkG8uYcg3g4Fs0oQUI/ww4cBW+kivYgYCbfXhdAB2cwHrM2crcEfodkgVb9U1ktisL4iBtUWf
RAc+Gmihf8j/ga1l+zi2iBfHCOkK2Njjk9eZN+NKuaLBiPAJR0Vq+jRTMWuKmAhQYlCqINjHYH7h
pFAwoucKZDUyywuzQIgA8Md4/+qi4oUxDSqyOFt3NfxaHxkbfUb+yvfQwhbZ/I7wilVD3O+hemKz
6bKCrNSAuwcXu4jqq7ho2KWaun+NgVRp+tbG2ixKLqAIhTL3Wc3fe3TgSyUJBXf+M1njOOP0son1
fU5f26ynqdAcG/2X8yS9yleTz3S8hTUyJ3qCriZd97zaybtABF9aVFTjIynfBWN2D/4JERAQpLgm
pOOKm4oBmQMMqD1Oh7XcPtRML4zQtMfkkMfALlbxDx1CW3qoMLII4uIWtcICnt5pXQPMByReQTCI
FyJ+vNEs9jtbvM1AFall6v7tOO0Pv/iPfoH4gORAdyvdKQQ+Og1wwtJzUXmO+xtlVNQErc17ClXW
iD9rn4jYFoKQvobqwIg+x2MyK1JDSlI0uAT1QuiSJniXlpSIv4PAIOpgilgnJp1+ZngnOwrtiYpr
dL/h6A2++6xje0iMAqJfiGIGL/Mu2aPshxl8oUl/pkM0ELYq+Uq28QQ48djp+419nAY/82JtIOHV
0848GyU1yMnpqA0i4IYMjjDwh5Nx8ZCjFWb0/CABGmQK/9R9Jlv/cpj5zu081GJG6qTF/trTPGTK
YMiF41ABE3IoHlw43uq4aAP/wkN9Z62e3oj2EZpxe/GEc2e4l+1Ez5Gm9Cs5ATpNcAuHKgFTetH4
+6zaaNuuKs7SdP6WgokxdquBTRtlhi8pe9BwanCVwMLQj5ePntv5QFsMsxS6bdxVs7DPpWjl6QYI
wFObGpcR1lLGHFT3r9isnoueZk+WRRRfJGQldk4QR7L7Cb+YsA9NGFIBBbQRtZjOagDsyhcGfxSe
kMKCcto+9GJOY/ZEte/Xx2iH2LZXZPZkeS+pBIhE2ssMd/eDFIYjizpNXi3bHrCsbf1OD6xQuBhT
Psw/Xwfu6nOUhuXzPuvV47nSec0e1DjlRchNC0FeErJZfQ9xJ3aYy8QoBng2FWf6I3thtVbJFgPm
emCoS5Fu4E3MyrESEeMpSu9oByCdZOjUNkjA85QmV/DzR1GIQ1haEzjDkn/qAhoAbYn1cKEfaH+o
2C0/bB4ME8AKKqLY5z1JrMpjXJDi6KFdBY0jqnPP+tpdn8IWkTbIH9zQCvL+/TNsOf7uX9MdBuNr
UIZKvU045GT371rrPYtFw6S0eg542i4OL9vHWCeyv3ExtFc37Cwq8f9eRipPKQLHle/tK0dH+1oR
Mjhh22Lj6SDfSHHHzixAcA7pBvfzhDIah05bQup5aTmpte1UpQktJ5oVd9eVSgPB5BFQ3S6jJ40b
VDFO7Wk/orP6joOl653P/1lv0H8L9t7vwWf4RB4Auyf06OgGmvWxVaAWNiBAwE69l9ad9uS6dgwR
BZRm9rhjJZasQD+wmnsUKgIQIYZilqirS8M7MP0zDK5dmvI5J1A+zn33qTpt1JoQXTkiGjmV1Wmr
0UJEjxtcEzFbUPQ/Fa97DM5cFEcNwp0DtVTBqsk+qGCM2YGUUvj9bg6EZHDkJ2fPPBw5MAq/8MT8
tl3Kk1WU4yxg+zpaHES/m04b9LMGLpAX8HvlBAnUtTCJdh8Zc57SFk6eHrp9MutF6959BgwSCvpV
2HrsLghTJOz2FY8YnVLKbbRKyzfPWFrpQ6Wp6kt1glanJHxVCeE3F+hLe3eg84p+AbufG9fMPr41
fW16c4jItOFa91tsoaGsJ2W5MY49JX4ZOc95IDvoioL/pqWkA4CL+ch+2ZRJCJlr7tX0jhGeGYdP
l6XG3jG7trNGHdTZP3B7zPwbiKez5zozHuGJy3MNJG1scFRNgzGfQfmX4ese13AhuJ/3e6gKT3nU
Gg3a4OQbiCn7JDqLZrO2T4JN0h7rkV4bgXHlOoWbBgNfUbgnFoYtu29BU93xMRldOaQ34US5yDgy
dWqYkfLh5JQggDTZJMS6Zv/9uccx5pF1cfHwigxNCJoIfYZ873Xkko/3v+4Fs4xHYxDimUNhafUm
4RhbjeaSAOfAFZVFomw7KRMCxOMJZ6dCYmnLHYFNEmXh4LD0OyDc34UmXEK61syR10cHmhdM5Vb9
xwX7NfauuWMYcEZ4aTQ8D9a4eBXwCDA59/6+v9KFkCs8MFn/OkMEFp6kZVhlUdzwoUZUK+XnqWvX
CLT/jYvy+JI9R//3tHqsEgcUpy5sa+IgCK8A9LWH+xdqRzsuIesgFRhnWferbzatQDkTgGSlCxsm
IMoXsOvw755pXQIMTRvkBcvBhc1Pn3eya+0an6Sc9/nob4TXavpN2B9eZqvww0SeSxbay9y+MnPB
TikCIwB4/zX7k3hfj0cDuRoyDWRdFlskdQ+qXa17M6eJYOU08T2PF5eXm40jdNCcYQ5B2c+/+sJs
uC2kDsW07I5sR4U5qcCIXErdqfct+1bdx0EL0Kl7rFAViA9FxHYzIG6/jqrafv2IvsZlUawl6WKq
BMDCQ/8/9M/jc0nYAvOMJqt781FQeL3cgQ6oVWRGl8DbVKBj74Uu7pjEfvpf+wbQzDBtuz9Yz0PE
3xBwSXqyCt+RZFKKHQY/jFRFJ9Z86Kcwg/hiJWS21ABvdq4wBFosNZfIpoUspWf1DnLUeN9UYYTA
IBLcjKjiCyUeLkGH0tMUFajVFrU1sh/w8E1ouPn7Yt525w12vwt4xXxf6gMIPcMe4Po+xaUiAW7a
ATq20aHtDGb0nUXh1dgNSsZ3XxPtFgOH+svIOMPjZ3BHepszenaVth3wPkUV5Y/UMPHwXJXxAkru
f9IwtTxFDAepsHuhUp38h/rup9XDKf3GfnEW3b+pbF6dPUdOk3dmQ2bT5ubH0+cC8I7BvzT0fKu+
dmofBK9rj60hIadkBQr5CLyLUTwcpi6adoKFxfVCbLdPtTe9gX1ug9yFInBvpi0jQxtUuthDOv92
dZDk4B3fDAY0uRI9VQIISBtnKnIU+24vK5hkHOZQ7K05E0wedB61qfIi8z6LsivW15wF4u7BkyVz
4/BJzdbYrf1gCCkQLMzlxet8jrQLJ/JToyO+A0yRDQs0TkLpmZOoo6vhNZ7gncAtenWJKkWgIJre
MawbqFswa40r2agR9i0Cyjmhzr3Ak+40VPf+ChX1Nr9N9WRE/XtU6pd0s2n98Oxrr9kb/SU215x7
WiA1cXtUzZg9wBP/99iwh2UEU5NavuPWWnplhxMSUk3AUZKBPkYXmkWC/m8bEGfMpKQyGWXd8VRI
tCwrc7qOpESV9fjTmvyKocclBuz6TD33Wxhx2iwV1ZKonMUyHqvzKgs5NWaS4wwtN0eTEsEvr1t0
xy0Uz5LidZSpiO22OOyUYrSsGM6W5TAzI0PyOOPin6O80HRkLpJBDIsEnbKL/RiR6NnEzrZS1vhO
kb+kYhAErezaWJ5QEq1BqB6BKiYgttt1ChoMCS9c8vccu67Ef0fsdgIjBnSIiSpg2c9f6K/odwgP
qPi6BYk1+sdcBApYx6Nz97SL3I5p2SIUB5TRzo1GyvnJU4K8XAsDCwWZO0klK9MGybNYzLV4Xfw3
xRSX4XgDj7qi33aZ59WrYMuJhwbIDHJGKzdpOUzUpiQhpI57y4uwjDmneE3vTTd2NNWVfYxxIRhN
qLxG4EmlPbLA1VpWI8UwEv3Gtq9ovXfCpj3VaL1mjDVBJmX3BY+Pn9XlAclus0agHRy5peS5BHxM
YJkolKB2n85igbpsagCFwVEqfBdiIhTiK++VAjmBIoJSUJvXq2UmsRGHxJk/42p7Kq9tc1cPRZaQ
lGfovcdNrncmJoOMo967T0wQIYHj/HWkw/v5/qMjOzOcQS9qzoG8X1mDLZ1f48knWaWcG78MqRvb
oWLPmGJzYvxixvG4qtliYmhMhsoZf9ScNMGvu6kOCsckYVk5XM1EE8W1UEHIn+70mUvjOOc+5nYv
rc81EFPnelKfG61/g3j8ryHX9KPegByf/05OO5S74g9bk8ujYtXAliUA6Q3+YvcX9aHABgp/Yh/x
i/WexoVtC6xFVMLaFYihSFpCrf0UXqqj5SeaShPAsSojgxRKNLgLJIizdN008GfC117eVI/ywgNe
qA12GQvc4BSMKdmYdjehFNqTvbewG4UIrnDrSxvCfG7sAD56aMVTRX2y4LlR1dfacvtg2q5IVP6Q
ubc5PICmQI1zrl4YwUn+c1X3kMx4SlcItSzttJqyN51ZM65m2IROq37ABwd9i1m8lZ6Rg2f8m5r5
mAzqarxJ5S5sonuSdaKx/+6o2v8yPpeXSYfTrBvAbp7P7LHT51HC74/RVgiupgIsiGCjl7y0pf6Z
fH3xDD4FauTBomJvlZ09DaBULi4pZe1/M57x3x0lvKoW7vEcBPuWCDmo1a+viZd6MNc7pgNDkJWr
/YHu/YPu+DYKznspK0KzDunxZqPq5Tx7B5er6Utp2wCP4rwu69o9RTveMibmvWHV2VY2iBIBV+MB
dLFhxjU42ncBk3Rvea1f6b14oOrfWvXv8RkXSuiMa6mGYZY175ed7nHi3jr+Kbo1Myz18HAGCgSJ
414ksnJTyEy6QYXPSh4CWFGK4HXcycOTH8SmG2sJvDGSJfQqVKz2a0y8qzdLKcs2eTWU7xuwXUOo
d5Bj2zUTDvX6TIvK4ON99C+2jKPVh0cW9NtHSMxjLvYE3WLK4EjKFPoKnk+hQqLyeBt8EZ+k6dZg
nn6pMigTmWGRKV8GV3KfVD1O2dJSoTVI3yZbniYERtxSdPY2DM6eqACUXruYu++M2myS9b8j2Q0R
drbkWkMQr/2ZwnexBbeet9g2bRL0bgSOhYed4TjTV9jv7Tii5Hs1YQdYu9XMArlozPkrnS7sI+51
ElsNSSTG70R9l2FyIMmpF+O/jTOpDzrGQAJcWO5ilSySNgHU8oXjmY3KheY1G37XYnNnZLiI9Lfr
J1+mGOw/vkBNKAkHRaDKRjcqTbllsnd7fruWQ2y6VCTf/Cp329TUjlOKO2w4Ur0fRnTBFpWUZP5B
e8kFKSQ/Kka3d31qCD67iT9UKldhV6xVR5gLzxvPkkLOOUnYrst0jZMBIUcZRURL1l7arUjeYuUm
4LcLjCgVvT6yKxPiSCIrBPnqQ4zvQcnlV4PvxFmAM0/h2kpTsUj4rTasd7Beegr2qT6jNYM5sRKz
/SWGUqEApRu7dl6Ok2K3q75LZwJ4clwxwDUxfqYSwJ1q2/WZivSEKuc5jCTBx4+FM+Smoo8PVkPU
hhuCgZtrcZSThHUqHI6uoUtbtp14iw3yG/0ijwub0dtPbrSmyaeTwVVHw72p0R92an42aIJqLkil
lnb0bqmKQfwQ1TGX6zTyjGCjIymA+E6MOrlNl1u/LkZnVXW5SIt0gUVEfz0ZMN8DBrOXq5wL/vOH
pRgd+2AFC05wUj3SVZ6Rai9EvP02p+AyzimzaoTCbXQaMe6qGwcBYjvUh6IXmnWglyZ9u/5leRDU
t07ob9BvzFr5TZknJsgTRwOcT374x8nTZgGo/Twt52IKL7QhWWoQWEOL9gOjBhhoBELsrWhntny2
rqs0nw3ob9SrkIX/tvE5hf7c//EezszF9ZoABCpA3KsL0iL44zzh4JGDPNFMrCn9kuH3YDH+6sRm
tZvwOua/eiunT1IQzgkFng/0AH2pBCh2pnhtffEwcdj0UhZnT9LrXTc0w3Jan3Nl93MSU6tYfQLt
XoxIh/n2dL+zmeIul0Z/rNi9+mIRgOM/XpM9r8xB7mKUen1yk1lQOfCzBzNWBhYfkIqgMo785bZ9
TEJpaNGzwRwDYlWZeKF75xjibj9W5XiKCGPinH7mk4fdTbg1Itv7w4bkIWBfVF8XOYGvn6lNRWeB
lqMJ4vmb1zXHmA0tr1CE1NyWP6vNsuTiE/OtKds8hH0stMzmm+LHrNvs0lgYgJL1wO8PuvCX5CHY
eDv+jgV0bpk7orWUDfjG8a3EvfbjxNhuWnUXboOW0AqWHE/CHLNkHDnEceiINQpUCYBei6VUXl77
DAfl2+7q6i5tkJlTtPj91dJbOm2YzHReOYk5RUbu1DOkOZfI4I8lm9pk/5/3XOpeJbZIq8Zt3Rzz
6VazSgnPknfwWkZngafJkTNFSXzPaLyu1jqYNcmxMBIUHsth4F9C5hrvMNhBbqn8FrX9slMIvXKt
D1JIXktT7Rljr0pa81pcmIhdKUGsWOX41JrTwVVc1lfjdM9g5jqgVGuZsUyQgHQ+xHX0ES2+SgEl
POCs4ta3MN4ENPfyzIDp9oG9Rj35p5pLSQnmdBfE28Jdnh3nIs7tNL9aZRV2s0MagLrEK/vRW6p2
9KZvoAX0sVA9A8sbiZ5givkSiHASN7eUdgmzbNEjYAP2zXA9Ig02BvDcoiRwAnJMs40ICeyPFCsz
2v8QN/TxLkCdqNQCfRK1/6w7g0tenp/pfpmUezJdAF7RQDdgL3cqLMTqVwNtGMoHSklbNGMheTvj
g7rrwMy1OYTwjRqnHsS5AMTOG2R9OrgSgPAcXpN/IXjrOMD8K8v0o1nFFzYE1cirnCnCt77bKzZv
+DWqr5WBHdrNTDxYD2hstRG5JzUjRG9guBXG8S8Ug4cmT1EDk6z76Z+umcv735XoxJXTo4GCZZ0W
7EvA1y8cu4JpKO8RxWARvKQL7DFkjZ3OF9OpI/NWOUsrlWgOF9GRvQKgjMXNGbNZMhaOED6ShC2P
0uxTRdpFA/c+Ul4mfn1vjiXowTzEQADhpEw7OsQsngZhdOk+5pXfMddal8NpfeR9H1TFHO/p2tqe
5HtS7bEE8na37LE8MDCns4Q9adcki7yW9YN2v719X5cieZPfYZwpU5yKZdHlVg9ooC7kmAZOmkAm
ilS7A/jCHtYzwjIY8S1FswVlD+HH8K5IG1bdyGlzU8mMC4Y9jUROwRLpVrrg7kjg+J+7azK/IyH+
H3YcZuwuLT154IPHqbdh89eKwO6SVXi8PjjbOo+W2VzO0HOwtOS6ZPClqtzKjnmSQmdm7VGfQliw
7v5B4iQV8DpZLPwY84yBs7J+ujEIjyzdq97HC4iKa5uOTIanfoqBaeGkp/LwtRJSNLpLCUx1eHNk
IrE+oH9G2g36E9b26aJ8VMdgruzgCehQC+gvBS7gORuzPcyHQ0adTr4rJ5SDNuNj+jF/vTGm553M
DkMLSLqmJ6/YuqG7pxmgjlMpmj3kB3zoszc5kIpqqdiFw1R3BuKXmoIY9c2sCEXc85IbnvZcBq3R
RS8rm12XPPwEwV/7qlhz2oeBFyi9ZGHShd/40A4L8bl067B9Rdd8jiynOV+ensY1rPgKO6PsXBLt
kKPRTcAm0lKg86p6Z3CPa0P10aOfiysNZbR7m6aRHgij94F3EJ79L1+FzcCC/OArkZcpUNR6Akvf
xyaytjvTMcYqLXWkaX2dfTNZdhK2rSxcjTzST2KomJnFemg/D3gCOwuJFMNC6Vm69Tgs9SI+pbaE
wfk38a//0VLmmp2S3wN4dMA9KGLTvzWiJ/9uiugkAHUKtOiOQ+YBdHMBRnQxh6hUf7DJQloHEX8d
cjjJ7ZubuUC/ush0WZONHEymek4Ew+JZVfGjTd3JqhwjErmFlLEULD5ZifuCfGmGa+oSuJcEBqii
t4QbyttjwYH/ajorCGKJjdYTdsoTaBRhtNbOKBDisBRXq2/I3iYNY1qQuwkPyB7AMzl5MPEeOh8G
pwbQr5rMmU0VVqM2UbOinYckrtjisxM3vsX0ptZKEr8buZOriIMm2uCpDsPf13SgeTGeZQvMnMg9
1CAjzHly3ZvDRFGPgljQK0i/BiLWcj5EkKDK8z07a8DZJ1jbAkvHQWaVk2EyP0JGv/LIRr3T+r8C
c8sGraT2Zuk+0KnEIEHKPo5XHSkgqFTgPOnNyLfZp8AxlGLjYv/N83G8svD4ZX+qWK+X6PrjwVdV
giu/EWUgKjuBh4hd6mnk9hLjV/pjGcJhePydmITXaCxw80B3un9ZB3gfin6DA4i0oES+Ejh0b4WN
8U2+Cn7PQ54x/W0FHUHx58UucwTvXSj0iaWXrNMTplUgiUEkuDPM1aNh5Xo2mkamV2PgP3wbe+3a
CXcPhvKmdfcboLSNOq9/0r3kmxOADBABkq4nEXweUyRVu4BztGe9totLCPWCeBLOLeq6NKFJ0fle
KNk0a154CfohPVBp/S0e5DbyWGfbo241N1nNwg5201N4jN1SE71ThJP1KXPntGbvf/1tIjTvA8/m
3sSKkGWttYpcO0hU12YpDv10k6mR/bwgCTgiGFu96iC/q3yPCCEm6eKshKEm5GgEcgO4YQAxtMzA
o7LmOsh++uvO5dqRWFyr9p/EFgJ+Ey0ZLOudMM9PSSa9QztdMbRbopBIHS0Ml9XlskbTtsMTLAJc
j7d0n5PXgjQGp4ryUUQVQfQ4r6+8ngh/Sm68lgnzWONZe3JjpZ634NmtzTwcH6+VIE454b9/yj+s
TOXaDljwGduO9E6VZS5wHXpVy8VDLwLlOllx2qEoLMIqXEnKh6/ZmxkL0pVsE1+45iQsdLejn5vB
EJHDx574H4SEJC+RlrlzPcj2xg3bAyVgZmpevroZ2kR+R++jqq2vbePm2LopDX/RVrq+ANWqDQRL
LDI6Qs0MW4G6gCXOADIv3m005uaQjaKg6wiZ6+rH36V1DG7BCKtLAO5eCSqCqn8rGmTyp90arex2
k7LfLbEugIxfbGTsHlMcxZKvY37pY7VzDTXJpXMluiS5ZmxU6zVXO/FO0HriufwU+j+dtmS8eHK5
HiYeeqJ47iRyUkgVArp+Om3hnrfSLUMj1B/b4MSFYhL9xpoJdSrI+aTSxI7l2kBg110TVM+c2cCD
p+u47qGemalUgk4jFVG8AL2ggvMGrha0GXkBP6yAzoRcAoMrIFYdvv8Il1C1+w/xqdejj9I776qu
sVIHNSQCvjZ/W6Fj/IYMrz+Plt9YBzm0HFWK3tSFjVJwlKP/jd2iYrchIezgtxYKRpEFzjnbw0bj
AdwwpFvFL/zD3EuQchk7Dh3QK8XkZ9c1/Wmf5lJxPy4oaGpnLdeVVWlm8Q5853G9WHDanwOrl52d
OQZZcrNEk6EbOuWnLgW5uT3AzyYdqt09kGdNZUFnWhJ62o+FWKSVQ5vYo5pXvYdYK6uH8tuG+n7h
+UeqFcUe2HB/DZ+sox9IF0sB7WNFhLpYDqhGb5IQayUL0qzlXwziQ1bL/x+nLogiglHR6czXGeW/
Bp10o6MvVV61tYVrrJmElpU/KJgRkgk1Rn4Bf1vKCKnTNIoFmceb3ZHbCvILOIPfS49jUqwiJzyx
Ozn3lhQDozsqSIEr7cqUAnTSWR82IrOsHRyU3HYOeM8TEvx3nETbU8vPwU1jXxMXG5j+c3p0+3YN
t0nB1c0iG2JTyIlLhmOsru0oUObFaklzBay3FnYHp9oNLBim94/qwZFqaWIjWSCuvZK1XR86gHSO
pf27kbH2GwIwTj07lRb1ZJ8eaEHilrGvqQmXWzbriLqDUD4IUrPTaHwPkykWK6roZlWg38BUvd2I
jau8xXUlkXsMAWS+K0Vi2+UNiPeysVuRUO+Vm43h5sZdcvZ17GXZg/buT2rSsGg6Hm62TJaSBXoe
0dC5ziKpdk1M4kuw9lhPChIWGNc5GTKDrFgbxcANOywl5Bp/DcrIG8ohlNNCUbsThPwBdE6Rxt+c
fK45AE3Wl6nlz2jBgl8iGnqF8aGpcAhhYMiNjaIwwLrCDyUMgKl6XheWQaJekcSqE+W5WOlQZeIB
/6QM7WuY4ETknqhl0k8cZQPF0fnbm2fSSXobY0oT2pGHPy+wBH+okbmSwnlMKpUPWPHXiOpRpEoS
ThbMeVRIOSyQCWCc5ChFKqeDB3zwYlNnUl1WBCqm2iLwOxpLn87Xs5XDGfiMSSpdv4+WID6EIjpV
uVQoNZgOcrD1lvDTvm6ggh5Eqp73dmRh+WOBSZ8JULxj99gQOIzmd1C/jv/5drpMKQ+ti7dbGpZV
tWnZ75H8ulSw3ZJi4V6zDPNStXtWaBemS5ULIZQf0YWk+ZtP5EtINd42X7sFJRmniKSn8QvclS6C
FMSCWSLVC0PbLqP3VxRuItGRjiJUZqOOHU121Km6eeaxVMcjXhmKav4YUqjG6zMZWIhtGvvU9QAd
/DNB7LQF/XA2gWGNdFKKN5o1LAz08ErD1CtSw1GbpXIS/INE/TxFEZbKMVmo819G6IdCXNcH5q+O
wsgzffH7mF+MhnSdWv7jiD4EmCmhsBJxJcsR2jeeVWbr9RQ3eFY8+KtuAsOulGUUYpWlLR6ER+qk
YNm7Ptw0UBJEuGKge6vhxL5e+guZYtfJCJ4m3v95FHaIwYyNmbnXUETcMwtWr/wZZQmYpuC02Mxb
E9WUYLOoirMA6G9sukYUtAE3bKKQo1/dd75zZ04Qe2PFCeAvS6JdJZX9r9oTE4GjWeIXf4Ji9ffd
iE14lwVPa+F/pLPoVVY7x35zzTLXMvg5Rd60WaciWmLICtFLITRNxujEHg77ieR2Z6FgqmyVDvY+
Y8UJI6dWnNFfkUS00rl2YesTQDVab6go7aEkzQSpyrCAfdmlE8ir7oOM9F3gmZw7GWPAfwa3WtIs
USINSOzo1QCtYnrCOP0hEEV7rsmLSPMNZoCJghQ6hT83yo7TiVmvFzEco/WkjaE2MM1XAjJvOy0G
zzssF3hyoR7DUrBcuX4WHS/k7gsefSK34FWIGuZ2LntBSXyd9NNeNfevkrpbLqFf5ZebzaIy4CZm
WUPLczEXIT4+wLob6weHieE+4wXA5AF/VrrDIrPTStmCBWz+72qJfCxhwhqJ9zZ+k3zM6BRob4Ei
ZeRHARb4Dc0Bs8bo5FE356U7VtKZytxp6swg8IaBp6cDsyVdN01dxD8gx5ur35A5uM91z7cG/g2w
0LcHlF2e8LOuRqFCZUMLiNNAwv7+qmOabBQAnehCd1wd+ezS5nHE2dhSA7aRysCPFrP7I+bM4WdG
yCePfFSZVDLRZ1n3elltkIRJnqewZemioSKcDqI85Tiuci/O8JlXHWDwOQmTZoyTnP5GW2iuhFhm
NpUE23I6eJTnYomVmkOFb8mQzoeV5Qm/QJBHTukItpNEHJiJn1vIUmL0am2gOi3Kc3QCvbzPlxiF
YVieV9OdAd8XZhjZRhGBXMyBrONjqGAYVeUc2ltVnxfi2mFh3xCfHOXx9ki8iX36pX7dh0gMrk3t
ekSQiOIVIx4LzZ3AqHiVo4QVlmJLPvtuCNhGxKR1GD8EfNJqIc8CEkLbcMTOdiBG69rQqlPJA4Ta
cS9h0B78Kx/zOS3KIenG5yDDMUtLu+PvjCSmEskojd/zMIvWcFHn9HQ9tp+Dh/oP1TqIDFL5Ul9b
M4JqBM3VFH0EFGaOb9+HuuHGSvFLKwMkyG2YRa0c2+zYYWBItaOusqSX3vq6CoDQrwAn3ObI8pbS
J7OY46W4jZfxYG7+vLc7b1+3B7i1F9iYUqruOyzLychNrUH2VuvbUb55Ajyi+FDid92bsufNM/kj
GVophhXt3SDGusfISjaPxq9ZmcujuPszOsp+8mF/ixOkTHdIyJHpm8vJoYjkGHIiD8baRmcUT3sg
BNTcmvIRmZOV1birRn7Wvhb7MkRGCLvPJWoHLPjUOxpRvxK+ZTSqUR36P4Ern3DyPkFLFISqu2v2
iIv+UGWPXvtkE/qBA1pR07rrS8Fh2Y8igSetb4h7UW2LB3Z0uvVjQatQpFFR38mKG0PAM9CjA2G3
1dRnHe8RAH0wKtzpKP1agnmQwkOu2o3LmlyeNFDjwaWFfcoHFqJmiR3dV6NXobrycb8I+rrAPFfk
PtdRLw1uiE/UVhlvdGEMjXzstMgQRLmjlHQ+jEB7z7ybPzlDn4cZ1VPQ1AltmRQ8TrgKUUlvMNBh
FicOaonvxoB6b1uBbOtceEGvvPBerTvsnZPw6i+/sKWF0lHsd1mvl6bszaVPESxaBPPkj8OIuJ5a
wXsIScjHRQDLP5uKPSjwDa7mPen3DxySGUvDXq7wHzrkbIZ1jxp3lktdbGpTKRTPWwnvcJLegxvt
STCN9rgy0i+rrMRq9PeLSG7qC35mjoVurzL0BQq2NrmF4jdO7xvweJ3Vsqy5vLkxnr3EQ15hJTK4
a/mM3y46C+Ypamd5u8v6sNY6VKq8pJHkkKHfB4Ai97L5xR9zwJzajEyun3wAN1BVlsyvKewp8SOI
rZvsoTVzUhxj3ygBQL5AOJvzjdxSv7cvheqUXjbm3wqbcLuNO8e2HQBfkTVyTLRm22IcH+75p3CK
iEcfdy6zOwVinAGEBfnrUy7yXCSKm6kfrAlzEzCjLR6UZWlieIsuLOqWMDVHL22t3tlwBXmirKmz
78ThBRDZqJtSjXmPiISKwSkwHsZdh5zWM4YyHcwI8/RT/AylTzw9IjBn64cu+TGaVaQd8UG9niy7
9t8gR0Sem6jan7qrEi/if6NL28Jk2M++f8vB6pRi6fh1B/vAetQkaPJ3onaHfV3YRezO2vtQsJwn
B7e75Pqrf3TjQZLQhV8jk9KHq1ZSUWNO+JVs9I9mZQeQ/AKtpnJYn7QK+doWVq6NTuCsfGqTHaGv
Ljrh9V+0wEkv+hItFNZ8gmXjuGb06KFu0ZNxZxi2MZFKjor2orLwpkOGHr/yEl06b91RzItr5lah
18sLKVYp0BHAh5/w3+PbvS7Bfp9MPR59W8Wre6eD99LX/5K3trfrO7We+/pJkwuc+cyQf9fcn3wn
gz3VjZ3amteBAIqZcdegiDVElcd5IgWJU9Me6rUr2VtnNcnDztZzG4O3J1r4GiLouvMHEl92CLYV
06XDxmzqTJ5LgFJ3yvaCPFI1EW/ATz2Wm3n3/N+mCql5/4GgJZhp1YLzMN2zNIUR+r3iZRExwbHL
KDMxDvCfGRes5FpX/NNtKgShgPU/aT0wvHB+2CjU9zx6I/Ae4cxkAoOhPAWfK9qam/XPVQ5u564H
4+cuXzqW9m0RLU2zPGJqm1DGyUyZ9rl9Qik6zXcGoHlG+fOvwxNB0xeP+FmFVlyW5bawlvaNgzAh
cDVfN7Yqkuq+S0X7mzkNuKg2E6q3P3Xp3PztWl7zkdUZSQWFohsP8jpLJnMFrBdfAM/WKQJobu7S
/BBwM6JXaqPQ79M3HGmDdo6w1IxJqh1+ZRQXZV8X11khnHzkVy9I7Lnts8JtdUXorFYBqRh3UsEx
P+AjNt3LAjiLqHZ/he1w1n/lG6dEXCaSx9+i5BQ580KjCPeIhiukYUOTtTe43+GnhNtug/Hx3Ejo
r5wCEkHfDmMKyd4I7OSgzbGVThhVHzPQJp8Wj5w8+PEI4H1VNxnGTLs3EX+xOn7x0Vn7ClPQhftr
yM/9tQaYt9ZebenjLFJmxqI6fqNINNyxnG8SssrTuKAhUAlFnQCEaZ3xSHUxEfMaYk2dWG1mMDKx
wjJNYGNqUJ6eQ2NxxPe9pHFMesVTcwzPJQSy2QYj2KmV/GBpQnNmQAN+VApSDvzwn0bwFwc+MGKS
1iQ4TssHr1cNQh9iJZaHSDNPNgm8nVNP4qCWzdOY4u+L2pgCrEGcBnwWiwJxNmOCGXZVqC1Ej/Em
qh0BKQXa3oo6m9dGm4lYqRWjQ3fngyNtz+sbMXSJFGlyGHMsnkKbYtJMbd1orG1u8MrXNkPhZvim
JRdhv5ZkQYSr64VaG3Y6uPjKEHnWU/GROJZ6omqKuW+tks9L+xVJyQt6BM2ymiU3coQY5Xmvv0X6
6/CYpczGnRQstycj6s09+FnCgtGcLWpN48pICZqQO7uPi5LU5NdYtYUdSngj2vX++raqPZ8JpV8o
4VItlwAU/TDci4ZLiFNg6TusAGGPNlozHbNh9v0fspF2KGjHnhVgUZdTgy3WJkiScBs13X8l425m
U44GeGeSiNp3xgbuYZf5BjkAof4Xk8LhNArAxWyT9VGkxblj5+XbXJcUiW1W207jjJGXTuvcD5P+
gLnyVt+DNi8kNxwjPnLjIQWlED/Vdl6qM2WOhANkionLvpOvFKnmGu/NicR3CwnlUzlI21xUjGH4
y4kY5y4iCyJBlGYxLkY8wY7nQypxtX0E1Zl+yqNnbHOLo+BIq/d5nidC7KNYwZIgy5ecZt2KLZXd
9qoyzXvdn5jFndRovmtQwqIhiD3xjspbLmSP8YgHtBhd1/aX5qOq3KU+vX9KHfXIg3mMeKFTPNY4
bIhe41TtictbuiUrJYzGcKToU11m+5nBqhO7pSncFDYBrRXDZAXtBjC29zAzhxsoNsAZ/+Ukcfoa
ILAOg8VSgiTy70b8J74ZcNGm4e1Gc8fHtlXa1wTvZrFbRDOmCCzgRXxUfhUxPzH9iiyjTK8DfWhk
EmTVsm5AZwk3mHaE8mgqp9qTaSJccVsDVa4HMmJ9LZWeDX37X1t5P0ELnUkE1OjWdlOofpv/bXeB
ZiNY9nvHCWb3SeGa7MjAyvADU1cGka46xFnrtzgMwHcclBJbnPMCJb33PiwhfDy8TXtNaNT0zepN
/5y/+n1kxM//9qbZhhcj4thaQBuQcHOA2Nw1YWu280HydG2q8LlmgWFVkBHwisxkmKNK3s/DwUlB
zn312D3WZGfkoq6+bygo7A2P1nXk0U4TmsxeNYoW/MQcSbK85ha7D+OXIJRJDqkqjX4kOWajZYNi
WA7h4wUHWJfQeXtrN3FKv1bF/DZ6PcAt+Zd7oNz3f/pfgIhI+kcygdxdY++xQx866Gyat44xtfut
5F50X8eD0ekpNvaHcq+nSVhuFRnrqDqjIXB13CqAr6z+271BSBFEwe/nmPGUo/4w6ofZ8FavZLEE
PY6HIOTpturONGuSmccmSlEiVsmph1eRF1ti3gHC04ngqncejIYv2IButzhIADMIxdU5iRAJM4ON
1kJHpHpxa4vGCqr+ptdSybAatc2ItKKsYwGZmR2Q3R4QV4zbqvZQYLlKmT7r97CLwv01gt4qXCMi
E4eCL2oM9/8uqbc8+09ZNDrUxp+tVIKic/QvdcCWA4l5OH30uChdUi0Au4UX65TS6rcak9kpLR5O
2aKU2Oeh7a0espTXfpE7RWd2qSp7OD3iShD6KD6VcTiSJQjZL6TAs8dwSddYDEfW8vZepipY/VF5
eZvFTM/kpEAR4bSA2yxubHTKdNBe/ts32CH1LkAomSKB/spu2vuF9o4shfK90wOwgBCHNDrNNbU5
ikfVYHTcOAk2noR/3sLTjiIYj9mOyg9UBMRMUMzNXAzKpF+mDxa5Z2dE1Iy3DZnE8MKyvoIS1wuB
OkjIk/e1MWr/HqbTTcXQXBtAH/XICQ50QduVoC44JdVWT/K6GYWBT2IB1SpuW0pjMT5Zw9rQvbIV
+3TSATCoTpSnpblpS/rymSHmncGmz4uwalyTLpg/HkNj939LUyVuv/inWhU+xBeDs6jsrTSdCwgx
+9ek3JHI1JQIZ2hiU41cxhH28JLsYX70kwzBHSJZ9v8sK5zl2P6LkkTfaBw1TriJJnO5TsKK2Elu
RM2krXUt7A8BwE9OeeEBsT9nBq8KOf/LVCOWbeXAF65G7VumY1L7wru76HEdgihWCnV2ecAkbNXM
9iF9czQQ+NKW9LE0CIx1djNNKvUIuPVAAHchHYT08bga64hmdmada+JT6H2+VhusjQG0muCFOWxh
H65aYbEQyunuvo8RllRaup6f7cck5ypoV4BuxvgnmmVVZdvSmWOdKI9PEi8rlDuxaVyKzurogIQk
xSdaZYqKMvztBtUiiBgr5P4fkUE3cMTrMPeHFFg1zvKWGZyHdEFxcqNMfegExoqfKvfX4OidVu5u
4+BTyFVzjlPL95Lxog0M7pggOFkAr8I2hm1H/XNJ803PKorYoudS8Y8xXTMQuLC3MwdwUKyCg4fi
XXLevm8yNVMAfg3DsWabPoVWIaNbGaT+dm+M54hw8Ua0OlolpAQVKFoDf40W8rOwqtD0KgMA4QeJ
ry4PceY7HhUhv57wATwoJlhV+EIu7e6AToFYc3Ybomm+0m/51XGloxtI/c0k7Un7W8Ljf9ikFqHN
xEysP26X1Qk8Ii9jeDYikbz90i4/nzhMDFhr87d+mhXdA2CK/MpjLu7obROWLC8nCLA/muhG7by6
T2nLVIcBmL/dkgZJ2Nc4touQp8jeoDSlVAim9ZXiLNfa+rR1ldcxBKg47LL+YExz2osx3GmhCIZ8
G3KIVLNBr4Qcv3IEDpSW4xTGLjIG8SVUuVOXnC/z+wHX98TjgL7HeQslXWruk4fqVSdIWx+iONch
a+NB3APpWajJzCuEHZMVN2j019VSExdT/hxeJAtkFIQMQxshlB4kLQ7rhMtjICsiD2EWwSIlsdA9
dThegZTLGDDdOO2l6UGQsGdXsUyIfEDYt2UqT751NOapIpuiNCo9eliVLWt+IQqaxoMES9RCr+fJ
mBc8W8Bvu6ll/IpnyrU1gd41MVxwGNTokQl34CW9GySpGgltzSqWnz7LmUovdnmGE195aOTQI6zK
obYu0F3mF8no534Tcb3U6dJdQ7Qi4Qg1/sa4G4QtV8ocfJ1CwHt2SlCwckrEUWb1SJH+P6gr9d2s
0861cwblwl6FNfR7pA961uwQN8cFo5d1DDg7KDU8JxIwGSRHIp9xHhZY5xhq6rNPCw2I/pynufGF
FVSI6ejl9Mmg/filnCU39fSR1dFCY6YJkopJUMnrYL0v5SZqiq2pQUcAbGlY0PBRussZDX7XkGHQ
cKXehxciJKKXNsFucpPY4DSwYuD7I3IeX80lkemvW7ACR+0bXXKHMDP1zCFAvouxYLNGyV0niI8Q
kgUmReoBDFebrl4BeI5O0TjhrHmukWlHIfNxiMCLI27jGbcM22/PUXY6hXIBsb5HaMehAEEDGmbN
YUQ10q89yxkVMHlUHCVjWjqeaV22TsJGmTNdSDbd5yb8M3IonmPZb6byDB3XiAFxIl42oS/Vs6Tl
2q+WJ2ntcCJm6aZDEiPKz+82IPFWIhsE9FXeKbXyPsAXdtGRlfulXQfUdIFMZZ6U4V5vh/XXuSPZ
WlsSU8p3yz5V2ThoT9Hu2xgsaIAPsHMyBTImvWCPg3tpJo5DXspPIFdC1vl/tTDQGnPU4KxByr8m
ic8CtNZ03RNmQxQDu6N/YMvFgxx/86w29aGGq6usUWnhhe5+ePHkb/SBezQqAyeiK2HhO0W6efyy
vsoQIlN0vURt4CE3MpN83qJGjBYq9aPE2HlLjtmZh1j1u3NQKMOVg3kGxqkru5xpyNrAtoARUhwV
nCmbXi6iR3HUS46+P0TocNiBKCt/tDIFSOsRZ3AiFTd0iyQTueVkfcX1x/u6Tdr/51XezUVzsx/F
LULsr+WHo2WIg1H4sk4nPnuisyrgarjonb+zynFZHDk6ZoKU8+TnP41xNjcEeESQf6bZmnMzkagr
2uyXZvjhVJOVjIRGok9yeiMH8Q9Lz0YtmNqnCzeFSTBfYriZwf/5hvP/h6A9sYo2haGW63xs4Lzy
XNrErFA14beKL4KYZ9jjC3abzUIzJMUk4F69738QmpLGAYXkuPYzORQDh5srC7LaIclXQ34I9jXC
DS51WCKVNY3U9qX7MpNE6N/INuo1fql487V3UqUrAAtb3fI8nTyrD/EgdQ0PFQGTKQnSoTA92Pxy
JRdaEEIa0wTgQXIDqfZbJjK76WNkaIGJgHnqTXb8vOA0WlFs/R54IFyn+CWyqx1p9zMLQOAx+4dJ
WyVpg4ly5Fr8+jYYzGD/mD06XzuBP5rb1Q2ZQ/VOCKUtjNiHoET1mAyeIT54RD6Fri6l959mTKUs
Q2dmu1ysM/2lWR8/4pFQjcW1SSW0DU9BDm4CV5aa+Oa3pbuqrq3uR0Dw6UEoQPpZf+cw7U/Jfsry
3cK4fLim8aO0XvXAJlWgqtqppLe/rW/cnaoa62FXjGoROd2Mlc13EqHd2KuUW2V8qyqYxILuDwEj
l8U1GC3XzXOOgAMWiUfkaxVeB36w7GQbviqy8XzLockUag5Pz+jvYBiaGuFOp+4pGQpiahldLi3q
SxBIK+g90tpyN6LlLCRSj5CzUeRlxdDce4gAa+moh3YDJw6eyX0lNh9GHtgi2g1cI7e6/2PgYoKx
qGm3/AuiRAAyiBNWoNm6dwK1hw+TcAmpT7QvBSM+sVau2js2/5hxbfC1ebnNJskfJ91L7k4LLyh3
qpantpLJO9lQnTZTbXgM3O8chZTgcxFboaZ+NRUZQnI2NPmpLIwtdIKe5P01XE/fUBwbqG25hiF5
HIfRurZQ6Akbq0lEnbLEscf4gHW0FyCIf0xlNhzxZqXWLyso0unYUlVNuqAc0hCRDvZ2+pDdfTWf
QTMPXiySUkzwESaamuROnQqGQp5Q+kDQjiESsA8J1/QEMgemWYBv12oIi8jn/bgefou8+JakQE8E
goi2V269xecO3wQ/+mpMIlOj3L3xI6aRqEq5Mjivx3pz+CvG681iikH7Ry9OHoHzUSYKu9xzoYCl
yyolX8EZ8Au7xt0K0QKYvXxJwBk36fABUtnGlulHHZO6ILE97v8eVjSFAOr/9nj42CF8uEZNy/nw
i84hiK/weyI+5Qaf5zumZca0agS3mtLY+gSmiPvnFNQp6IJxE1St0zym+wGxUqs4pI+7AEgOfnH/
F458wemoY3FlAWH6cwQf6+i+h1jGcbiYkxfUhlMFkpLRv7KEjyyYbuNazt5qXJq9CFMOudhdm17J
rdLTTXgBNtOnovRYdXYiXg4Y4VJiMGgUwVfKjujk3/dDICW2B5UK3dG7IJKGTlsCE7x1dUlIHlKp
xVn5vpFufjfdcFQ+bprycteqVlHX2aeKjGlRezny9hyeCbjD4WrnD8fmqaMTEErcBxcRQxBYKr8K
+K6SE4A5MuRBbOpxz9SSo5Jo/sIn9OzeF/HjLVReHVC8HgCaB7KIVCxarOd4LiUWzQrR0ymz91xl
Hb4wBKqMd5iqatW7aznl++p7ZA8ANfZS7r8YYUh4zSL3oXOLLvbJE/Gbvg3tGr7UfoE3yRo6b3XQ
IJ7ErH+DnshCGXo+IieCZE1d0vDC2LXhIDhuzwYpoJuUTlL0HNCfosECwhB5MBTcER4MVWS1gPPO
+/jGYuPIexc0fNEjywJ3ZQe14TlP25nay/rqhg8DMKUE7230VGCFAF6gNU/JAqcAQ8kpv9Hy9ZgR
M+UtEbGw+NKvpdZUJ4sEen+X8C+RrYZtfHtkNH1Vq2Sdr+V3Wt2N9b9jdZMWLbi+vTpAP/b3Z4Pg
7nAbX+nUIiDxz4jIbTzSoloyA8JeWTaNeKbSYFBBXFR5CyGsu3fu1EpJFdntLK5MUEH6BQlmQPhX
wLg+hwu/drHevLAxoF4se6G/MxxDsvHwWIqPw9wvwi/oa5VkXf1zlqiHc2gH+y6UHJ/+MBDm7fWR
rsc6lk+joSAcn6qlQWK8JGRPtiTeoAfT7qhzQfP15bW93ZiS3SMRBoJFPP+gtorBfUCg1wKLMVHZ
Vz1y02GYHXb8H7lpGIMsWsEEibYXX64TUtEvhlQoZ90GBX5zj9BTqXObSx0adfM32qh6iHYiObjw
IFJK4tRpgQ6haBvAUgaWD47tXnPruw0Iz0sYjP4Z3M5N6j3lYlOFvRFkAM/0Fmvz1KSUNvFipgqt
QSff6UNSOsWb9Zdxyt4/fC6deSA0SEPL0NEMpw+U26CmU6PbbLSOqexvlyksKseJ1sy1/0V7klEW
aSyY86lH3EcsT+wQPFi+ztorjaWNsbEGmOoCe2RJ8qcdm/axZQxV4EPh4gEcwtr3YJ3LhdUmjQj1
AcPMGs7bXApPHdPAsrEqs+iIgfliZSpS6Vw122EOUp6+j6r3rKANck3chc9v8T/Er5srikPEY66J
+lWer+p8b9VOu2/V9c4vSkRsWJ7SWdarhjWUENnUZFWZVqWBlmpiSsiibwqKSuyCiyWmqsHeIE08
bjHfdHT41Yx6y2Kns3ROU3Z/hpXkW9TwT4j6R3Kyrn+zQiK2VJBHjnoeypey//chT6ByCfBYNTIU
MvjAEE0oCcMuNcHVs7SZVyidKxHtns8g+Q19FzIogyvhk/hECrTJ8I4NDNNBl5kOzluSSp/8OGbJ
aLY5T+Trp/4yemwbpoVnAIXjZfTrFu+sSsV6/2/2pz90PlvtxNLVdcT5cVW4zE17HPKxi6FyFCkT
3nMrDJ0lI0aCGGSoxQ9M+hTT+eqNeSHziixLhdJlN7vQ3iUVMss5iQp6S90CgFV/dzrLA+oa3hu5
tnPKyahRzBTWM5O/ePd4LShgeQVGsDFuJqKZFqyfwjkyU0275kQamf+f37m3h/jDUMnc6sCRvDJq
O/kOlQeQllWNOTYTeBgPih+F+XtweyH4OSpoKWcdGR3XTGcFzGztV8moP6an9GSTqY+ihwav5Jvw
UgeOdjjluoRaSFh6aW+HTGQ2jhmq5pFfnQX3/W8bidZsKqxxOdfCHA9wmpweW+VVQ95+PSV4SQcx
UFA7UcfV055ODE0bwQq5HuMWoJxJXjoawyPD3IH1sFZraYRApfURXmae+U2IzQLTIW0RGI+P8zR0
UigUfIYjm8VrL4iatvMCxsCOsoqq+Z5G26TfgileTHe+LL9K9IHTUTw79P0RRuPaq5mPM/bP21GR
6BKU6I82v7nzE+rJXfRclY7YF/ldLKgYGKEMioJiML2F83Cr60G35NTmSPXrIJsIiEueXQLkXjnX
5fuQpYRfSJAHOpbLtBM0pioveXkWDwNpiX12ofE2uK/GYbtGs9+H9K4CUqUhdV/pEFHPM/jk3mzq
DOEy57PnprCTAP4F+y2rScXqCr5IDLsu9IjYrnqg0msmRwDvvlL3/Jg+6s0eVuJR731NwC1mMeP+
kIisSTVq4goKyGHWDKaKV9KeirWy4P0vZ8jon59bjUpO0+bHtnugRRipREBGV5M2MGvLnT0wvHbw
o0TfqTfCWh+PQMPVg/JDMAgfyz9WmJ5QEeziZs5ERU3rUNg+IcsEBVDGBiAc3yjzxozv7uyyrErn
LGMuS6TRJ5Oc5stvmCRohWg+BjKVb1hR9Obc1oQa/prLT2tl+8zb4sLiWarzQihdD5efIdgCZVRA
4dUBq6Z9xZekZ1SCuYGasDnrl9HfT9qocT1dxpmwI0A/9IqURzmL12CjzNJ2IYB+OjhZLq7xhMCl
t0sjViN2PS9ceDAKOLafEjNk91ECnaYZsgg6eFPUWTcfVji9IUYnxdzdzd/A9rVZLwu2ou81WtfB
/MQ2Z18Op9lumxp8Nh2aQrTySqUHZm52FoRgwm2zSwCxDKd7RCtw7HQy3ICJ7XisStp2UarWRfDA
vLo3HanPwhoR/s5Nre0dtzN38/hai9EFhzivYMriMF+JODyN+mkoSYSKyHrm7mIbTP5J+xnMt7WA
MkpC9ydLh5wSWzpu5c9OZGadDJevn4QTSqaYCl84alcgbYRtXFD+BEstya13TU4ucKQDH8pTbHDR
9nLrgaSM9OlxeZ5oSvZH1nOZdmGjFnKLt2cMJsqN70QtAAosllapkjo2ca/4tDl9R/T8gm9b/3+g
/6RG5fENosMLLcrO8q7zzDDnUPzxdG1lO6jiJB9kNlVkLv81/1MfIMZ1owxp59JFffYLgm0I4L1L
Y90Uba9APJ92AkqIH2caFQGN1MdxCkpLnsnNxI6AzJDb+L28DZyR3RrcCbM1klOnt8bffGKjZ5cA
nkcLoVbPtRBmjJ3h5uVXLff9vHWK7SAHqRZzz2C5fBLPJre1jsOnchJkL0TNBfmQNyA7MHo+lJqi
4o5xk3Wi+UbWpjgp4BiM30hawmj7fhqEgmsFvRIUnvzLw7Lysj7XAU/PUDoU7nj/deK0TiexoDPI
mv34SEkecq9ZjUtm4cHNJZeR17h90HR1+MHwg/iaWzCA/Gq4sruTAFIexqb8xgWLnt1Rb9U2U8hC
2bzKD6WUdC4CI/Td0cEpdS5C0qfynStZm5+0dNBDEL/lJmWYG5mPOlOhVzGdJqAVizwdEAjIjY4Y
7KwmzgWmxCs254eMQ1uoqOHrihlTkZEe46AQj1VpWVnxuYoIYWeW+gPzeROV2FPuebOXJMxeW6no
3cbRl/KKdhgFVjBklXe1DcVR4fh1IF1iGm13Yw2ALWDOO9nrvqMhPA/RI6CQvjzejHtxAK17GYd4
/m6s/fh4ENcw82fSAOVxAFrx+CnXDXVEaczdH5RSZf4dVFRGOao+ErtUzt5ndSBBo3CSulytCMBw
2gDF09yPk1ONzRz47/ObaLeh9fihre15zXQjylpJF+h+xgTdfJolm1Or1E8Q1C2sHr5i9RlrizPp
6P8nH5mthhAHjghlx5UC5GrB1fxeKwyfe4RGXjKJlz4OvdNYI+m7Z5daCdagvATKblD8kvGPQ4gP
4RxdfWkZMxa1BPfS93dJgcY5lOjtD63gE5WCQKqKYvNsJv/D7q2icx1Y27IT2X733zJtxNDDfD5I
bk1VyBu+90h78KHa1SMK6ue9WBL9hjbrblyYzdRX2e3t0U/Ly5j0Sn0Mbpo9WAyFcUmbYtnCzBsT
QeQ+b1LNbvBC3RRuBq5zMrb6if87RuhH4/MFipu/7wjyvnUCfRkyD4d5bvi6fUx2CTacUvlPZqbu
6hEp0n03t18iy4KSEzMfEBBwc0C3ooF2dxOk5RyxwR3yW6bmG3XWHEZAYo+FcW0dTSBwriSO17xn
pDdP7Y75K90zUFZGKlZ9w+VqhcXmdasTK2Avx4GV/hpE1nzFOznflGZT3AnjIJY/tRO0YOig8ICe
+b+1YFAY7ccuiwxShKF5xH6L1GYXzKnsjYM5N0mnW+N63NMyvEoSixc/SRcPiY3BYQumG00qwlGY
6CI3YHyKbhyOHC7Tlyp4G9mMM4Xn1qGBFEqRD1VRTExN0++uYaDu6U+4v6gijhkSshIUW3qB+oio
ar2/1AzxhQRxFna8mLAMGhotwAsbmjWk9ON3DMr1Ny9TLGiTV2Zes1/mzmpPn0hlOjDm+ptlxuid
2qwbYwP3h///p9svFWlCM6gjsysof4+ZReIkTESkhfAaoM+jFrwnGEf1/qY+n6wyE7/UTpMNhCsO
eCcDh3b4Kcy8ptgsbc5ggndeTT+pdmcFNeJf5nuf89lt2LzfJ/b6/hhTOvsXg8FwKiozJqMHnyLx
iOJo3b+GqLtLAz2KgOmKrrNlTvJHe/tolvcVz+tqMrXlI0RVqpyNYlKv0Gw9e6B8CvCuzSJ2cSBX
Pnybqlj4e0HA1JysU1vulVm+FTi2VUTheAcikt/BNEY4Vq/g1EDDabCLiuH9cOJEaA1XWeZoEFcU
FxDVFvRlP3wTShuDQwfUBpai/iyvP3ERcDwrO0cXF0r2b17LF/L2vA26BXrW3ypWhE0wlROwRY3C
imtBqeFQIVeNByCzilATJa6AIfJ7K/nrQcmivEAbI+ijmQeKA7AXERLE4OHhrxl7ujACZwtQloYM
A5wyRgra+/BdYZ//sma3RgF3OkEp3M09/2EObjfjH6BZPGffj89/85+jBLk0lilGg8lfwFJiYYLD
WoOitR61i57/8/INzaZ+szRXFGiBY1sV1W7zvlGzXXiBwGmEQmNbUMTypW+/a8HUPMHJPF0XWfb5
5hl8PqN9dCjpjxOrwu8WUzwA8IrSm4qI6eDaaxqho8VEyLYnT3rw/2oWVCiP6xBHrNQHHBbSGgmE
K1i/V90RpKjBTvpWMj4+WlkULKeRBNIhl6Z8jroMyLZ97yQqBsalsJ/uYRgtsDvyC/hsgZnUMbMn
KIFphIerDCGAoqSxIOuzo/K/a1d7qUgL81ND5abFptfFyzh8BlLKEuf3woNyMUc/HvEDfOk6j9V+
qpqjVr/IrwcEn4Pm5BYVuh+/2NrN6XZJ+wyvw2SVGR6uskgYxeEcWorHxbVZfNtVFZ0JWlhzZa5v
f89DNm4td3S02R0p8mSQFiHNxdyNXnHAKZ/4VvdtDxuZ2mFZcZXeUzIioOnLuJp4nIlEyAjpYATZ
O4HOVyeLroD8ZNZ2lOoDuI/ZPNsUXRkXjhkGS6MLq//C+SyIBmOb7VdEgdunhNKSNlsVmI0v7rz0
9FKhgndqU5WoDOIo+U6B1rLh5r4QbJqrYNH2S8yvrk8H/RJCYQQFFnwz374oRr5eDeoeI9WU9Hf4
64x2y1pa65eorP9JP/UtksFIiA6sMUFvid0Qke7grhk5sy6cvi83TgNrU5jqklqJ0h04/j8ritgH
/HqqiuSgel5cKqk5+9mogHFNeUhsVyAss2FLv5/Gp0qHZoTKIOYlq/tiCq+j/IDSvqALR5aSdrgl
fg+XVaxDMGliN4o4Kl9HtcpIRkHiRRK035W3poJo6Ts0nT9wAl2zVXGSYXquADVoiW3erqxo3V+9
2JUGOvrxnyuKqLk9DEshwHsJYRTO/KsKpPau2rJXr605AI3FmA/UvFXsN8VLsBtmy+1+UbkCSJEd
z0OidU9beEZ2tfPya7nklPbJAiRP1A+aIf2zbj94YIUxzn/1WLVIVJadLxKJmIx9ZaawjWhpQpyi
ZXjTo5HKAqiriElIOf1E/G42085ruND5it2b/TzXAcqt1w6BjQyfd2/Y4IOgKK3l7apB8BeMteBO
+Psw5FMpcydBdPhHsvCOaByxOOAG0XDxuZoHTfNO0QfuZRkqa+kemzKO8bYfL/gX6F6NtCoYObxG
Fi3MA+U/eT0zn6+kkePvKqXCQ1FrEBQtWPfM0q2G5u/0Gp5JkocvGbdw8ZtRFAQxEVlpHwimz1R+
JSfRE/PF55tJ3+gc+AA+mgwldFT4OJxWbfpF4mT7w6egZNrziWNaMMU+EwFgFaXa/z3wJH2GWJNY
uGgReXOAht6RIxG/Rf2JbZwBcCR4tno/W/mle9IYTNrqWpFeXA4+i6saMXBPyIWXmDJBZ8Qv2s9C
8Cbse8neE1494UgeYWtRbIJB4z5bK33rbxwaA2e5MaXSyZQ4ORlfni1v7LT1TiNENBGyZFLCPz1z
Z9Ks7BDaeJnMqSmc2uNt71MhIku7dS0Q3eayjZS/vG3HVHX3eY4KL8LiAxpvwcHmQm4gE7UUsIpA
PYwq4YhqVe5sBbBjzJ+urmazjCKJKQI1ZHHgiBmw2yml2utYC/CKTlnZXZYgbY5Ttsb37H34706A
H2JboyZElGZeeJLVcXQK73W86chWfLOuKQnFBa1cMSxQ2omapXcSJt4n3lDV7judCtQTZSkntFmt
7Epzz38oS6hiDJMOWpGBWNuwZkCcZWScoiX7zAfKEokhMNGhfzqn2rPpUOFmd4ehMZmxeu7UIwW1
k8A8mezKTIeL29WpC6RZfNg/48tck3JEu2QGC3YGlVcmeOXW7smUmpG2Agj08dgx7gw/wf1VpQ0W
vZoKOWYdxOGOoIBTzNJdmoMQ6Ftvtj3HXscDqVnirdp21NVKYeHa+WcSKot/s5JR8kUOmL2F1We8
99bAhlcsoXz8jKyDqL0oO7EtiFYf/ifonux3OPXCG/Wy6P5zxPCDBP2YbP4Mq0BOXbNS12eepDvc
gsyKC9eNJYJGVLSHupV62izZbaJnc6t/lfsWp1wjc1FyaNMSaRioHbrV5EgK+W5iTudqhJRmpywd
EUBd48+f8tJWuoln8Naa4a6Sqq13+/ftpiSJeRmIkZ+QIcUlONlTnSpo0le+f85dTFQZtK8w5ih7
QPGhhSwZiMYQhMo8uUOzd67SDqYfDjtA0+PebgHb4j+ESgfLA6UeN0TWcacYvYtuOaiAasumR3Pm
a4s247vd8nTbnT4tFoZXWRvKzqAqZ88wsgRS1YLSIjKUGpabFk5uldIO1094pJOw2wJx5DkVyF2D
QTqhQQYOBdFzrxP71dcEWqIUi/CfqDP7tmLJ3wNfZcRN7eqGR3RYzftmcy37atjnKLx/mZrhzAYd
0a0MYUjBrPRo//36Uj+pvPmoc9ApJAYSh63+IPTZheKqUvXdriiweICMPyfrIBnHrKH+AhPtdiIN
OOlrFwsjK+aIVoC2PEQkJQ47zenzqNIQGIBiciyAkesnoqjUfegOFmCEFqMaGZUWMrjaC9NSw4qI
ALKeO1qVIheb9qnBuYIfTW3ydIZCfRrJsUuclL/nCIK8Fvy/tRVkALm2VZ5fwSs46A6zoK9x/7ab
oCnF86JB3GPqf/ouW9w/1+aa02PEbSU105QSQ2A2r70ernZE8UNj7TzEk9y4UXOah/mskGOfl9Tc
poRFC5FPADyC+gkzWQZ/yPPVwKU22qi06t1yDwjNORK51EwTR1Yjy0tApSefIfCgm5t82KyPAidq
3+z313DBoTSJ7FLWHdyVdp62/cy0N/APRDrELcLuiJIUUgBtVTDlB8zudWaoEcm3cpXXU4HEMT9D
Yw6fxwX/3XNkLGaGR1Uv14kxkyJswkhRDY0HlGYSe9KJNGKp6ECpBoZ5Z03Bii9MeCvYqwzlCnC1
Klh981+e3s8f2Sa4wYsU/eFt6+MuDAyUjssweNCh3eDNjJQz934qy4FAnFMxvlpsNISeJ1UvV8q/
SrsLMFXwzVzohQutAk2Ch3q6fp8MC2pj75hvsanxKkLukpwczJqjI2TnPMTC03TjEPzwrTxhhcNF
54dYTauS4zCJQzYrBDft8Q7edRp3uiqgMDSI20fA4kTm+Y23ksREPQJmOLK0n7IQHAN4LXykGqQs
aSJ6WtBYihr8ecW9Y91/+llGxeLYpKQZ/Pkd8yyWaw1TrLGyBXOxS5NjS8MI4QK24xDROM/SHOq8
VsAl1y9Dakd4Z+B4/cRAKd+6Tgkz5hi65mOP25YOe6k3g16t87QNQQX+wNt6pEIXapVSGftQMuD1
QkwRlQuQZP9NuELFN3i/ROFKyFw5Nfh8CM9cNxI6fc1fPscNmbuvJN3M2ZUdRSBltr6yIVUtKBg+
tQI2YIDfIPOZ/AHolG+ne2mi6ylZvIBi2ygU3h+s3oOxkHvz63aV/IEKXzLX+4mWaN/U7o0MZ2h9
go0HaQhlecMIF1WveCQldiv5Ly1v5asbO6vnMeUQOGLS34RGWalx+MuZDsL2jF4N7+R8NWTjxuJK
l0l3AhMo/XQOYAAZ1GBzkWxy/9/QUQeTPLiqR4pR0NMbI3yX9R3cHtIZMNWFhC6ft3PwyE6pBgBG
s7VteTtorWL0vAUUekLEPG2uQWKa53rPAwo/9RclQ7JaVYzAMZprgkhgfIItKDxnZegZuO9eDhJ0
hGQSfvIpJ6GyKId96CpBTKJHyQnoUZijuKmLKWrwyAZBQx+comEzwWGLeEb7DsILOYqjcrqGpyxs
Ci6aW0w3DUlKBcrVAEElVAUdeJFQcDqqxgpB295uOCAviOQI0H5jrAKcKZBhHNCAZNzWHSSODsvy
WyAT4jC5iesu7D1+6wxXhzZdjhfS5agVw4S6X2YxpnmOe7eBUm9O6N6+o/8rQzT+My06NigXBHQY
dQXIkeOkjKLaHUpwDqQj5Rvrjgeht5LfykbjGOM8zWqA08VI5eic4ZjmpJyiekHWW2J3+rQ2fJri
AHSemEBnKTqz17cNQYCgIRtSWclgYE+qIEQawMhR8uGn1ZdQTvKcCD2YDcdsPQL8EoYWKIkydW+6
vV3vXd+DWEKt9Xu85soZLmUO2nA3HnLLJPpOp1TXlWxWaOCx/GkgIxDBPAKIDhCupMBTgz/XTH6Y
D0CyKF07a9BQSx9op3UIyeQFSkRMDJki0MWezHwch3svwIrjMFbO1xpkKO/LCxTcU0sQHsRqBSxO
H/fN01RzA9uSTi9wK1lPiOXRVSfY5zRRzlNI6/sfWzYAZ3JQB/7lybN4bhksRwNeNV27+4v2fKKR
v/S9ipr5jbECuZnvf12IsoOaR6Trm8FoT+w4m+oLMerrPS0SLhVBLMfCqL7R02x9MPsOYmgM5a9j
c9utLSEqi9q0Lc2A1DTzKIXgMh9xQ8Ta3qUv77iWbPwZvpeKD0laAvuwZnT/6IdTpYetLvPzslfy
GXChNtOQf6YimW7Gxu5qA/KEDtd6E1omWEB337j77fsdtCCLD/7e5etJFEuwUohaWNn/Jp77Wo+D
cZ4n7U1ex4kbuHVTusM7Kf7e7JLVRFCILZMHw7SqGSIYkWeerz7bO1n24OTD7up8Lx4SOPHr2wfK
B5mtWTcguDLxhv5PBPOEoch7PtftM8GIceXUtJYithKz+YOi8AjmtjblI0l9j1Zwsorq1rSLK2kU
vWsVm71NjtEYlWLO2yuYK0WiYvKWmsgLxSP/W83l+VlLAkpj4WyPb1UcmvcWdu1GTczcbESHYrlZ
X8HhcmWmFTuRXad36TqAtS3xnFqM4nFv3RVkYX/E8VN+kKaeiFuBj5XUJGp9SmwSeFPM3luuovBI
0JqrFnVWLgb4ycp3JX/riRdl2ZFDGvmUwbn5D3XQ1OskQ9bHsgL9QDw3FJ65SNzwaba3hLB2esrW
TRLor4uttvv8hlKlVewbwyqaJCObvo9qZnjd/Vu0FdpGeFXCxM3xeK5b8RKdGQgfvDnckDKsVrED
O0SZrYl4RBbNchnq7BqEOJ9ZD3gCr/NQ10CcCeuD66GfRelqYeuKozwl8IsJR5TLd3eB6N+Pl9ql
Dm5z9lgqR4JSlJ5hIjj3tszoO2OFX3SuteFBzo+KyFiXUkpW6+CIGw7xUSkluT6CUr1o3aDb6Rn/
sGSJWWemLqNVX9mwLj57yjvFC9O71E4fus62hOtIj6WP+GWvi/GHbQbJE09gimUOcb1ws0w7LORw
DT6urgvTFAqDMxQiU8+vb/IVHiyizc9nptxnaLumXUFs6zz1rz5UTgNKO7fbDBRI25mFXY7WavL2
lkuIkqDpf2Sq99kS7s8mQWTy3ShmezODo1WwbYDUkTaDhjZJnVx1PyDLCqVMznGDegNDad7/uidL
J41SwbKuY/jrpy3UGedmF7siDUvi6iKJgl6Rtg0RTh5ZGwBQ2kG9L5P4vTHn++Jvs5XrLpfDdVbV
t+kuSHiX85Yqm8FF3EQXTiXOc6KdKpSLBhEXL5x2xyU0H11cuEuM97NU4Pa/ted/uEMfkfjOCnKw
Vz4ZNrB/uki1BJFQPSi2yjxwF6TdP/qbFSH8k9CWqjyqJgJ+i0j2TIS/Msy8ib/1Glt8iO68eaxd
gOVlI1RocJZbHDarSdo97OmAv4QLAS/bk8H3JwE6SO+kpxYJLtrDlnyqGcOrxCaua60bbZWUVeye
xpLVPo6x/3txV1Q4yPnoiCrELy5iQOlZiW2y9vkuzUVt1cpL9ZGU5SriMYOZnh7rxUoG1BOCMsZo
pBPBWjIXoINuz3X7RNJ6YMK/YiV7ZrfLSJNl5NDAurMAAJllpLKOJD2VT0H9CCbFqCVfsrv8r82C
f0vN7sexq2U5W4G4eTzTr6+pA1diq8Yg0xZlWbkFD0lknxw5qpjQV4R5GHdMV5qySgf5NbJCcXJm
K2MIiCXhaWZCAYJtwTQS5lqPkFHR8CSlNRxiYPu/6fNrUBidrvVNQdoXzC5hg9a/eF7kL0dJDZq/
SxhwEc/tiwHOvog26/pgq8pwk5mRGp2UjP7qYslmBOk8Ru7xV8Yt6phTh3Tt+dOTuACucY6JLydS
a89hilL9HQNpE6Zkr6eHnxgIoyZCnRswNVpDYEx5F0QsMLYOxmcy8Gkd++zcwDJVVIQZeAZ0FhUF
cglwGYeB/gjUBETLeMr0eSY4Cx61srJky2Oc3nwjS+fjWy+aGYh1r0nJDUpY2Tev7c6W2wxzUT1h
d+3T9iHY+zVCuGr9a49zy13OoD91Fy55MC8nDH3KEQKsXA0oz3rgEYh4UpgStdDsdXc3wyQsFwFu
jRV/iWbBi3FKaxg6Fj53M2YCW30oUFUE47xmPVwlZCna6NZVQk9bMS+4AJrF+sBp3+Ck6m+Ybnz0
25rhMohyPlhfhCpv6I5Blr8o8BUq8DCPUPMEcYqHNmFbDe2EgL4RfooRCwXdkXFxE5W1B1x4rt+N
Tuau36gSBI2KqFMCl5MQuRVBbnKKdwIb7qNr6ossizwHpV+5GnNu40eswVvfCE69sfqSd1/gEKDQ
uCVZ6iyhDi4bVEIgHhp7Hf0jMBjzJgb+JsynvD0b18iaOZ61jCK2eiUGZSgI83hod75Fxffwn8LG
tZ6eD0sqYw1Hm5rRkqNftHQrB0nKjHFouIjmkg7+8CUFr86JAEwCjlJYh/0RGw9W6B/1Q/b0NWfb
fny0ug/GXhj46hoIyzjHqX8AGL85fEk2EWksiPsGBe9L6aBSff658OLmmXcywqJxjdG79RfL8HOX
nnDLkBkEMjuHo+hDK5RT0rKMNFk7Ya3g66H+4rLobCHZK2pVxIZspCEjMZFvBaaYLNLpShvRxc7/
qDSFkP8BZYtwdkc3S5P/JbB3DOG94Gqs6SeEobg99F50rt+CSr8yG26ryyN/JWrpTUJAQhlHoQZB
QcbhaIfkW2EAf617zEISYSnRx3EvoqOMeRLdkkO9Mnd+/6TBhEm/P+B5NmE6E5JPymf7F0FhMMXT
RRXscpwVwxbrf1RhqzbIav93l5fYi6J7JgPC+yYz1rV8Jot5cgKPghAVksll0GNcgzrer+RkBjbm
yFXVgSb1gIJYgCdX/RiAcSXW4PaJ3iunVKWECbPM2pQrN6+sbdSPD9scAWUGGsjqarO6ofIlrJNv
XVVaLCPbHJrZaFF+/tiBPW1iX2ZGyhgWLA8YF05riR7p+75BUWRK0iHC4UfH8bAY3lKdOZnKpZUK
q+H63/MrhF7eedds9HFP5EK2Xd2tLPWhjnRVjx4cl/Oj3hrgwR6IH1cabAPV/Nteu1CIojdMIK4c
Qo/bSK3XNAZ7tLmoPTpqZF6kt9tGByT2Sj9DN93cIHUEvswQ+j8Kxhvz3oktGIeAXDtQWQUocYxU
+hfmONzDFVwzFOAheZfB/tCAI2zoY6FjtshGIIO7IvhArkhoszsKceHYILtmC+CwcN3anY1ZE9r5
ZLCdSrj/JDqr9ZB//5jiOrolBahYlN13riQazXmnDJcNi5B0YCFkHO4ZmNsOKmBgN1EeQWI+a4ZP
OEBofE1ZdnRkjSiDeAhAe0jfbCHgocHp93ayhkbJTeQDEuW9pzNHx45bmGosQJWm/LhSsgRnnKag
RAp7XDk2JANaOFARGPsKba6ozKskI0/A8PKrM310f+b14yzsw5YRMHcnlEZXfawMh5g+IMoIzeBE
QJMozeUjQFgxySukTk/QnHWhYVyUcuHAzSy+LOLTuomRnkCxoXR+F8BCjjr+PO4aa1HZqo5g7kip
O94y5n45masOcPnBnVgVaXaHBvkoELh7KcJjnQTR6DSB2aevMLFmnTkPqWbYaZ0gkSn5e9FgovCP
xAHEYuEpHnB2K5RaeDzx84g9fmvcqIIPsSTLeF4J7coxNInmo4aC+/omRnkwUa2zyfa8LBEdgXtD
auuj5/SBuRxfazaaYrK8TfngRuNcCxBJJt8AoJtWxFVyA/xsL+zD2r5AhxTMEMrFO24MsPQ7vK9V
nZ4R4KxrdIJhpsmdd+FDT4HyxMyDJBexjbEXLBaHqYKpmjbo82NlBsz+B3zw29dHXu5ByKCRyuZG
4f0+dsUEf0o/hdqvIMc7C027NZrrEsEwzrL4cFbFBkAmCN4bzpK2vBcrLdZsOhrgvhy4jBSLbt7l
5TylsSlD1Inza61s6iNhunhamIhRcoZXPcx1zpDusVOTmzSmc6Jk8qHnKtBfU8MXQKWRdHq8CqEF
vENixRmquQ8P0KLO4bxvpwlWRTa6Fmb/EtkPbqZiJMaziIKq9Evuw35MJ4rHTFpeEs1/GrKTNpVQ
OUSk5S1plkszBcq6MwO3GViD66AatrggH2WzPHUSQBHZCuwpPNQkm6w2h6nR4kdARvGMsKypIiXD
beo16TWuv5GwdaAnD8YqPAr2kNhxMGOPVNQQDYTf2woIGzprqW241IBD6/yYhljbuJynsy9v3Xld
Wy+WXNo3chkaGppKXgmlYbg/hPVZoCrpspF8gi1Fl1i4iBrR2UgDUfXNXvTCVc66obWGMumKu4I3
gt8EpuS5/WkP5L9H5StM9OuKtAhxYzoQxq8AoWlis/Iwbbmo3qBJV1piqHEkgX8IkR23+6r1pAYY
xG3KjCjE8z/taocEb9Qh+2Z4+zb7wk7NB2eWGbTuK4woBps0pqKjmK/JjxdvCYV++RLrnL/TF7uB
k55+AIEPQkkl089Rv9kdjQurBBWvhK6zHXW3C8BMVz3ZLZ0tSZULstdoyfqVKTiwgvi4xEC/YRa1
Cdu1q4FgrEui0MZ7HRFwFwckX2CQu0fGBeqFHGAZVx9LB7ZF1JpbevR28IXMOVJq4SOQ1pWrfYGZ
+s4jZ7bjo1lVSid4ah61tTgbETXiNsrdTrNuf6bexoHcQKEDi0aYlRPZGArhYE4QSU7yyqBE0QAO
hDz2AohvB7NWXShm8c2IJjF4aKhwDNY1wytwxP4d3UXIHTWeaVU9ZJ159R8pBHJLdoZru+dYMqFQ
vjhP070B5niEGWqDnKEmxxhMnY31wr0wdi1z3QgoJsR4qK9jqw+61/XKd6eDNkAifxSOxyR90x3m
5w0j+skR1/cXCEL78xzcPBxPNdhx64H+m1QMietSR3d5S9S++gS+IV25wXN0LCUHIlFdaN3c7qu0
h3bUT7GLvdFWB80eYulvQ8Q6jJJno8iMv+v7chT9Pga2Ch+AIGPi/fMttLdnQIClr7NWAMSi3T+w
C1e+XcLRB+R+ivulQdDqM20kNenZqYqtsgOTPQ6mM9Gwj7e/XCvm6XHl+815OvAOsbXvH34U8pjO
VeWTb1qHVWMrMKbNM43e/zulTZt30jxqjFviRobypU8nkuvIKdschboyEgboJ8XQZFUDqA5CZdrB
idXjt6wesjrX1/llrjo0Sxqw7pRtezkXeDr2kt9FjYdIAiC4hSWjRLRXc5D9OMmhPkg/DI8NH3kk
zW2/VrSgnn7R5jo3Ew0t+JXu0X6QPlqAhmsr06E8zJ6bznDA2wvbUBbd43pZOaKcuSxX/Fs057te
gRPVbVsf3UQTYMHyrni65XhiCsbgLMaR7ozQIhl33keqJlNOaiPIg7DAS6nFHY6AYH+oEObMFWSY
h7Ffw5VweMh+vQpf2uVOs6qmcHZpqSwZnEpjXfyDW+zDmp1ymvt0aPC+jwAAPa07Jm+ShfhedlUT
g63Swbsoibl7E4rI3mTfp+xN7isnHT/OyqQYut+Fivw0VG6taZr7gGx7yRKHyOS6bLGOgMsJrSU8
hOjl5tasKFVj4PyFEzg5QPo6NMN1gv884Jqqu0x49SQkMvAZJLZowZ5Jc/acA8AFYEQ6OVhPQiw4
uILN3/g16mAP5rR/O+TUN8YmCMweHyEsSvTcc0tumLChYs6VkwHWWP8WxI6cOV+TF5EBMybqpoFm
qFAvoeVMxiKyzQoOWbzIzI1xCdkVfBaZ03Xo0+8UsGrkmz/7EI5VJkE/ZYLVoC0TY3YdbsNvdivo
F9jBFfFK7T0OHq7b+NsyP/kPmkcjCQW9sBtHgzeDbMQPe5AJSWYQbnbidjUOat07MvSgbWVSB2Ym
sHO3xDruTxe7vGFjhGPKl5gG/qaBqcO7OqSezsW6OoT5RXFR0HqbVnqH+EGh1gO28/0t8ylfMO7D
YwfQPYD4/TYsf9A9+wDpvnyZf8Vxn1iNZx3cilJMhPdcd0D0TdoRv5qm63y6ZvlQW6TLQl4X31vt
m49moCAqu7b9jUv2GHBPiB/Uv/MRgYOLOHyHmzkhHKMoItjY01+F3xSmDJgAK5QTPXp9q/ox/vAi
bYjIkojZrFTe9JN22kdhbKtGJ8HWyUomWU1+8fYBdRIvAyYG+8eGNQzOuOuwlpWpwvv6+TLFWAeV
NngxpGPOTGRSMu8bob7FVNAdprPlzs4fkQwvLOWguS7bt84ydcgukdD5/wyiipgS7Kg/5kLCvwHP
bgJIiP8L8UaU865FvCcBa0Wz2+4A0qoDXYdmmOgCBPVlWI9NpnlqXMITcMRLNiwQ43XS9n07FwM9
8ZTu8PqxWsRlqLxnIXYQO+f7QwUHAoA9zQB2QI9bJDiM4ibbgWCFCkV1YT9n5lZaJVNLI7THQFNv
lfebO1bOpsSOAE6N/buG1qEjZ4XLi/lLp0EpM7LcdqfAExKxsMw8XI4E/04zHLW5wZB9mBQg6gb0
osXW858RVvG7V2DMZWO/L4PZwmUDYZpdafHVK6z66v4mmBRmVoRATuqjm/wFxZyqHY9HNi+5FDna
DQfZuReAYyh7/9Nb7iV89Jk5XxSYCVLZSekvRZ2elsyF+41ZVpsX/Gl3X9EBYjyHcqXvJoKd3HL/
kOJ7y317JoAEipEuziSBKIqfAsFnPf961davFiHmrESS/cHSBkEj9pxFjva+FENUwqB+20gi3wwY
06s/pxFiqKPUlnp4aPVsnR1xhrBsQ6I/a6fgiE9yAu0XbARHCW5DXgbskf1++XWcquGeBO9Z79Cg
V+lTPBqYklksRryyw6HpYnaRy7TlmDkon/G1HrugPblVWyKz3UpdBNk31mqJ0KIYxU69RJKtfzkP
uvXOk1ODut0hlpwuqC1qzE1/nRv3CBREJlIKX9vr3O8Dci6ZwnSuPd0IyIt/0WvuDCHHGWcYA3Rk
bPwDftX2xEMNDSGvJcvUCuY2fyPveFJG0oGB8qfKFLBe+y1cCUiRlvcS94ZdyzO6TndYx0BeaYPf
7Hn+FIA82BRK0fdb7rjrxqEJm4coN3ktxiwORFs7vG+lSvBPMTHk5b0Ufm9ijziDLQdVhcXVRe0p
8dz+YAuLyvPAAIdee6XUJyqwEBO+9VmxkQ6YwpoU+dvsn47R8VA3gjMMbv8M31D/i+L4Lf/aNlW4
p7zt+j11o16lW6y2bje2viYBfAWDG3rt11COzNXjPogT8GzUxNJJUU1ouQ1PgjsaQkhKFo/wqKy0
XNKeK21s28l/6O9Uic3tlM+Snlc+Khds47gUwFjyCuqactNRIEzSgaT+XcW4tZ5iYlhh60Dtx8sS
nOu/uJ58A+ugWMmmzq7d/wex/FT7QZ1aov29Ue5gD/avwq7omk6XAQC0QABf46ek9+VR5ft1frsG
r2nMzKbyyg6Qss4lv7a2fjNooPA6EnziGMURnINHAFfPiho3FvGLdP9i3p75/6jshgUxwRLIxDSi
baJQXR6/sPvBb+w2oIWdlol87W+Kp0pOsUVD7LLNLI5gUbPZqA0Jpwz5pTVrei09+O49Or55hIe1
hbCH9ZR7zaVP/B9cM1qnLtaiaF0hfY3vwnVra97HGmUOI7tBb8/LQQIeJixNE9Ce/Y6wuchUmema
0QdX3JnBKuMHAu+4yr2KxmdgaoGuzfm5iIS0VFYHeyiTdHNVfFgrN37OytoEXievYGhHCrq36iKZ
GAKyAeGLf5fMp2fqQ1UdJO1uP759nbl+68ez+MFmRCnhONz/GPivM/LmiGPJLHCO904BCkCRL9gh
1/9CTO7+/w57o5Fn+E/v4pihXz//SS3oma5cM9Bp818t/9VRq9AKkOYL+Yxkzum63384NKTvTPC+
SaN1xKerzxpRjKPrtKapn+8+PW6fnTrSHn32ni7EtrKAQ0hvfP2bzvpo1Rf52VlfMnYjXbH/Qrzn
8dO5zYUoH6ZIMu18FDJbikf7Hc7BG0DEfwDIwyHOYyDHcro6II96xt0euOyVgSAaHEBGP75ne7Zo
xF8wh3Wfb3yu2BwJnDia8K4YewXpl1Wz3b3fcJPK07YiisYxLZwllUl6a4SFu73e2VFvo0G8IAR4
FgMXYETMhyC/PZRw4pjRkAbv3SpiUiYbHTauzeDtpn5RCZn+YXzQ5s/naOU/MnYsQs6i3yvKKsO5
oPrTAbASuBlbXafmxbAenGV+U9IWKh3vvBeJgqCFFRMTm2ftXbeEF+Ic2SIm6oO3sX57rMBAE1Vf
Hc7F0Y04Wk5NBByU5yIqqbtAQ2iMV829MC5fHV91QZBPmkI5qP8h+81R8MlcEZ5rmsnD2uLuJ3iT
eX7bj6ZUMuDw/TPHr75U9ILPuYoYSLZ5ve6W8+iQll5kvoCNDIFGr+jETawPFWixGC4UAFQufEqX
MIzDTqoQAtTPu9zoxADnSXqDZwEiXJ55eQRs8ocH7WWTFifozl2fNDeiX/9txfvokugHYPUBFhi/
fAO8m723Uyt3/H6IIPqE3Wlc2kj8f1qbRqUotW+MsEtupQ6PbbJvntbjI84OTSIXu2yDjMxXNfvb
wm0d2tuTGj2Y7LoizEiFLtugUTg3w121eqbFHTmgPDtiju7n9nkDYreKnnP1wQpEMQdVL856Yp97
zlY1/ufoKwEJAFPfLFU8Y+NWmUDiXHA/TwI0vLqzbXlT/O/uRMxWSyRTx6qDSQ7UFkea0adi8zl/
rsJ1HBoKmFqWf1/Bdh2FxB1YQ48wgh8fWuTQeT2oba5vSXLg5NVmMFzD3BsDhR0bjO910ASwVVXF
c0/uc5RuKfmE2eeXvOIeU59bg1Q3XLbwn/Qa7ru3rlY/oKY0BAq1jXiUcke2hnfFVVEYfUtM1XtH
seQPaimeK9pR0YiF2Jj1bNtZ+x9gu5Mo/Y15ZQjAJNOYPWiMABBJzrN6V5a0GDdo4RHSFQKDAXra
0o19v5rGYWelMgrruUVQdE8LS0JzVVw+cs5R6oA9CM85p74NWgaYr6P1Rfp/l98b+tXE7NA+xh0h
rXrfw+KmR/Ez5IP1YHAYDN0g+tYl9EcyRS7Pfd3j+XMNYN0NZR3z3MkG2GR5nsBudLfB4/CnktTW
0GZ0Km1hdp7r/BgKO9Ay07os8FZQ5jtTIKbGbk1c0ZVUMs/5V7iZrkNleTHUjclJIbZ1Q4kksafV
faqQeOytFRJVOQN+zIW60wLTsiys2lhMO7CQC9TvZtFLfCGyoQB5XCOilNmHT7zCR9exT9mp7wuT
oRpVYrQIfr5BEXQKZeTHh2cnPy7Qug7zZ4ulLcoy7lvlY3w6qSmqMKM4xR87BHrhW4dgDVSmECrG
733Ht3CGKqbQAE5f//c4dWMm7lxm3P4X/IPSzbOaVSj8ei8Hbf7B4sTZCMg1mc4kHNluDQ5njoYN
QK300YklvBwc6HVDCYSUIPukXToy+fFWDs949+RzN9utPdz94tC+DJnxZkEXdWneb6MnPBsn1Ln/
/87X5LsNH0FyG8TSnf8wCUgyOb7J7F8xaU0aPyWtkV0SJOzCBSfpCTLPItFRWfVwMTP10NuqvN0Z
tmBR7kKjVk7kDUi97Nq16Jq9j/mnmgy48pWV+rfWI2aVZJJ4ct4HuAG2DZHIF32aK+LndT9UNoec
E+bcl6UXnpJiHaDgu1WChrCyb+TAT1pot3rCflyEizjV5iiW3hl7btrEEBeiYj6LNm0/9t7SDcbY
fipOlx0rSAzD0r5zhFPCpVhJPyvb/Tl9qXTcTUEiR20aIIsnb0UZgKJApb5jJ+wD6vObT2lNFTyM
OSb6NRh381J+XoUXsofnleEexoq2/dFKt/emJQJtRvTbBEdG8lbhdtLxmiIn9fGvWj5jaqpTt1Ft
V5WzL+WrI475XemAxQwEn65FDGQe6fUZ1vDEqUHAB/ivu6zGj6Cyk76nN5YoDtftos+T/nijonb2
1BfBTS2USvi7OpZL6t0w7+6JIZuJzvT2vSgeTcAyntge4rshpbz9xMnEcoTLNdOClvlArN15lp9/
fDIkIBsMKR+DPZAAhnwBOJD48MikxvvhDYc+v6I2XpkYFgVoEBwh0huFUGPf8iqY5wOXlix6wDC7
/3r+vxAYGCuafNU2QqMjjnwNIyEbbHZDPQClDmjlk2n3DXv3qOKibFq4wA132qisEvE5VZeN8Y0I
xXCP43+rvvaYRS1wkABWD5M+3PbdRFgYYAyuQoIKfcvuIKJ1YZ4HkIkDAyw8xWabyFxdA+ulhYXu
Qxe6j9PmxBa8Ma6jkZEgqgPt8Q2RgwJNHarRzn507xQznvUbtuIZapLo8VmReVkTsmoncld2qqP+
y36D7/X/t3lNAKkhLTRxVVkvnUwIlHZc16DsWVEVjcKJD6SLrAuq/KsnruNa5/xdDX1wf8HwwmlN
gGAQ7y6bhc+iaVCD1XZPGA8U2969cjtXKBpdATe3LhrFk3CEwzXMgKXyyXpjnld5BQ7i/q0jzYNe
ZTlEN0p5qNZu186pVTCs9EdTpFWdJmX5f+eJ8Y/xIw/Y6OretfLGqCHWa/TxmzDircOFNmA2wgvJ
GqRsYJzjvG8EhuNmyksEOnsc69G+/+SPYGrKL6wc/DD/kmo4U3CUHlwFBa9tR+oFrA/7dS5ifMD5
M8DTTLbGhw1GnOr+IAMmnVeSWERDWBRPaid6iPUiEp5wp/t6GSzR0NOMHEPF+5VvDih21x4ysqIS
VohvcIErcHMbsRspyr+UkB+iNdrhTpqc8UjPum2BwpQXl+n6UJJA2pTmVBZrzeI2EK5B3e6CeGrb
ln6G13LpBHOkR7fYOAODPt7Qwo5RisSgnljRs7diUdkeVS4gKnZFzNrt1jHd/99miG67Kskgpx3s
ypipqUFQz4K+7jmb9y3IqfbXczUsF6FI7P/FNfOuKLAGE9c/Gfx/mwmuYHjiEPBn17l4vXTHb3VQ
X2AOsnO5/h7VFhbzosx1SDzyGFnA7C0qKKmRue53wBtBJ1VPKxONi9DKXWLYYfiPMJ1OHADirgvZ
BlYI3CGM+w+Fgg+M5tNlX+SUT26JDflMaYkHwDiFRQzZ7LgvZDDXYngUcbsAhf2/guVyrUgdff01
xzj763xkhdtDHBZtPSCfj68BixE7CAYigJUCiUXbM9pTrCad71elisXe3jd3KM3w+/cl1avtURdJ
IQV3adUGMgzxJcgrEHBSTp5pWtSSAqrO0tOG73CPqNhtk/H3/81l4Tnb9jjedOueB70CE/sawQHE
umlKi3rKRRdrwSP6xY+n8NtJElN1yUTE9S+Ym2H7NSr3+zRDjBV5KSn6WDJzk0y6F9sKRL0ONoZM
qtFA+2BQhBVX8zhZSIOobeJid0XzadQ7cGHKSi91XvVsIJTvio0pX22XZ7qOlssn6rE5IHV8GUPy
i1teB68jxhr1XRq0u7/sJ7s6tdQ94Jt59eexbWBSaF5RsJ3MsSKrhz4RIU6IC9qSq2MZ7Xf5Jr1N
GymsblrHupOkS06tQFi35X0O1niIat+fGWQXCHDToA464uI1x8b35ufr5g6arX89Rly9HAojl6nG
foo9faWB9leVC1RXSZXYPddug/huTYZsJbVIloeLmAF1rGHh4piv0fBx98hBKBpWh8HxhelnEmOX
2PIWYB1eauq/FJkXG15bt0Gc/KCLkuQBlDt13ghC6h6Y+NaZO8pLBq5qXuiPu4nIf17sGezC3ePw
Qem4pQSwzUxwepIHXwXVdXSQgI/wiLmN6XxIkR0V4r5DIDJU2e1R7KMgzeen/VbVbm/vNSuozF2B
cuEVx/vm0tNjPv2rHjGFCumVxgPMcrcsJ8+BaFNEjMo52V7GvtRDyO5EFHTsoER1vz385Z2Xfnp5
+DJpFUPs6gjhxCfrXqhG24c3uZnw8GQUSU8el6aruY22TyH92/VqC4NyLNuEqFrLkhs4GuRiBCt8
x0w1rkv+be6KxfziCqloYmmyHOo9NvfKVSuqVPKk5zrIJ9YdUzWYqd/ITPYGc/0ldQVx1F/YoLYD
kcynWCWJPwW6T8WqIRJxo4N96mGeJAGHjSgpsSTRzlKlZdZfqGT1RcpnEQLK2KbvC7GGkYWlMeWf
zJMDbD78+uBz0oGtEV3Mm6zB8923vumfK6RitWOZ4WMfmDzSVWA+22dAdRx+zjK8UqygseQe1z2U
YanntWpnEi2MF8AVhSwjns836TL2/j+XBuc7CBmP9VQhcxfGtUjGSfiNnssA1LOp8fWfVyF+waaU
8IO17WuRw73uOfiLzJ7saa5eCuFfYjBh7hr/7vMMleskfgN9f1KnrAYBXhyXocUdT+r8q1n+Dn2v
dXIai+OS+rx5N+hMekeJWmvT1JaTAkTDR8aX2NyovkOmsjFZqTOkrSYXUGkkwL5aaQjKuwsegV/f
oa9bLertiZHysVxh6WZM7glCsse5mOwzVuMy/4ZdQhLG83SUkQlHcyHsQ3dI9H10rSEfAmFEH6Ny
by3l1JX0zLW3RJaLQunJENOxDszT6yqTy96aBuHTQ9EYBtON5jDECHurMvEkYj+5IDfsQb8aUP/6
Yzj4CvFiz0t3bmR5/PyapiPnVRGl/g4x77H8sR7sYK0fyQLLBb2yYgYXi5zT2zpL3mQFXE61Slje
fGURCYIU5XfRRNfyETzuEwnrl1Eq1vyogwd5Xh8HDyfvdyrVwkF+ybwyFGPaO2tYfT20SwB4syz+
8Uq6FqFxE5tFXmJmcjhGNjlH4VD8GvUeXuJnnLzS6v0wor5CoDwosjUKQ3FANMjIxr0i2NYFrWDK
nJF+qbcvnRmL8jcosLSZ+vc4qFzg034R7wuucrzFxNjYvegFPsNBA0PYNfqk7ULQw7NUlRH2OViY
jWD5BxlzTQbP/DiIp8PU27pQ8ESKG3mlRj/SvNb8iEUw+/ee4ISpPYPGY6mLAjX+MrSE0hgfiAG8
7YrAxdt0eJl9AQN/mjV3GGVlfkhYlWKm28mrUyu087i0tR2RsjkqvUokgqO2Ajxzq1QTe57wY89t
ww4XsG8NiSBYXOm4ckQSjhg16zpxLCEgSpmNnSQldDHvG3hz6nb5BFH6kVae8ypS1y+sDznIW9LL
vur0e414XX1nHdB7iBxtijf8haxZ98VwnOmmJqQct6nOt2oZwP7oF61uYgTTp+u5vl3AA51cCzvp
/xTPxAtWCJtBWeZhlM+kzgz7i4d5XOVd/49P9o9cNMGPn2KTtK8alGl5H0BhG2o7H9amMzIMwTFz
2iZHFOAd9ZO2eEBHhO70VfjWLO7aprR4FELW6LHVaLHiha+Mg0q9wOktdK5p42DeHSQ8YdWqhBu9
kom19jVrNmOfF01bQNZdEMC7rIkPm/OwpfQ/oWb9EVW3aZwkQjbO6V89YBvAritnU0J+P+UPalb7
OgM4CuVbCYpbIYenWlLdyBRTmyAzB8/bvyQKZr5t8XUkH1WWm7ZN14gMgFNpDS/opl/l4WcyG2k1
o0M1b3h6I0w3KR4gYKfmKKazYgWdTUVxQqE1T1Rj7O9G1KCrX8TQS1CfFrs8vXVsTXSz2uDUr5Xf
iiKJ/qiYGkY5nwXCOnTYA5yl1eJeBsb6bUjhfRl6HVEBP6Q0FaLNvfQfu3ZGLWtAbU/LlceROe71
ysfpTeu7OzB7vB+k0K04tJy/9n0hNaozRolnI1+Kawcka0UMboM8ex9po8UkzZ27ilhCB3XR/Nms
1EGsqw69Xf/mbaHZ9pAZCliU+Na+j8908I6UrSEypOcIwBlKrkI3Bhd5J3jgUX7UOzWsUPV5koJq
sdI4vfCQVUZa+MZZ9R2tGNzbqQ0pXO3kKEmdV/8PVzFw9m5b3kLs2vzUDlZHgjWwfP9+qoMDNHlw
ZeKWlcmvtw5OUxTGhLykzYdEFcVzr3htOPKdSGvwebJBN94jZTDqpLVd57PrNk8PJ7ktjkUyXqZ9
kQGpOmd9Ma3jcqByy02kfLaypDH76TDEPPbJHrKqfjPQhaObhVhUSxEjs1cmZDz0x3oG30DVr6Yq
zAjbcoj3jwT2TEvdLV/17BOvyLrp5xiVEee6n8wfqLpdpCMZDyQx3OV5UTkDSFNC1tIHylCENcgt
EW+Y55nuzZmKo6hZParG3nfwuEjMnn5dtxqsqqUW1YgcvR2uxmACjEpAc322iQq/VvAlaR3mJMk6
ZeuXUpgVYPbs61xVRg3/6Y/tv2joj3X3EPrpvNUvXX/bCCdfgx2wKu6GHG0cirB5Kk2vcQZZ+Dq7
bxUFdwLH4LEFiyqlaHcVPCgt0Yp6HEDiB2daFcdRiUdKevE/OZpAYTGDCeHR+BfqPPDErXXy3fOX
RWddqeVghWc1LCWJ+17kt2ImIw5+sRpDV0IXidB5XrByqNfO9B/XLbhs5iQG63NgTTdErX4X/ukc
KR+4/3gCeT/pz9WKbFoggg5X+GRXb0QyqnoKq/u9TarYw9HwwoRSvZDK3dC16vPmQRWKw4AC7Oug
u9WkOaX+7308RVj8jVk9Ktfq7zGdlWKqkOG6Brzyxi18R7IRx8T9NNeLWaiD/B8kzA/98GdF3uiq
CO4/6C0YebgMPupq2+3xk4vcJPiisfiDb9pN15tEqvBtNegZ7+2Kne5/eEU08tlLyfHWZF285Ta7
8J7amLsyg7FgXJbgDrfLtJT2wVFBhqSLUyjZfOmWP44BtHXJ0PnBLjkvFh0sYANYd0oM4GRLTLBH
rhGlyeK/XWoq64yrp5GjuWRze9m57GzK2maj9NudF7AGXJBRLbh99w0aSsiS/VcIXnr/zMQTpcrU
qmXPLD6rPg/HBebFKlF1zloSpmIr8QPcKKfqGEmAZvMiGq+VK38KlxK1vWH8O2+090PiAL5jQHKP
XJuC+ZtXvFV+Vi7ZPOtjtiEkxlpb0Q5hsRNNi83VJ14PduODAV5E+eH0l5TIpxz6ATjAlVLyy1Wq
KD9+vW+C8wqyo+a2EfGh/jQtexhQrtp4OQXkHoIoc9udTVci8neBioTfeig2+DOQHqNtyQJ5T9+Z
uk+BCdB1AtItAfKPgeEJZ/N3IGxaDklzWJGB/4ZMczjytqoc3uJHt/YwmIgQBUvnSVDDrlxRZUXN
9+u5n7AEUYJNARd6qEp/FcjBS6V9TyuTMIHXAuLH3X7mLGn3eoVd8OeesnaLq4eOog6KMxq2lzEo
0KAKocKnqTmoz00cCRYJ0LLq3gioj+colzP3h7Py12ayA874JBUskKhNJ/6vpCHfgd5InKytV6B8
i/OO6xkKrbMOzJK7IbjwTT+qpMxHKgb8KL+JxGIT9WUOJNKXIuQ/MWsfFGuhHgpDYffI5GeA2mih
B/ldOX80yriT90ZsnACQUoUKblqLjdqzetsLm5Pw02cKxeCaQG+p6LZw6KaKfnLha0uha7imCkRU
HdRLz1nlux5Dnfw89CbfjlhXmwyIH1P2JJPLxoHD0reXGUokc8rqhvS+cq05HrJo8kI5RxxdFm6G
q/DGD4rxRo1tozLYDAaxtsQp0NQ/eR+oc8aAo5WhSX9dRelc3Nk6TRj8zmr95C64Og0/NOyFehBF
4CluQr3vC0+JpcoQ18bQJX5doqyFJlXeg3DuHpANtIjKpqMQMdGUZsadLOj3tSLE9Xx+ef904wMv
K+c3k7DCgul5mHrQFpnwS/PwHCfwuoyz38gNOUOYpFav6GYopqzpsfMfyCYbG8oCAolawGqLaYEM
+HRrRNMVoifD7zkM1fhikq+z/CvQQ+t8E1DKisIo4YWqmQQnjE6HmpQ151VVxKeUJAp5cDoA6rPW
SgiCukmEvpyXoq3uHIyvZFacHI/EEG14BLT8Wfzo+Mn6FCrenuF+sUg5zwHmoK6nzaJlOeTmSpkF
EyL0t5N55dbrVWog0VO5dablhwBvhKly1B9xhpPKXu27lf3euHxKz3xdi/VCD+V7ExhpyC1STmZS
7iac90K3AeEICC6JvJrrBl9HPhZWd3XVQ4wpjfW2MQq4B2ESVlSnsTiAJzVYhOq0g0628Sm7o5qE
3Ep3dtWBeU54LT8nEw4EzUD1m44h5GfN+TwZCN+NxHEU9xJPc1slky+uxyyKNN7uJkHJABO/t4EW
A2lsRewFHVxH/0dSho1FyLUuss5hTaSaZxcDTgh+OIWDEJyR0IfHj/IhHVW/dCHY9nLrnRmEiFlQ
1do736Uc0e2O7VY+1UkUeygWqs/Wtfy5/r6EwglXlLT3WuiLYzScl53GJ1zhiuepZLoQyOTiiTCy
fClOSgH3lf+gZc6rkdZapK35ko8xWP1Gz/UBNnYiWDGpTyQkUuaSKMuRCiKZIDQcdY4iux0M1Pnc
uYkDOVpY036UYeiwe6i46UWXwGYuzoLc3TQhdTvXUNHgSUWQOtJQ6QSDQJyGM9LDOWCyl/5dWvXZ
CSbwTa/zxLWG3+2p/zWrcrqll677mk6E7SdBKpvzKB78T5kRTvQHDfG/grf8O3b31hMHepnmSR01
cVkCW+KowKE/n5FFYMrHS5Np2LxVf7+YURBrYAVnf6tm2kUy8cOJ13XF8NT+fX99b6ImmHYEtMiw
ceSQipQjqczddoKraGMVJZa7/xHpO0CW1flWac1CVF3zmfEzFWE1YQgCHCHUBfs83nBfNcbx4KUI
ShPJZ9aaPABUktPUA1sXQxAZjGUfY5l6tX0nYlBPj75xi6M4t574eP/lJPxJGT22EBWNd/IDbd62
Z9Jy594ys+Y0wjMhucJIhtYohzVmf+MPBDBtgteDVL4q2KQPzRvoKrTcCyKMDCZ6HK1uGOwOlsqP
9/j48XJsoF4AW2KoVcCV1iNPoLKO0Htyz2L0cbWBUwdeeISvz9VeibYJ1hPlN21yQ0blPYI5ag92
ldopxwpybQKNpq1f7n8tAgjkt63Bh45n9rzo3aO42yyookuAGvE70NWK12gts6KT7j8tvrVSD79w
iPdABXlIHckCPEAmuDJQ7Jaxw2WbXSrKI79//EoTpZ/mPXFKB4zX1BtzZe0LfZDME8QivUIVsoFX
8bkvbU5CxKuleY+UVeLuOEw6ZfrqYbWOalha+3J8vA805U8yTZ5zntRCktWj0mi1Bmqm+RONHSOB
IFv3DPuC6T3FAjHjEmK+zjoDE823gOQmCMmXI0eJ6i09558lyiDjuUVlONs+5BIlUNsGMSwCgTCx
7+kE6TvJlEtV8dCDu5a0b0eQl0pkCpnHsOQaZ9WpmmDMWmix06PVePV7M/CuwO+mwY08Y6zNzfIo
dt+GxI0mw+X3HxRJU5u+55fRqZB350yoKukRvOAcrAWxU3VgAFbBTeuTSCN3dFDKwih+hoUuCapJ
CYDsF6lTrtD73u7RuMPMltX4RQ2wb/txHUAlziAjg39YSDp1fRDoHw8/fvBvYuIxzGSolnoLPlBN
moyMcMMfDRAl+qfy8HhfBitINEDsI8l5qy+fuSuPmpDhZ+D2yl9BNMc+O8cvSLuenYrdOUsv1csn
xt5EVzLUHzXdsZlxEKHsqXIEmJFZCwodVMzWfcPnamsHbTUNlFhlVpInAREhRcnFTQqZYCc2vh+D
qeRf/ue+TgaFKA2uepNCIOSzy0yoRAKTjBsuF2HeMK2BDb1XS8DDN5PmgQBqxoykboBuQtGMKGu1
cK2JzhgNQ/o+gJFmAdWzpCKCGBwaFBh5ePSka66g5JJZKFySUbYJJItp7DfuucfMQS6gzh91HzdX
vGqimAfHwyyfCemvJDSMrqzLmh7G+8ywT/s+GZ0u9p0A3C+c+YhrFsVXr/0ywpC/Hi9i0LGEqvJk
LElCcBw/8V0tTkGulKyFLGBVzJPgfxcihsOGwTNQ3ILZEStAUA2ko+Cl/UYBDX2jXaNv6PldaUuA
SSr7FGwlfYl6DsgPQswpsoWYqOEwCdeKlTNNzBWwrDRQ04O+eIIpCpJFMzM4VKNo1fBASeSH+DTf
OxFwHOMIXnTlFGjc+Wu70Oc/kzYkd4Tx1j0ZZxjsaSBH5QW6s4DZ+SZ3kVTU6SlWG/3ptgpKsxGx
jheF9NJNkon6CrrXcN7ZAYYW49NZOn+ukwYUg3FYJXykSTNxHbH4cQbg5Qoy+HFB+sECFQc4ajzI
4aRvKVBhnpl/x1HAsc7SbREyP8Y4tMTleBfzIXWtM33DDar06ONS/7/LhK8rY83SXbOvdQKOBXZY
dECAT82FxFMJMU7st+qt0r19U40F4stpEPmsOTHzeWQV+B+XKL1DXry8JRWE6L4864hIquU+TV7y
Wxa5ST+DFgNPxJOa47B2YccKhqC60Bp4wxjIkfZ879KKe+3e+R6CVg7C56lO1gug5TCtE6pYyOwX
9/Kp/vs6TmtD4uOulBAU1/syhpYvJaPavo9yaZoHEGj1x7RprAE6AMyAHEpr7PKxB3cD/yTR2k2p
Fwz0cJZGuCuDrqegpBCoHTbVWLNrKcQQAMcINB5x0f3TpwNImVJ9E8n5j6vrZAAqmPOeSUGYma0S
gIhpTzkSjjL+2uue+Z4T5T3ItajzI91qYzP5TVCo5FTly8VbMieN+MrqEcp1dt0gPKIzFsT4ITs/
hVf2pGqpTYtZD+llOgwrJCnAApMCq/XWr0TK1sQCdm3rM41E7H8pVLxorhsW7IE0db24jY5kGkr6
sG/yxNea8Al0ivGz1hKnAsxTMi3rbiSlfxKl8EI5RZ0pPSRzVHBUCmkQLZax1DxxhEM7775/yNNO
Vjf6hxlL/kcPnz/FbUEPm9viMzJJ9QWm0Mfv9HJvJGu+yNcM1hMSxhhNZL6BNOQZ1le6ioAUZ5Hu
jGREqK8VBNAMBIx09n9x21P08rNKE6h+OECkoyyy6CotpP8DcntoDUZQSkvbl7bcjPcVSffl5p7t
u49DgfEZmlTDSO73+4Fz5/+qPhbeCaAInGSqMddAFp1OYTaiIWPntTb0BPb7dFDyA/xm7+1dz161
39yR3wR9eOrD81xffcMvY/8XKgYuPgtdwf7l1hZmiVHjf63HVxVM1i4RiAWrzfgGKvkw/ACko64z
unq4hlQYDpm0DpWFS4BDGuyw+z5rBE9CAQ9e33MThfe6tXmzAKptMZkHo/6lG6QT9uXfqoXRS6X+
seYhWzvf4URqhR84jjX4fCTx6f2zG+8VE1JLMO4DNJlcKXRtGAhykXtLEjflGptt/seH0cOL+Xf+
v90gE4fG3xjzOewaP8wh91Nz0yz6GcH4FdEGE2cHI46d3cMbsSUUuqlyzd0ZzpOgC1kMec3LYVqO
Dc+Cnk8JByr+oZcTdVK+ohe/qVdfUrsI6z0Vzj7uxWyPjBOIRtq1l+TckmOlngj3ujU2PrAlKQCR
HjN+seeDCIBtvjdbvXuNu9M07Aiy4L5Uz8k9AtnSGHpgJjCfpUWKp3WgVefSyNg1iG0K88mZt3FZ
GsYhg2GZiPVPcpJu0H7ZkCoxHLaPIEMAnGB/gN7PK9fMpeKU+/S4/DNj2+5Ptz+kdE7QfiU1bKNj
bGmaP4BCQAetI1dOZ0PCDZtf3KDdO4KFs/MCEbwe6Eu0oYfLW99VFtjW9uLjv9TdXI3p/2t8nlgG
kR8/EzIpLT2toNltdHp2YPJMvNhzEM7uwNX37mwgaGV5xnrx1AEfqLzZPpfx69GyqzFW1yiBLNIB
rYNiWCpY5TkhkJeV4tlT/TpENss4CgpHPKH8Tqcng7BZ+wK3QtzePS0eT9HmeW3+cTrNx/ioTZLB
2frIXvDqLgANAYMjNiRQnNuv63O0j1zKk5Ojpiq2dekyJhSnRJsqYIn+YMZzB99/tvHDjaU7mzsv
O6snFQUntXwSJUVD8/nmeg/K+m+qTW8hyNJCxURO59l+GEOMxPdlbGSFPAdr3PURUbH3O3222wtL
taz9hh3FU7EbD2YXQynGpOeEYZ1mvv98vKb4+vy7kST+x9lWF0cAEzNoJeEWvKZmFDr0w+Pia11a
hrxta4Rj1jZhPDA2YuDaDyY7SWEQF3CZvUtCKDLeiI7AQ+DQ66y1Cp8QpAi/+gbiBJjx4wR7c6VT
NFeBOntpKGv/d7Jrp+okiLywyZHwcjQY/qwiXSWS/lGZNbWIIbCdy1B8BOUuILDM+SBaFSYfNyS3
RMV19eGHGi25V6nt4uHxiXMRLSAyJPZT8fR+9PHFjtecPWMykQc2Iw108bJZI+4z+04WV1044ZzI
8/T5efzZIo8vWIqI8lnNgJjn8j9iCV4Tw/RcXH1SYd/0p7l+noVPYw5xewBJFmt/1f/fuOAILeS5
g7bluh/2vSSTgQdBbjNjuVV2+378ubA5yUcV2nXgEQAnMiP7731y3jbSzYn+Jmw/TPIB/NkOTNqD
T43KbshiOLxex+T66X6Hw6TpVWp6jfULltJg7Al/6jpOtXLPQ+0mYGdYvVZgoCYY3aQNa0t0yO49
IUBt5IEueIv5UrV5F008oLje4rmP8kGF5d6vlnuNQxsCNDg9rr3bnWeZDDFqJEUWRGpNY2cllclV
cBILA41ANJhUBoQSvYWyt+jd0Y9rBS9er5nydsOUc81i2ubrXgXc76H3IEBXgmxge5fcf2h+7Yuq
UvyHcFpff1TiUnTNJldVqeDcB/HE6LWNhhNodfPJRj5yTpg4SjhjCvFEx1djV+IFpmDVcf5e+GAk
hh+8FgRARuObUyUdl7ZnW6VJQ069NK4DeVSi/uMk7tKqUnnNDmPnTYAMtRluXTL7BKJFDpQbSTet
wDiWWJu2V4KzFmeQZh2ZWzlcH5si/w+yhkiZZQLysIk8V69D6Q7g36QiPKIjhiKU+9r6Z47Cmgmr
v9xkDK8VH7vUz3mXdR5tckiPt79JlUMMsAQ8ManWYTiwH35Lf6E7JntQY+jq0wd9lxoSaJ6LdAUa
aeSK+8iw7L7TZ5AsUDCj2hZJCpVoNqOjxW2rlswyjVVmfuGHstYGYSM24pwmOlIeT/imDKjoF4Gi
CME7WEPuR9Hf9YXf9S/c9E8s5BpoVAI98FByH1C+T4Q0K8vehWM4cl4c9FqHm/MzBOIRLWsdjRiO
h+5a5Bre1pBtoQSL6gm9MnsZdKHXxJ9sFDI9SFKCgP8sqJrKJkz2NiLP4ohEaZYSp3YlE+YTbQx6
b/+X/fgR/znl7jwKMsudtW025mIXQEmeeHZJGeI7zG7qTzV0hX7RNVAR0h1xHO02gYip59kuSYTY
Csi8GzPIrxLDSJRiAlbFkXCYMzCHoe4+Ee6yB9LUyu+c7r8ZzpwW77E16FUA4YZDWm64se5SQRY+
xQPDC5j1BTvgHEtmDUzxV11uVLGUNGeJzkuPoGF0AlZ2Eqlc/5+xXl33Prz+21lTYqybTLuF2Nl4
i2M28pD06CFrRHT7591xG/+5M/sYMO4fktOnwVBSQfHPgZHIP4V7SUOBF35+9rsQA5RTd94gKyNg
Ip0kR9sjbyGQdAAtMDZ/0pM9evLpGVquO+WQyXzpkWdu7o/9peoBU0RtuOkPKa8xnqYpsNJqq0sR
sXc8cuQC5GsQMTSke964VTK9BevpiXckfQEgDRaFmGO8ottDVOqiGtMRGAx2w0+ez+l1oJdkoNrG
A6YkIRDxY89dW7JXh0PQau4+H1LuAHkI0MD60X2s1w5NjvszVP2cdxieLYuUTD8OTv0DoHr1FOsP
8eawNoQSpeAH/eB26OiN+pumxwuoEZ9DltVXgaj6RmlXUE4k2iKXYX6x7ktZtmOn3HqdcWfg6TMy
ADKRrnrdLFc9smcYFgjwFH+5IgNElbzTqgaVS0dFMpwyMUJG0aDVa7yewpi3FhoTvKHjQWGGziAs
lnYl+ePFj+wci2SmZ8iikteQLeyHKVaqIMmuFMkMC5ewG/M3iWtEcpiNbpODmScRT52smwwZuKW6
eemptTGmMO16resHQ9MKbW0Z/bwiT/Zcy8psYdPwum3m96E+cnzf/bqXtb0OCERk55xplUYOTMLG
ny5mCbFkoVyuT1Pv+UMEXFYaUGbqFX+gxgT2cKtV0vBqx7JOhScPiJcWsTp1PIPmhXgZpRG1cZAN
BfxQ6Q2j34IQW//qBcssMfJg+EYWi2OGxZv55Ps08JVHcq+zr0rTXh25Z9XP64nqEU86O5QuhN6X
7xYFq/cmw1gpc6TCVbNFUcQS7kQ0U451bcbjX87kvyP2VQzqcungEpGcJNsxE7Pi53W/03CImhvk
M3Dvafk+uqorx8LNqQmoxBDxu3fn+cIMKrbRw+BAX5atzCoOrH5Y1/kq2lWkoPwxCP6cJgqq6uUw
VK6EWMJjL9eFsxdiooRYLSrnmeJGxVJfs+ckC9bitX8ucZkLWCLOyYg0+WPcXRtxW1ZYV0o15GZY
h67CCn6SwPGb9he1jtvrV7xB88bIIXj+mnq+zVWEW/vTYxxgGrUyHnrrbeBEW7N4JyS/FYVl82hq
PJxif2qbtTczUvWIKrWLJEFH6AXnwXBgX7fucJ2jarNtiSBnJS/JqB2vkb/1CiyYsR4m78wABr4p
ddjNGlf8EeCmA5O4yLaK5GN7mAsXeqtGQ2tXKWT8wkEEBBX/fYU0uBDt32deDq4OfvSQ9l3eCnJh
xzDYnL140Q8WmS7ZQK5hVGUfiC8o82bvBIfPrHS1GJEUb74OTFaPsAOUEzELOVR6miMSOGTv6dR1
DHC92rK6bpJ7HoAtQ5kwwenS+NDCZfqO/WfT8K2pkta+j/gvEUJwSeRJ/GLs+WAlNBHrJh8H6zBC
2sPlfACmzc5tyV5cRR3VqdkyZpXeLXc1mWLcFBOnYxvUPlBtFVfJXoY4Sl28grfUxEyraVrOfNRJ
vCeHPu1jlLjpqeF70CaFHOSE+WEJgKN9q5651eE4OXe0VhPKWBvibqE4/NJWbbRobdSykx/VvrKg
KoKiyUgck158u3hECXGBa8UgpOSUcl1fuBjs4uLzJnJ18PSpYmZRSOvNo+2AKwI+DvR+EXfkZ+vH
edw/wnJ6fPSIA2Fs7Bd5QBa6XoZL+TU/H2r+feLBqx5GrPBFYyuwaF7O7/xSVB7WRPQuUGQnuE9Y
a2yB6w73pZz5Q19jB/l0V43gqzRutnWToCzZKIJYzklDR4w9+KpbylMfDpO+Q1S08/OjIieD7L3/
ALHq6DwB8n5hupTbmwpm69cynedErMvGaCYXM4tkKkMt7up3lBFIjbDNhVUoYDsKLC7unH1SYQEe
4IwBVCi2qgn9sAtWGi8rCNSR3tZqNovsK84NoCAPxbzwzTQjn5LBcS7lMoF87nG6qDGxKeH3ln/z
sNKWbAi+EYyG5XZ6riPitw7chHiyPDfXbQD/SSdni1EWuvzslQsE73NqL1dVDbSgPa3iUbRvFSg1
wHF7K8322ceIdeGMGFHMsp1rvciaHTGrwxVj/xX8ZcHbIJcpLsprEgkj1D/wyxjSCAtxYu3+rimp
Dg8++9vjF4T9/oPDZbGujuksZqHjxPJtDwClvaOEPFHkNsap+OzobsviWFfZFC3xoWICiR3r6PLK
JYC6+jvVKlSVE1+dTYP2TjP1Ctb0uk6Xw12LM4Mk0xL6WnIlQQv0RrCFYihF0vX1xUafFQAT1hVO
yiCxS06jyZtS/dDqjMTLWTQZflbgLdYgS014lBxmd870nW13VllUM1KpVvWgk0JjYo6mMgr3etKU
G7QX9A/Knc5f9L71fzAqxtkrID5eR1XSfv1KOFdAvLT8KzuRfnLFX/FNQRwgW9YTNQBtWZ+KvPV2
JavfbINtuoUvLoB3MwnwaUSOcCqDQFmopA+lXMz7zJhnjkmrV01Yj5DFqZ2BMubp04uxjdx74luW
LVU316pnLvdzcbqCq4bwUdzLhPtErqvmQH8YdzlGrz76Mj3vhnPWbyD2E/x7KqE1Z7MTIK4qeZ2/
MUeoZqq+LtsPyicrsBqY94FlcQcDhmvDwKKGkCmtcmgSNjVyOzSQQGTWAyC9Af7QQfMZXP38VEmr
aM1n6rbOGAhjD1o1VKR5EYjJZUr0sMnwSM0+N7sTEZdt7+eWOCpwuV2IkMg2o9NtDdmiCrAoDgm8
XCaIMYrG4z4/pICOPOsDGtAw6I13nB2ZKSr2PRvrPLM9qO0Yjend8dmDPZXVpvs6zM7tyxbv8ual
r1jTjUV7BX3s9RzVoMJWv/foK1gMO4sk9aLc3tMqZtFKjVTYTrXlYCud0bPnNvKxE6N2Ty1ysQEI
6B7xvJ0ehRl3dnK7cuwSjgZWF7jSWCR7rCDMHwAUEgrKgMLgjfhVxi33PZcwcll2nh4rNudqfTTw
wNel2W3g6eRJh/Zf1xF0DFJfQ/UmbsMrtfxtXtYUX4PX24OiWxk9acnHn+tORAm39hqgDz6OX1BH
2ojxC/vOWGfGkooxhkwx+Ms/ssRQ7m+8oqRTSuzYfMJSTgAr8JBcu68fkOTDPMEaoPPIVZv5MEnI
Otct73wW7FtCEgh9KAHnZJx0iKZ35svruLJYprBdAIMn3rxAWhKMg2jVSJrinPkKem4usihNh/D1
bP0FXt2LVOHQsDc84AwfgPv8ynK2oQRJi4icYxbj/EkHwBcJdjZSUbAJF20M5rUMd3lshlkisSmW
XoTpQ+4S06eCvK812nN6SA+LlRHt3QDE9UCG4z5e1E7JlGcs22p/SFUnbgVTORLgw3ECB4ejZjXQ
jr0wSVugiT2YVbZe7/9waS8sP7mCmHUo4E0sIrKRoUsw+EF9XsWawEVToPaYZHH2nzvMqvdBFNPU
yRXhWYs4vqfBVHFN5y9Ihyi6tlJ/wQO/CxGBmBcXFpB4J2a/8lAUVEkhMF3SmezCodlEYKDrTRpU
isO514cENbiMvAfBeiu9rD9+3A/K/Pb6aVbvjBvgBalnVScMYS+cYSESXPGBU4Xzr2PZlboWwXYi
hnaEiJQJaFA94RoNH3dJ5Jxd17L2cRwM14hZjEIJrZHtKxijxiUCeaEmUmPZEHCk9tcqXCwIS/uq
TBAOhF37JI6fWFPENE6OFCse2IN4zGCIdKaa26T6Z6UY6ryn7l7LMBXGhs114PefhhsamklBcwQU
+2SSE6p5JJj57bXNeQ9WxcQJrsxIBraIZwO8dXzS2B3phHDVkuODKWqYIPs1Yx29BS5l/WxdxwCq
sE7SVSerG/N42w/cUVKJfhciMi6mUhqCwGQIbusqzqksNxbIsLJJzIlwfKjKoAW6qq0+UV3gw2TD
jxVdsXgnZKk97ST/DQEcO9B2qilBKdU0cRS+OAsqNBb3zxESw2hPfV0hYFiFeFoWVDy+ABTABAmo
guWIs9azaBbog1t62cyh65NTcd0qChkYD7xrFlNv9AQOfOi4qOHxjWI8AW3J9Zv4B6LXxNnaDLRC
QAkXY0gfw4D/hEzneH8ZNNOYcKJofpjD7M/+z3GLPI7gVF1Adw4uWJ4xcxxTTL1ClXvl6Rys0IWO
kB0fuVywRYqqVnYnbsH2JnSHDJWk3arLrNhUCPoiTjFFqoUgobn2cGl4TyYEP+nQ+Y8Br04oKEUV
eliajU6qVXNb3M8yvDpMLg15VawnX7DOGmMvffPNDgADXqE1+8QHVW5c0z64ysdoqHrjYSEx4wUj
i3EMTbdRIWlGW++JutNjPAc/qEFaDC8sug8STV/eW9bmgAODEzRc8gL8Ebc2d9tQW6+R1F4nmYHR
AELFPBZhWLIuomt+3wRGYNqAEEfGSbYKJQ7Eo4Nr/DrKB+ABcyLiGC5USg2T1xe2B0uaAdfW2uzd
vCC0qj0TTmCaUQaRvKfVC94KcHUu4BvMzwaRGACBw2HFvQuWhg7l9FPufDZgJjiYILlGh+stnZG1
+QKlnuh64IUqy9YSnKaNHIGD95KR43QnYlBXL41Tg3xgWRis6bMrzCvEnVJ8nAm+awiEplBFDlhr
Cw4CIQSFjL027FJSeVN+F36AdVO5HSSM71FVMoYH0XpmTbkuD/vJmXE4q5TEZmJkXlQoDpD75Ri5
pxPCPWptF6sefPjEI0NT+22JnLpHBS+/4o3Az1H327YIk61mDhgkfruY/aEPQegwW0uqUMI4Ciuv
I53kvg4L3f/A1I9U21+/rJYOPEIOPdLLX/q9nodCYV9Kv264qC7BkKEY0LeN2nhPPwpYZEqspOGg
vqpBwMVidMSBr/Zm82WLzc8VYagpGlYCqycCdJ0P2omGWfc85BgLdd6IW7JufVOFj43OeeLcgJn3
Jm+uySHy0Qb2eQwKNxqzZv5+ixufmwq9EYp+ONEhg0Xj1NQr4iGBNT517f/QyDPpjK3tWZo6sSyQ
T3Lyjfb5/r7UdcrhM0D+my+lkVkL3UlIoNA5vXNeIluE3uPxipbEcbHBS6CKMO5HMPfwrvDOsj0f
UPNkLIuzVmMGap/Vcw9iMiweNPE48eLOOs48lHrs0bnmrCV32nFe6df3LGK1OFsn8IUfTJIy30ai
iWTQqJ3yvldUKWwN7+ZzrWJ8wWIqz2V3jB0qSRMgNJfjt+JoxHnp2m7As4SOJ8JChou88VF2p2WB
30537of50UzfQoGuJLA9xi7ejgY02YNeW8E2JfdJ7/6NcEroPIclQ6HwFsoLPUD/NfOhpCIcgzd+
9GsGi9e1Csa4Ap+a/iZuPMk0/Pqj2k96DCGWot3usidWYiJgie49DYnumfCdr7erv2IIGxpqxFiL
jhWpzdBHBhaKIJLgXLXBn3TO0WeTzDclx8ASqr3YyN+l5ba9VkYuLz5cenluzPkfN1FNg7D+K7JI
tkYJTPhLCIi0ilwazOvcjpRwyJ01QDcojyFsKBNPny264o7uG1O+bE8bawZ91oQvGhAhRUtiFICQ
g3ejiuCSW3CELxHAt6VUoGmdeuQvzmXc6XJq8/JLYU512gIBvDt/TABFPuw2XtmMWeBSRyIj3gIH
ju4OPpFG6gDZkMSkaP/RdmfpdtZrjRGjTPGmSEXKE6WyRdaDQNH7O5OGy2ovRKeKZqmU06Q+Af5L
R1K2uf5Tp7G5iMDKY+WimF2FpR1LtXhAeswgA6meE2RWL1GWwspNiDMIt/iXh1XutKtJityj8/GE
FwZXDSugk29L0e+m4zOELAZStLfJSGu9661emNGvbyI1fyX5YEZ2VOaVZCJ0IrVLGacQdsfJ0MLX
ALlzd0dfGnhO3U5rJETDwXoGCNfQIGClmdmq2gD/8yNclZIr9w8xVFjtGForL4acHP6a8Fb1ET60
N/ouWsbRnAhByDviYMEKHD5fOynqDDKlKWCbQNt/iPcvMx3fZ2438ihWJfN+m9iOcvRreMOotTI2
thJ+ESaan9mqJOgzpWO98fHnkbbxaoR84xWL7WwxtDsYtC5WK8yD1ZKmARYNJXV+EzP03LqlAlwG
bCUwfgPoEDrlagWF2eJcM8kHx8B3zxoX75dQA7HtGrO+2YRLxIz3W38l34rZqzTlboEShgk3bXqJ
rbxflxrKvtVLED4yNpHxwjUZyc2re9ejx+JBlYEUPXvanVjFOWiNvH6FsOjE15qU5VIMlv29Xy7d
TRe7yZjvMsDhz1AIf/xftLPF/8WZRqkfQetaloR720S1D6BPwUkpJCOI4X4wLdGn3HLworUlo4m2
6xa0Jp94N2aXVvXeVBLpMgbrK+SgQ0P9w2DGdR3K4HzL2eaxrGvAoq8yPi2F/rKfqeB0Ux1L+BaC
eo+RjuUuWXtHYDolO6/4JQANqZbhvgFoVx/ZmC2h7ataeeZbwZuy/a1wno6gA7ogRmO0gZ/BebbV
tw8xYRawaBuCqVoYme6176zedE/8fPNbvmjFz35bsyYpeKprn01OGoPn7xlGiIqa2dBI+u+uIPBP
0UoRkMwRFZ17UDLePHyb+pcmGj37ck+HnzTWNFF3LPz8iZsfOGJSkKT9sQNOL6uS0vj51P4xogZM
f29MIL96Wn+brejHgjHridUKJndIM5omWyC2a4CuCEHlxouUgtFiQWHjd9Xd2eUAd2uc9h9ruuyR
U3NpwX5co83E9ATPz2LncwKU0bkTQznwGnxLm1WLVKU/x8M6vYJsfJGBzZHkaXpHU3DoPzuWRfGy
OnOBWh34dDrroat+C6r4n/TiEXf9Kxa6mZbdYw/8EvRQu/0+1PIUGz6k5WfFoxKLJ49qstqZzRos
EWPUkgDuCXuhcqUbCj9T17bo6aNZDFLCnFcZV5mySbueVkPpurmblC4e/6n9vj7Xu+j7hkwtxyf/
oRBbr/gUQl8OyUU5oTEByoth3a31UZu+Cn1bBT0619fBmAaomHw0t8rZleBmgyhl/E7YHHhEp03q
T9GADpFB8DWzOKdnYwIeAGiiO8DK16hHxZm+rqojIvq3PD0XB9r6n2reJlmA3nn7yFzP4lKyya0V
QN7Y0YVleC1AkKNfD0zhBwTwRhCVcrvBfJL/e3CzO6H28OvqhakdQWLlJXRAdisnYys0cH+TfGM0
9chN90fcXOSxk3aGPdFZ8GQ9NKs+VUDLsxAcFMKlleyy/Nsf1GOU8emSTIOAimSSF0En8W1AjORi
dEoEfzInJVaSvkDamFhzucD9+icr1hMFHWbY8usHd5YoQ3GoacNCq9U8u/DaofnIT3teTyrYBylp
c0R2hOoy8GeFQaTkq/mYEsJ/9QfUSpKXHw8/QbZ8EISvbX7RL54hvf+TT4IGb5xT9qTYIASsaG05
TPRz1om3eQTxiXRuGCwkGYwf9Q3jaSDy27zLwxZ60+7QR5/A0+nS+K+PgrCbrmei0BybWGhrFNyw
U8VoQxCcK+3AFgZpc/Gl89M2zfHpUwQDbh3IiaGLvbBCxFDSlZVG/5jEa5BPfvsA4ITA3zM2BEXo
YEVUucZojcJAOXbVlvOO+8lPyKca693S6IgSbnQGM4V6ppNPraLpszEzxbV0R9LdQ6eu3UOhrNiv
D0J85CCQJLBWaVmXiZUldmreicn0Um/8cqptjBOec42yKHgUAj103oa/q5TfVQI+y7yI7YxJFboy
U5fzPAUlG4HJW5eW2bp9i4e4hXODdQetW3FzDrTxc3UjTJ45kACQ7VxzsjaAIWZ41TE8/IgcYJ0t
TwCjXR4GcloBxmPGKhfIhvhgH8r0OHctU+5VVT2kjKAbfk+0bcdNvrez3wPseFmvCjSJ+Y/TVZVl
qxON6ABnXIbQpMn2INBB1pdIYZ9PR+SK2WNEV6YkJoVX5y1wlWk8PvNseh9lFo+1xCT5t/de/QUq
P+ah8JKbYQvTvsHA3bij2q4h8sc1xHP849zGAn+u7bd63hW4YFJmvIKOb5K88GB5cbZyVwg4PuHd
444kCX48k2ERr0PU4P/pqeV+U9FP4sOd6Hf9MspjxMYkAOsJhT1BGUegyPhsUgdRMQjRXgYkh9FW
Nno5fziy7ggEjChpbJZydUbOoKGhV0pFfFTCQ1lVKd9O6askUiITvEgef3I2SWMK2bNEm6Hy0W1A
TYtnkejUEGAlCWiTWeufgZfCdWNEKBEznN4os4lDLoBN7plv5OI3eEot0NDce4DEAhWVeFSfSuKw
jiDB9H/x1cKfjVrG12gL6btNKdWgvJjLXuuzD2RQtHnwAY78YwJEb7zSWH8Frx32q10bPu/zUwgx
DppElfynEVavyUnyLkPtLVQbTdhnUE5zEKbuRPryLo25BBwwlaww7dtyhhsF1zuajoQ0iti/6UPS
IAns8qTTlDxVBO15/lctwvDznuYGsIXsL9cZkegIwKFVmmFQX0MFs9e/hMhysthIZeAyR9a9jjla
hwfwkysVKtG19NScX5jCWOmptDPE9rLvJYhYx8unJO/QHgoINId/J3IMkaf/Vf+ykALK5i6P8NOy
5/Le2ZqMxuHdZnSJiKl24Vavl/dx3ciMQuSCoTlhpnK/hAV6h68FYzUFupSiGTjaVZ3vFLY9kWW6
GkP2mnKZ+vOWpnctaiRDDMKQoeXXqLoaBBhJ0q6OoOvvsvi/54A+QitjBYNPUT6slARS6KAFoPVI
uTKyJDprXlWxLxu1ArkTpw8V6JFryL5J+DMq+vd6jIw4bQW8iOXRy3IA2/+IywnWQusMSJUE4KUV
EJ4cZk5bKzK9RSBljvui233cc+crSNLPgKtsjfRFtn+ja/326oEWMBlOYPxPk2+HXx7ikciA4I/m
U0dZrEk+ogFc+Mn2s7SkDI0t+FTTDIf/SaiLr6sKG7XheZ1J+PO4V7NXqr+VnoUjqCZs9vSezisd
fstcb8pCTAg0un6F2juKcuvGIs3SPSuCJuAofG3QIeNUxTjUffeEYGV9rHqdoUPLMmys7sv8zRPb
u+28nU6TINDA9xmon+wRQ7c9D+hSCuyNXmJ6TF6+pRo/5BkDUk7x+6FzKlXcPHh1Pe06ZLFwlwMq
IoSr8JDwyZN9C+cJidlNAEfR+U/+eCj+amYeWDBMKNBeRcPrgDbXHthRrthIx/8lC+6BdumZ5LN+
hERHWQn52/SwXBOx+gCb9mrJspT83WtUY0pbCNbZUqw/y+HETAaZ9L1A6J9Iq48s30v2PsEWixUD
Rzf50tyk6G/yptOqEeCWYwKuL8n7dkcTJuMscqTwGBGT3bsH8CK9T5AkzviXNIzI3XwavLmWPCdK
Hs1fPDjIIDhuhhA9oVA9PWs4SpFpamdROHC+6mKqGQLsZ4GvVYd+x5iW7KVRH/2WXe7wdtFxWaBc
YdlnkIF7SmQ/CeISOKw3IDq32QTtgTGnHUZ1DfmEZw4iNYSO7Jb231e5Min+uRWyOfNx2r4aJFgP
D2Hf2O0TI+mEA5dZxSeIcywqqqaUFJK0KSsgD/323xNW/Bql8V3qoJo7bT9nEPrcYhjrfmvlCmjQ
FU3gBkvnoDsXc/pzfTd9omhhAxdhjrdyS3a/p6uJSJtf2Ej4AvlzvpQr5tTvyV1H+vAqShj3HdCt
7juR4Lkscmd+luf5hysrgkM3Fkvt9qNUBaoNHK6aqvhqSFoi4i7wKL6qdzamWo3xXafCwwaD2kTH
c6/ucAccMeEkGywa1LrI9bRooCmlBjcXsUPDKGkmXqCr5KZGZ7W62vIiIDhrZo4K6GZhYG+Y+PNJ
lp0SUvc4iPg9ai/KcLQmm3I0Uh5hly6QdWdDJ5y63Sv86tNbkkqe6xFzhspqXXvXwtHhXJVoB6aW
Pz8aUPOrCHRLjsgYTMaeLSTjFAd3Tc5FjWsd+3D/WC1YLTaWZtRvbh2g+uNmUOwwlAcNviwdPMzp
43UO7+r99J9UsYZOrzBq2MEqb+FRl+fjOljpnMOvNGtxFyeUi79SPD9ImSQGmAxSdwkrlMKq9kFu
qT8PWRwcORVbCwVxLJZ0S+wtoXpiYhvhR4722tQrmilXhuwYWCWg1ojmggODRJjMIu1ZSBFZCweq
xelx63AxuThePzTo1m9vuiDu3538aYW2fOEUMmhQlA584m2k4Rq81ZCWUmVdSZoGNqaoZ/PXnJz/
Q+108tkrI34FlEcDQHtvrn4cYRkvXPSP7YgVFfjxTr+XGVQTOnzegjTOCmCW9QdtTsCCE/2k48ww
3Zux9VqhwY12ZFFVyKbw1XHd94fUPX7hpp/4d5mblbmCCKk+kHxbNVktcB7meU2ERhInTRxLySu8
dBG33ZYShlqXXLfRNe9GVZT0DeW9DUmkqcE4MP54QLkuD4fLsgxyHGX199Hsv6zvCi+hzhrAi97l
NmfRwSvRberUmDpZca9aOKTJx5yi7D4WjjfTFtRM8HOaReFzrwfj9DWz3WJiea+qw8HiCMawhckV
vuhx5Aj2kVOHPUbHDVq3933ilHtGKDfcp6GZ7yraDuxYeIsPSH+MivFHeHnauoiNLxTA/GfEH7Gx
Oc8oqlY0piWMm4A9wCFdIFYpcyqrNnVcs6S/UD+X1GvkTxZp0FcxNtsjHyQtmcBSkejWWkLJhnxM
bSbDRJDkO1hCe2hPnUaSmfp+55UsxV6x8VD+obph+MNK9vt5tMwpJCd5aFXHe78FTfZV7fa0P/SN
1qkqipdNjhQ3xBj6jxDbKR+3xxMuTDAlaj7TWTChjfMvnEQSfUriRGk1SY+oDivXGoF0rQ6xYa+R
uaT8z1cmUTOzm4XCNr2/zTFCHwtXQ2UHEi6WtAUDXlr0pdFAEPKvMSt3qd2OmgYtNkUPnnSb7PNz
LBeiLScHE2slnS7h83jjtO6IKC7qmnVoasBdpmdKWk9GQVqVEbopJvRJpSF3IOyZWjMiCXsA4ynz
87rYxP6pV9eW1j14oZJA4sty0UJPWEs8LRqy0YzZLgnf43v3bCQk0x6+VO/LI6ziW2f1gJYboqUo
UKV4CcfLDo7Pzf/4eRqn02m4geCmo7eSkrCNCblV1czh4GNLcs8cEFemi+5tgbD/N6Azmk9pxosw
Gl9j3dUE2DvmPuUbsjHHLcAgCnPK5/XMjS5ESlRMm/zzxr1yEsbh5j4CTfesICe12dASAN5/tskJ
9erzdPSlFEMf8wokJj//YDnpWOCPXu9ihElWP10gqhRa3AnsSeMLNGs6gJt6r0xZDfpNha2DkYeE
AtcZkabrGXmH6Dlm7feIsBu/YPIs8jJihJU+fueNq8onxZ+PkURbqH+lRX+Jr97lHHUTAxraA2/3
eLxVc62xPtvw0yKCszdXNyDkFbHZ4K3dsMEsiGuT6DoAsbd31LshnMr9rGVE8Fa14G9Ry1Yx/yYG
Fqa6ZkgAApsN40EHcFXbFxgZeTcq/gBWm64iBUc3p4Txu9xidioYPgobRT/h7A8YqRyGskCV2Gpc
BkUQJo8J8y5dGsodQrBqdv1hUSQ3VsaqKxLtNfUCM7Uj5qDa+F8SkYQtUVY7gD8bjggHTMpB0sUB
EOv5v1reRlsbxJJH/CH9M8E1VnHIiBsruKxGbxSSx61EUzmnYea5mEKvLobadxxTzhKOM9DPRV5o
ilQ3QM9cPTWjpJy/kMYM8Sv3py27kTvbAXFvTssuvXo46ul0yzTMka96n5M2anTquEMjMC641cev
f6FujyfaJAAS9ydoEHdh1yc2Nq1zY3DnoICC4eYFb+9FE2i1piPCqg22fPdENYIWQcBpUqjjupKO
dm9cCCT3mVV/aNst74KKIMWuLaX8mjOky3O1rjXh4BalHGvTlgvh+qj7NkMWZ85tR6AEFIpoHEti
iI7EoerowEkBhqTLtR6oq5qHfRVMf3wSktmuE81yXbdO6KegNwm7tZ8leAHp4lPmYR8ZLgBUxR+9
yjlo4pWHIl3O5ZlrpVYoaEGinIVz3RPTuK3rZS1zB/lc7C8CO1n6Z2Dce7MW2rQCj89j0XZcrvsH
O0gGQ9fTcKc8hoRb1AuTsV8WJTGZlkHh7191rwYa5Cih8e1mzi2WZyfOolVUQD8JmOlEx8fM099M
s6zA+OGtAKS96vxpRd7T6aCkjKprSptnxZTNzSs25EY31/JM1UyIVC80jnj2iBAFEUoGsNueY5lt
ZQh7KRAJ8gkK+9lWTLI7zNpsmg96tkUEb87oknXT+50qynzacbtWn34Jr/Sek2BLmollZ/s8mcYv
zAM4HvegmEWnAWlem7cTqYDFV8Vi4Ezm9OajjGE+lnd4kmVBX6shoYKtF1LLNazxYRvsJjREZTSm
DJ7geaDB8GiIqMS1+7UHpBGGytZipYrjP3MKq/s0YR+J8qqGJLXRvwir4VhcYNfDiQYVoL/yRCyQ
i2xBT4JViyxgT0kV6JMBdx1heHmJIMQyOKoFsL4LBpLXksHInhUwdZx6pT8gJqgb8Z6eTJDLURnY
tw9008vPdYIGsQ1NxQ7e+xZ289lv/3dmOb2k9iffYBvhvQLeH8I6TE/5RiawSyHM7x0tCG5oXQBM
Zi2+xwZIvLs5YOs8OX5lu5ptFGLOU9eP1bSwRtLHRlYWPaUT3JqHSqpcTp/VkgVE2sUTzQLhdmia
BYNrWEPkhB89iwuWLk45tCwSaSkqpcRfyku3jjRXwvmnCULWavR6OsgXY53CfTv7ErU0Qh8ROu/5
nwNOMPN62W5zI9MLApq6v1rm3i7T0S2K/D55pLWgX1Iu2Sk9IczWEp+4c2tYoANyit6Z4/WHg3Ae
FZLmQmVvHuDfpbMIVwrjRTM9MetJiX+xtodT+3t3sQYXF3Klg9BFfKDJZesrCZ6DOOBF1z1jEn+E
gvU/Uy7oznjthM4z2IrOsrkz/8NjgIypgous4p70+LScHRN8PaZ41IvZjtQPsDpNDWn3ORgM01CC
PAfXUED/WUd0Yylpet9IgsTQJsQOwO5I73a3lcaMOTN4k6R+ZW/RJ/YZVVrX+1foFzxSvpL4Ies3
yAZFLq9NLGMk7hVvunK8ry+ulepilpowsxVD1SIz8OhG+EhWppoStgxXOdIMbtAwe39LnlWYSoxv
kvI6Ku2NFZSq0JRM6uDG2pvKht3NyxtuPCnBVgIOultiJcNnCBVg7oQAj/JXn4EEMOedaHnd5nB7
SVOfllNf/ORUIpqUtgwgpIlLK32ht3r3W2VofvUdury8cRMY/3qdT2WSlejSW83Msa9Q0qQ0gAi7
L21So90sXAWNTh8ocXajbYa4uK7Al25mo0gRZSu1E0M9yXdlzBad6SF69Bho7UH6VBuLUpm5nNPH
8CVX4rpcU+7wkycclThtwUCoF14OqCRGYDwVGfkPPsBo8JaxDFi+7luSE1zAbHKisIwcAry5khwI
/oUWPf/odkkKOeKkEFS9IMkF2Y2pEb9A73eiALYWheEWUVPYWbnl7ctnoLulSGJeqRRA3CmcQqy9
khM/Hy9CWBXtqp1t1FfrC6xCoJ7CIIjMiucQ4JUiYeCY5g4m9/aG5BBTjJCH25En5Jb/bLp0w1Bd
AfHhR1PftB4m3HP0owbRr8tDRFb32g++LA8alCzEWn4skDCXBgp/u1AS/FlYidylBq978SHfTyQ2
UG0EJRhqw6aH2UidbVj7j/CMWrEjRLb32w4riZK5EjJWU0OhjaUOcxksyyE1alh7BBZ76JiGBNcz
6ahJZL9ThwdDAQ0RmF/NSTkYc2azEoNC6lngTHFPxLdS8TMxeBGA214rMsbZNL52XCe4x+TpCVBr
3fn0GBsNSvEWrD8nBcuSQPrU4JODPg49FSpiiOL0SQsUtRtWAfH0wDUTlMKKcmBYJM1rsJysHSr9
MdMndbmo+DIgopG7hzd6CvmrCnVoKoXfM2+w0eUAHy4xxQBpx2xZHak4hcZIvfE46Ytxq1kAoRMq
ohQRooVXwhyFepkAh/Cjgfr3x1LKgzxtrihQw3ia6IL9n7GVbkl/V6jIzFl4yPXPAFWDX2H2uY2g
3w6LgQvl8oJTOyTRRvaDbX7sneViJ4V1QUKVD32Y13+4hSuZ0WrbnbbLaFGPnuSv2UvXIsaToI5g
8lUYnUJN3QxDKSwR8dIywVeiA7ssGNCHgoaX5rhsIq6C1wkbEzpGsxigbWEJ5IeuMMEG3kHCdzzd
72YgrF5sGUheoXEJJx/8famDo2gYptu3cADmG6J+ThKdKcbfmZASMsBZQ0+9NIBveS15RlKDs0vK
Y72JSR8IfWmvaHrmm0ohqt8+M8GlFJK8VtS/4nUFYkYbeSFBdtXConj+6x8ZK24c/KQdYR0yVX52
JdTm5VcPjyvfQGImns2pJAx6EWw1L7nfsy9B+kZ9xe60uaJQa9uvmipgJs7gnTnmZ+sgfCs0jtZ5
uYVcX6809mpWrqSfJakmMaOLHXMroCqhBGWsymw/GHzL0JiqllVJ/ULhkY4SfdlFv7dqsmLSFuRf
suSUe1a3zujhj+48u8PsCQ8RleJ9N2jU/yhLdiDwtwWpeR/FbDk2lYu9KfCXsgYf3iuc+ryU5mPq
Pq6Xw1NnvANBWf8LVwfAN9ptLjSWfcAxSRNixCj8IkfllEv2YMPc/JRA2xempTr1mMETmgmUgCRa
Xb2430GZGwF2f+e4nZ5a2Fi/hFGrgEMkK8zra6uTvNvJINZoZ1yrq/gv4CPOTNTidZWUnCWzV6VL
a1O7I1dDuTGZgA/MZQVXA7iMkKGwMz2nhN3e+JZG4j4T79WtJl13ao9GGKA9hiNRS2qfjTYHiRmU
wHYWshLxzBYXcpkuSUy5e+FqZjd2+/6yVMw+pl0dLFmn22RZK6BcLwOvBAvD74O5wY2AGUdH1z7i
oPdevpS3aq1/G3mmd7B6EJLuDBJ1BOlnU7PEmcWAhRTwRDrC90R/uXicDprJ4KUagHh9uP36+Qud
FdAqhwTA7TAPBt6MI4J3hrM0UIxDW8F9JPwgxeD0UB7Uqx5bjULd+Fd5Lig5KCMQH6zS+F6yjNNW
ORq18I4zsUlyeNm5gZ4qFaG/pwpYFeSauZaPcwt2yQEtYJytXE0sc3W2htbNCV409l83r5fSTvl9
qwN0molHjiaObFUL84s8lASAko3YsmteXbvEgtSaPTugSYKKhdSsVjg0ej43yH3VQG+Qi/Xs77o6
3O/BTHnegJyzZEqu8q6RZsiKGWqEBevGhfLTbEcI1YmBBblVZXyapS6DLRZeakjtwW783vnYiFCP
XpQAwLEzzhp84Y7t8EfH5ebsSt3F4mZQCW1K5+SeVvWMzV25dcZv4NHBqbHFWfPtUYl8GgEVpsfI
UhU3vplJ7bcZJxqaW1Ly0esLEk87UBPTt5MyQBGGwcxJL+vf37RiHL4EEjdiE9vCG0F62TFq5DGy
mMlGFRX+N88kYkIm4RV/7tmY4UN++ne4yEYe39BzxQfQtZxySvA1j3O1mXg7GCQ5ooOKLgYgy+XY
LDw6y2nMolZXhWSGn8FTc8v8SRHOAy00XN4iiarmWQE2TNNNUfIVwTuwMxgU5N6udXFIBr3DSYMV
ccKSHOu+j2sIEw79aBUgPBr4hk6Wdu64MEbYsCUe0owFiTILTQ+4nZJ0Sgz1cciLaeuXjWdiJBcb
9A4d7WoKQ1bxZbT9n6kss2+K6BQuHo1VZvzZB4x2cAiM6oZz4kIN4PeVFQrVH19nfPJibDC6QrmT
APDV4rhkRsC2I+SvvcpBpjsV1HKlk/Yzfz0FZPzEpLVJeHRXlML2qZJpVPLktLco5KlU9oRoUvOI
58IN3sg0sD+bql57TwwCeubUAK6Oja2a0b+u/dpLzDh4Nggahl+o8OY+FLjVmdFrwrb5bexjv+Fr
Q+042/8+CLQEKGWH67eU3vt3/Siy4cyERG4zqz1U/x1oCoC8DQH4pDA6kSZmixzMw+W8KSUXPw57
EpRygV22bnx6wZGWT26z4PRq5Hx8rDpgWD4yNLvj2rMpTVPRctZ5pvLWPlboNx1IX2AIFnzSyLFw
OEvm8Sem9k/A4R7XdrczcjSi+8KlHrDta3s8k8yMM5ZifNnrjoTBMnn2r9YWytvxKiXjGxLH2WjQ
g/RpHzgP9lioBQhcISJfsxChbmjejoW3DO4sU5cOVJuPHTgXgwvNfeFipj+hLPniZL9F21GnRryp
TEMA+lLoZ75G7DXJ0lJdxbjAkN/SfucSSLHe3SufKxIIUiu5QPtVHtQ0MFNYw1wcyti5UTU7BuDP
Heuddp6+K0ldD25657vkBvAM+44sIDsBtueA+hYRo1JPu+GsXj309aeKNIX4yOfT1x3AiVVQuSIw
DKQdOtaGmr7pLvM5gxwkLBPumxT5Ntz6dTBmqmQ5czlxVt/AQrv01Pl1DOSMrUILygWeOSI+3dJA
aSRbBBndWHn8Bcfs9CfRVX9/+rS2AVM7BMTwD1F+oY2XDnTjj1+wXzjvEnG7fIreutGuric30E/P
Ek/fuIxCEIpqnbCCNfglkD4gCaILt1Bwx53XQyxBrLPyzJimq+l8J0gLeTs+wG9HdMZH2JnsZW+z
ustWSdWvWeky6m6AlUfnEhaKC3SWijIUkDaRt6NUrk/S9/3ocoMUL6VBzB3fphglQADUp/GWPTYl
Yv5H6D5f1lGpcsCxmRy1P0AF7KPn8rmGGwvF5Yqr62OULWgtcq9SIoxAp1xJkBryKdoJKORnd5O3
P04N3FhiRoQahyC7YsSU7aNxhtbUIObrarOKnowDDqPGOhnbItGGhDftHnnmMj7P1ojKsWWBs+uG
g2XqClb3dXNpLNfnNyzW52lRPPNtJy/JsfEHD6R8ytqQeq9eBGIG7M0e6mHm7yOli/PZoWjoqWLs
N8PwnX8LR0hEsyNpugXRNH7i1clc3EEt5zE+Othjma0bnU1OwrE6NumecmdZ8I/HwDVHUXLmSkry
r0vZAQNnvwUuEYzXEnoo4Yny0TPcHuBjFnnDi9rIjrnShsbHUAV0zq/rFr5+zI7W934w4shcpOmJ
iLtXd7UcUX82mGvkyfkcMYzwH4lCr99r8fwlwiPBXRItaVZZh7ccM11UK0EfygTA4s0q5E+Objvx
rDViTmaomVLRBY75U7tNz7S68m6U1snfyF9MWkvZNJHW/U5WxY6+DaZJzbDUlsKUpM6rteuJhQ04
Rf2PthYhqAISK4oCGtg7JhOY8qfm9CtB82gGU2d0fn9Xnsg0BByazCJANkqG5dAcTNuzs8XiA5p3
F2yxrx2rPwTyrM/DK2GYHcTOfJ66PCe+erkC4/vmIOr/8NKPWZCdFbUHGviOSKGDZOoa3LBXXfGu
6899v3XGexHZEiIbczBvp8eKOdHVynyjuy7asQUNVFLVHJ5X9D7moCOry2psgAJUm+FD/mJFelTG
lY3MgPl5lXAQHGq+oBqG//Hd+P1MIByfR/0KIF1MvJ6TnKnlvF6Siru3k2s5XeABsPf48VHbw7sV
MVW8RoapRgghOuhx/CZFNfJFqs/GFCH3ArjSw/Uay2jY000LehdzfIk63vOn1jhoa2Hpb1kqfJ0+
BtF6So9AbSBOLbAbZDZHlY2pbZ3HuLPzqD9Lvgv6sy3hkrqysq7S+tI2C/wjZnzAnZYwNPtZ8tdA
GBPOCQh852ABH4i95yV36aKOD/La+tCXyXWeSIyJa5rqt5iiMb5VxuqebM0Ke2g4Q/0NEi5iqCz2
GBfoGSb3KWzwvkGbhTGXA7jknICfK53LUlgEAi80K66DFRsekJXJHnUjRLNBihcTJPTx+8pWuift
TUd6fyN8/P90PZkYAGlf2trbXIOLweJ6agVi9nMh5WmsX0PW/TtCMWwUtK0rLOS4KSqluwM9beG9
2swLg6CTw4CKkGmWkkDjjK7z6nw2PZxcFztkmF8bRLZ3TOIzFaTi74JHqjgbEdhZFCK/ZAnf1UDg
TIZYecs428rszlLG7B7UcxhSJrYDkMc0J1C3l33TY07ISn/G9sIk6512fdGBYDzL9uM4ezX0JSK2
wBhhdtdDttILRfqcm6Hyz/e/0xhRVHC5ejBtU1pzbBzzLZdGMoeDGV9QdPV+4dMouJDOyDByV9V4
uF2Ydz5e+XPExwEbcuPyGMZYziKiTpmd45HOUyb7XfbjXEMR94cSH1FTq5MILH+kpCoIAjGwlAEt
qiIilL2KynACfJv5CodEYdoslGhmlZP81fLWxM5LVBWlUR0Ufbfmbc0hslxuTeNJgkZ1Y5+dGTK3
I4t7w7Lhmaa1pSYOTlRqPDy9T46yR2lgHvXBqyrd5mw1gwifK7sqdos9d2EOGnt2VZFAW7W1pDj2
+Fl0z1PP/hmVnGx7pvzCLlcTMC1/n+aRQ26X5SmyqW38fbdicfhMOPfQFKMW/qLjFHJK88yoxAQ7
z3If3cezzfsluAPQLXqvkDlO6qfhpK5NY1f+i484bL+Oh2aa1+Mc+XASVC9Nx/wRAOmDH+hFGC8y
oOYoDDCiFuv4J5SRJWR/fanXKsgJvNIcWYrpieXpOUx3DdDjvpA7L+w0Br6WBiOlcpI/3PW8LzXQ
x3BGIFJIjmwGiE75FbUH771AUGTt4ca2znVq+yWxcdQuPIgX/FhilrZjWGIqDNHsEydE4KRnFPry
Oae/zuU6pRWxOLUzQM4lODpsK4oYaf84MfdHjbQnCWp4yiSVBdRosuut5G5MntTXLh/U3F1EhLCb
V/n6UM6Fk76tZVX+K6McbsuHzYaTwQWQwHh7ZPXhr6B8zA84q4pbQxNsaafhogGhzZdOazoJ/O1+
ajGksDENW2NsN+YIEgcztjcplsidSLWe03kJfeVhSiMIohR0WaDKC38eYzhSAI2xln8NBCtOGaSh
s2C54u9+WiCdtvhiKjd/3aHHCSN2xyroFjKv9Uw1gIi6G5/9K0LKqlgDOzOxZ1Qy5oqqpuTjvAI9
OWPHa845OEFe8E1lshn4HsZAGe4bpqDv6TJTQXVdkA/os1FQmEFL+lypyjKEO+mFg11L5sV5MR3z
b3E/6LRNVcSCoCS3tZxY6DYHcxXdi6ooBT7Uc1aEQuPxZA5rwuCaWjM97H8yfzZlQVOOpgxGgnp8
HX8D7ou8M1lsIrsgLP6uv8itxDDLYBQGs3KG8QvwXwzfoKp/Lbca2npuNbRkNBkFOLpNnMGznyir
H3+zyU05T5a37XjqK+yI/qKNCz+L7rTJ5uLgfLgxq+etxWuZmrvc4weZtxR5n/iXOCsGBSrSK8Tw
pO1vwUhcUka/tVCfgE/KgHG74W6LxAcGPYAkr/OhVmZ+s80UeC3MRmmaZCqZf0RK19hGLxVoz1nL
R2hwCuN3dGNrZvXTdtEO4RAcFN6NbnOXh9aCwhV7n1dN33vFAmCzBwxZkfLXqHT4RcYK8K+Fqcfd
4cyMWlVSLs61EK67gmzHKl1fl4qJd3pV2mM9CxSffyLyr68xpNkazCL5aSvPRdU89asfGwnZVYo6
by9Rx2sqhwe9cSgioUAw27RZSVpsu1Yng5S19bwMVSH/xeyaDREbu0ujmvpjSfkp1a9RtmJIU7FP
FN4MVCHoR3A6rmOlfWxXJMTlpci6Mbnb+oolwTfUEYtkrb/zlV5BYXoWzSZB7oxKxpEXGRbXqgCw
sAr92KWu5yysJllnVDBzMLzlfCwudZ0yGVoHGzlIJsfJ5QaU5pa1ysPNoxDeoQ2XNFo1GpNCm0vA
2uMoh6GJ3JiQPx7l8NNwWR/thbLTcMUADaBvGAPuPM/68uEMj9A40Xo8013Lfuv9SPy+A4pJ3I2g
iUb7Jde0WERw9Wp4CL2D0KlnhTrEAI+G/CksUtVXrvMf2wDkwEJ0arp9NvaLyYC6U1qd4e1HUFW7
MFXWrsipXC5U0g7qHX6j1rtL9MHjzM1zGQErXfiebMfqSYVN3SpHRx7gGfFillWvsm87gATkgd2k
t3wKsYwctTri3F1YjnWP++SNlzqBV2RLjSrqRJidq6PM7HEui/vgOsxVeto/e/84Sh+aYQpe6pBh
KrDwsjJMpjXQX+U8oanYuxlJLyatEOkYIcLFC5m+iyuIjYS110A9bkRCgvLXAdQ3J3SwuQByz1+U
UV9DGly69BRxohqrIo4bh6neAdGeu+5JBacEL+DS7cCqwcr1cqI9/1ne0gIy7U5NdOrM1QS6KtoO
7gKUfAROTAgylLeBD/bFKxRT2xnvCUQB8GpAdxzcqMQf/7BsTbqKA2cebhtpOR3Ex2t0LGk/ijnO
Wn+Wk7RW/OPBMPLTl/PTHZ5yoZnc0We1I6SXeip+MFCidJEnIhF0z97GzbEcJQXpfCazeOBdLYbH
n1srKyD5nws1gdKTE9SKdERiani7b8h1CCvUrmdu6lhxIlSsv7EfmAGERLdA6JRxzXBL0wYO55QD
/eGwAMpbMTCZiM4+VZqauQln4mRQKoF+zSuS9CXsGtx/MOjXAAWdpat5JUl5+QwD5smqmoSckDDz
QVCNa7qxezccpa0nGWuxbToq6D6FfycANvp6q9h9IQznQmIxCBsCzPs758EwSyBk/K/4vjzEFUHd
qmr5EIH2JzOBsW2xakpeQp3C1nX3psgciyMG6OxeO4NDH84bwRySbiCwjf5yftT84XNLlqtFbXRR
TRD6XKyKHMBikUr1ouOOrgHT3lFsp0hvEL9joJaHKWKNChVxpHGc8sz2kPXAOx5ivzJpQmOuGxpj
G6DCGo9N/DibcogaFnK9vEPz59BvzT5BnJwxky9FlaIn4+UVib/5MLJlLitG6Nwn7+L1zHFPaMnP
sljaTGSm5kYkW1MIhgvGRrmd5oaRfmwVSY40F/y+7mSS1JHZ3pvBskK/yTNE+jDrT3k4GFQKxUBD
wrsFA3LXwT7yHvxs855yjSr9Ya/IzPXmgz8BtJ7gFSeauNboMeUgSjAJiT6IEInY6M/qtWa94idr
4tQhpCfBNKtgGvBWmnYtzR/P6qjm0wfqeHzFt2EvuWVkmGeapXR0KPI/i389fqZ6LlneUuHaQWDM
zhBNQTi4EqCYVW66ayIbGVIBIzdG+7WLXeOKyGm6u4tXAjs/fpXP6WTXaqLCA7ar9LpeEFLQhcuZ
C0KJvxkXl2UJH/5bczDHQElM7COqQInSiKrXkT2sM0of9Fky9iO+M5kTVxPAYgjhDBfuXEI9MbTv
jPbNtwhX/BXXDR8AHj1mno1poGtlgM8c00zPbA0sVGQ/jXQaTjlFjOhaR53UoY5ZnEpKteA2AGjG
XXwFgZDNhds172N4+mzg5ZEAd7IWz6Ki0dB2ddT/wYEZ3pgg7J2Btoq/rlWDum1j92LrXCF94cNx
DUjxl9Rq+PmkjN8/LiF4KRqSJInn2Qb506ZPtfQpSJnmMePaaLg8+Y4QTJoOxS3Tp+YG5+JI9wHP
cJi7dbDCDyXTPTkBBhJUX5HQSKjZJ1ceCkp3UQ9cQ9lYwW5ObbN17Q+EQqD9R9FwLYn3dKUczqBc
azZpOXIlS56wL4E+MFux+uS3W/0loF86jEAcAgm2D1mVuq+qBzX2LaSbBvJAaG+eEwAJKaWQrIqq
KtBLpEO2GpjW/0tl0ECEgdGDwuFIY4KHJ/7ku0YkHVRzRqYNxSwkDf7KkIyh+ElgZgXROwDO/Fee
klQPEZgimVVh5YBoRM4mste0DmefxBAn0MSxE9eRnRE9/MlhJt5f61w2F/s0g+zQbssVv7SEV1Gz
jEG86GEPi0qSFo2vAHEgJrjiOi2JF0OdrfVnO0qwnA11TOek9a9NWh4sP8nD8fgf/BzF8hy0or+b
8466hIBnqLEbW8kO5TT+6MJDwOjiFl4PHhEPoz1ICNHz+wx+NJNGf/dswPdMKjMaoDauNwz08QQX
9wh1R9XEOdfoXkYzklMCWzbr7otXpNv7vJrLaC15Yuc73xE45X8zA5HrSyPaNbfq2KaAhm0DFeIw
WgTTCMgaxbqaogj1mytZ03H87S2O9oqlPbCf//KlmZMAIVRiZnYFC+fSoebsshV7qsZB8V+2fIy+
iac3n650Z0qofHO5qoeEN3WwIJrHm5NkykaztYxxf9F5d4L69bkQMs/CEQP7nYjpcBJPiRtlf6bm
HpcIC2IS4oYTqrO5LfvJ+AQKbpqHRyxWsuvlzLXgb0HuA3R/z7KSDMQ+NB4WJpDLsDUw6rt1Ohdw
ZHvG4P6Ob+Gzq7Oip2fbfcN9DV7lwnrwSxsyV5HcxDjMdJVvG8wNXOTCm3xSa1x7Tpo1fND1AuFQ
vvfkXb9jhFS7xwvCloXxw+OZuLqNnZzotIuF6Hz54BxwyiQnz83P27X3TOflJjfBNBDfU/f0L2Or
DX86vT1v1IMh8WqQLEoh5rQOu0IAyucXyQYUcxc2uhxlCDSmSxWQyh/niedEnefPqG3OmVmjtvtg
vEkwpdVs/Av0qZIzAtdHwgWWcK6O4WtQnXVI8moZOpyXhaYxB3BF8Dw6Y0MjlPIhrFprKdlA01L1
RuEbj4ZGyuOsSnEdrVwtbFb7rqqglV9MKhfYuaEJTfBUYPMH/TQ2tzChpcmn1Fl5yRtzpdEKGxhB
EzqT+Jfu7/md6RYgZlNekayD91lxpZAAd7+kpV6qKTSc2PemBpuygowqIb2pcbGYoqNfQaNKavVn
Xc2cpE43nPjMjCdjW3c4v7IcfiG7lChuqSRtPrq2kdQr03z9JJWEupxZffGGW8/zwupNemxkG8FX
C0/0J4AqcuzOCEr55aKBC0OgJYidmYD9bWis1zzZxjG7xgBBf0qhz5gKyI9LDZwoxlC0E0OssHyn
LqZFZPyE+nZc3rb9LWKAmCkn/IGnEXnIa2Yg1k42co71eTcd6jETa3wzy9VLD6VNMVVG32hAsXGx
Qorgx2RE1jTl4OMyyrVDQzX4W60cR+eIZBN9/dp+MJL7xPzKOasUhRlZfzJO/BrpgaKVGty6SYgQ
/B4tXYtDgDWCXmTfcHlCsve3NLqy1V4cPdOeFlhZi78/9XhnWNrUb5IKGDlWp+BqGBt6ZonBZWFc
LJ4zgDe8JPO3YRuUoOGLrOwYSoqrv8zmhIJwc/QJ+VsBQWELPNTcnK4P8SJKiH8yaqfKuv+Gd8Q7
FXaE57Ywb2XuGKE5lpt0r0b3vI1Ofg4FSCw3F5pJ97QgZSPEIOWmWplWcLg42kFFeBb2uBvckC3G
YjqhEsc6fpUNYTeVnYnFekv+ZK0ncsH82uNB26qbbX3e3kx7wzVXy/aVNjY28wVPFVHRZ0Eqj3j4
4F5hsMYDYJBb6TSblyeU1KU4xYh+9XcIBAkvJb4pbdyx6sIHV8d7AGj7jr31IOAyXcoqL2wJarpi
GwilMf5SJxGdVqrDpAHhgGyuwOUfIa2yphW63DRim1EHO6zBNt3/O9J+/K6rax1gycvGojEsz8nz
vYhq3sJvWNFHdiVN6wFSbuwKnsArQqs5Oswe/cX91eNZTZ400zbrM1IAACsnk3XBoUgmdpmJTvcW
6vbAtJyrZQWWzLn3g/bWFXeYT75wcn34jxN1O5Z59CpWxc3VvbG9/1I3m1IWgYrahACxUk9OgSpe
0SmhpPleQ/b0O5f/BKpLEtFedtq4zeGY0TNc+ioSRWGFjaSPUBP6k4Yowmjz0ZY0fKuaw4oL9dn1
+88IyURG23MRsSDOTTa/eP800jVtvNEGQxUkDE4X1NyhqZdRZ7oFDEuAH58c9UcuH8hgoFTQgW5X
Y+wFo9mzXBMrS1/Uqq9kVa7+/H2sukodL0DCgiO5hKRVIkoHa+1JB2Skhx6G2VyUCh6qZZ5dmEFc
5LmBh8AT2YcBdD7EdABiyx+2DlPNlqqKxS31M/mgc3qDhpyKEVQKEagbCzCHkI77ztZIt3CsO8Tz
dUsLwcVnFUqtN8h9UDAGMSK5MeZk0zlNsYJmWcU1JOlxyQsfnouXs2ruMvJ5IDKvNR5iDvaYSc7s
g7u7NL/e0rI7dMNDhSmd2wrB5rNe8ofGFd5axTYMBD1QFsKatRzEYwyyj6z5gl9OSwXE2x1YAA28
9/keW2D2NEOt3wxIEgGvsbSkXPefiEmkO7xC9mdCHeAHTn03EOSnTPfmBS6yHNeIXfGiomLuSS+o
ZrCe0Gb9hZsO5H6OZyyJLdEOdt3xPVoDN7QAkRZOjIV6M3SGqVyrRYDPi8wDUlV2BCfxU6v+L28J
+0GZWs9f1V2Oi92iSg77yb5ynftW45DEjnFVDQwfWs3mGXZQBPIA0SU3Lfb8XhCWT+i/Z0fgoRU7
HoJkAFL4dsXirJn06Wy75PcOmgonZpjadsy7lPzAZ5QZUqcnTa3vRp/xebu7pFVNl6Raab4F03Gi
b1tHfo7BuzTDTkpx/vqrh53bSu+/3ZYcjDxfFmLMDBEa4Jw/9npQBjIfJwiHlqZk7yi//0nCJNYc
NzNH7juT7pJL+8NWrrSTylHBrkmTucdlacFvTbIQvniQ42YLC6t2uq1jXE6Gy8tBYxvTB9A6h1vA
rZFTRHRs8grLQg2yxq+0BwJj5NrxuKEU2UlwS1siCUmTjVWspitjeMO/3FaG7U+F+qbBjzbeHYw2
cq7VNt0rXlNm3R5mCF3y2I9GQ/IxxpL7wqUplcOp+AH8NaxYHhPDPrOZQokfN0akSuq9FJFfLOCp
owtwqnFNQUDXXRLLBfibaGrKh/8Ek6HwudhJZ9pzSE5jb+ZQZoZ4aHoqH9CelNNfBx423cA5lhNm
JyelgsaXte7Xb8qoHayFM0ssd2Jb/878+0VEdLJBOnte8mAJ6AUWloK99tTGFVw+eaZiM3GhAdcT
7SSsFvuxpUCVXrw/v+p/JGumxShnKXV1jrqyDZYQaPAHF1hJKkBTzazt5RHifLr+M0mSB3/wTqk7
vZszgf2S3a2JppBlPEqR9LDd+XdVFi966yB9Wm/Wmg911Rn+nBwKAxNHoG7FM1MuETjlr2m/AEH7
zsWOEk6n7/lPMEqjk72z+PADHJCekrrX6olCm0i9soGZX+W+FyVxlaPSNTeXweFP7262icUBqDMK
jTXE2baTcf/J3WGZYcpxXmlcf78a7wCeHx6Us1Y5TzglsHfoZfc253hyt6pWb9S0yXvZCl5wPJpu
x60tRNPab187Ln/bESx2taLokzRASKlbR6aUD6X7v8IPlt7TMq3kwAv/pfY7IdghNDMAZdSYWnzy
7Ad/iPQ5sBuJeK3ZonY5EB8p1gxQtD5zCTrVYSb8QyI0yQfruk1mytpY3p3j0TZlSchuuQ0KVay2
cJGhwuEDsOnCrFnChrIhP/hXjup92y4u4CSNi0URwHpEIw+PTEsUKpt4gPLDGjAfG5Pd0Ba207Dh
vVPspIGlxKFfceN45Ow9XlOtxRYX84PS2OCSKV8PWONdvc5uK3rjq0xhYAzQqClbBugk/koFhi4M
o0SBKTohdsgVMCt5RFO1RX4nRuZD4DkO0Ab6PL4S0vIPky0pHblvNAkTIYAnW7SVE2ciHhQJLyvX
joAxwyzbBTYIQqS8Xznrye/4hj6Y8XXBmYgK6UeMI643VXfZkuB3w7VZHG21WgNvCo0JzTKTdH2B
T2OpUEVuvvqt2BfkgveuAoQUxxgUUv0hw3FKszcLGRyR33LadHb4QncqvkjtI92oJw8wCEPzNlBh
MwisMl5P1jl5t+w09KeX63ATcrucedhAOWscPwgXvDH+BZ9WOcjOZZNIgbrEJDjJxGtBgY8BTL9e
d1CJeUS9c2eUGcXVMi3PymZ2ML6TEsOEeQrE0GwHitHTGfueXGhWwP8EafHnPXnOdUs7VDL6fCen
czanFPOyn3ecmGQayD06OkjwRj5+WALhlU61iaoSJ9eDY0DUv5z0D/7968ZdRHw0U1yaApejr5vG
9Aw6d7DlSUVYQxkXs10HFI8lyhtMVIp3Aq+zh4EfWQQV+pFK6ZrFHlxoH0w7+H8Hhjit6k+/+Xgb
rXkmNy0CDCOLFr54NxuzMsTzf5O7WzlmILhiJk3BWumnZmG9Lcojhml92lgVe/v7sQHj4zjcnv10
4pRBfxyNJsHh7SwMAEX/1AqYMPTBX9mjAPSOBT3ecQzSXIPelbqry8TB7N5a18fM7LELoS2vthqM
vDJ7pskzhomAeP1ENtWDSPbysEnf/xl6JCI66/OyRXc/G2SE2aRcAjbd18fkAX55j5ycG+AdYKak
8w+6S/AgMSxISHfUpyrjkb+iqPZ9RJQcjhxNjTnLEbeA4IeH1VzdgMq5it4IsU/HxyaKh1yi3oG7
G+3W+yFgGz/u7/ZkTL4ft4Sl0rKFLMHwSF+pHdSYG7YpcNBc80dY+RlOgBxpPTevxnUiBgETWS5Z
1tL//faVfQl6IkRiDKX0ijiPGk+PoQvDBXlzCbe1uYR3clqt9LeQAr1X6be6szmE8hq9K7+5UQHM
6yP/KAagBR0EMGrpquaWpJZuJMWgbSgbEJAK/+lVb6dnuNCfNDjNmV8zMYNc6mUSANtRppqI4CsU
zjOHx+kLQhCL3oAJMbrwgDrMGLNpgL3B/meCBtLIMs5GOGF9sG+oszwKTlEleRxwBWwPd6FuTO2V
d/fSJFlnT2DlvD+Lvk72Sihr8YXPZIgE6ecWvAzxI9h2JnFmvJqhc14ael20NWU48R2j5TEX5aOD
p06jeyyTSqCORqOSQNzROEoD8k2AAp4sBw347vE7HtPvEs1xuXvcxOizgjcVcLfquZkWCvU0GMcl
P4+5q270EnfHIpO4xk+VQ7BC2XrGBpVlVT4AdteUR6bCfCufeaY/czeBJuS1HPbNF9QOAFEpKjat
H3uu62+vbvDGXoGlgKshhp5Xh3M/T/1uNlC+FzpAOgESzuBJCNWlQv2Mfg1VjFASIjAXtxVvXxsm
N+ffyIzCQzqTyWFIVJJERpEQRsCur4Kh4uoH3QDFjG/6RudkF2ZQNIiIkiTNpYBVkc4U6p1HQU+a
eKHzAXJXlPz7MZZQFmjIPbPx+tDCC0k7wzVKaquex1jf4/8A7xl1wwrNQd8nB6Ac8hdTNs2g+CK8
2Di6NHKj6cfDoG+wc2yTbOklUnJHj4t+3eH58s4Yk/ll1WL6MqU1Iqj31jLeMWTS1N6uweL2G3j3
dzT9N2pjDuuErgG3A7vQm1NKcjTbK6K6Pt7AHq8yYjdfdvYtEkpSt5DQUhggY3JxAGBzIzSVU/f6
Rt0MjAl4JHn6cRpSQ83HwEvZhNbNX4skewibkhiHq3Llxte470PEKUw0WZOQqQtDr4zakjQJ/7z6
xuWbnOGMQFuZ5dRr8Cor8jeT2bkQBgnHTk4ffcDoSH+V4NL9D5MrXnmY3kpTOBDT+Zndbv4/Y0Ca
JS2khnVfZ4IK5GF13Vbgn1wVfebOAm3q5ZVVN9bgEX/8BrAf6ZRisbywUtofIDnbqnRXMtLTpnvI
2VqgzCWEFMWZB/IlVanErpWvvFh5LGbjYn757syFmsoNcwniB8GhepMh+3iprUIIxHnNiITVcJxB
WFCf8YxeSkMIbe88AuY034eJS9jDJaPAd+bLqaz3xD2T6hmzl0DaVkEvpI7iBnoUE+Y3MZfaMmH/
h3F+iFIplpxN/YjcZUE8YhpYIS4eyryyCYa8NGCOUl/uHoaqTambbaVmyUbs7/XwoMDwIfHCFK38
YIlFV8hzBVhqxGLIc5QYwhnbxoMOXtyd8pKMxz29z5pU2GsjlbH05zs+0NvFgNUSIjEkmt32S2TK
DCixafxE2F706v5OUroIc2JLM06Hn5s9XGmBaY27wDDiny0YRqks40IWr/HcYFxbsgvBUJijrg2e
Up0HsjRifFtAgRKXkk+FRbOPL9jViOVD8yJOB7k8FLY8UlgMdxQxz3TR5ojSv071zTsfTS8vVRc/
WFRDpi9gZs4eFin+ELQCvOXr4DGIi9ioL8idUrY1WP4712GaPU8w29VWdb906Hi/MyvRTTQa6VOq
ksvR9teykWpYKDLIHXCk71JsClYU8QUqw9yLtRx37GSJqgNZnQgeQ46NYA/m3DUCiDs0rvPNpsOu
Jtgqx41oWmJPGQKDo2jxqgBmF5Wjak2Gwtrn44AfPsNYkODUbyY7sLqjTMKkxRkWRD6rbJDvccT/
OpugzJj2i3LCxQPQFjwY6YD+1KLBsAoU+3YMfvKabsjmVqPNWgMkXbhioXK4zQVLPby3jkNvCGSC
oH4BLmvYMEKpPJCWlctPY0PtJcmZO2MFqe5I7xyuJ+uojIH4KLIPsiLcSrLaIyJlDb5TV1nIgyJo
FD15sD0ncpjcyVjT7zCbp7/6YfVWz7+OQIMg/uB6UdWZeBB/Fxb/K9qNtCi1fgnWFuk5TjJLEj+e
D3IVus+0tTugppF2uuH1FHLlpyGRvDt5nSfHeUnq9guJ9QdjCLeaYa9tE4eyWHsMjxvi/TuDMzBr
UlzIV7SppSAdeqeVGCsFV+crpNxV3ysEa3N2TLm3d0xoJgd0tN6SLKlGWpPOy2MXsxpWiBNUd4t/
27lo8vjApE8zeEMW6Dj3tvmITUA0VYk56fZaoiQvESgYPIV2zHzgfA/0X5dnAhUcadtrK5TkkSZx
rJSdFPIug/OQehycuIgtKMW9vEBVLnW9ukt4Ebhk1rcEnAW3adkhXz0CCfqUKSavsfqEL4Yh4JYM
djgNtW8AKHB7y7qoadO0WC4/QhdHOM93f9V3smLLrtYmiwgRHe6xo3PAQBIorGuzqGlyRWAMMPLW
19QofigaTxLXaywf4hcBkeeXwYlOatqSD//umS88hhgsb3o0E5g1kOOYTtt5Ofi3f6paIBVMbj0q
oO1PRlJ7WbKV1olBOdV1oQVi6Kq8SN4vjwnJRQiA93Zf8sAVaHhEXpbZsrIQC2iWBygbQFS1VHmP
vJ62CQO6hi98K5r+anw/yL4O79V2ZzoQM5ojLy4nwpUF+mT6MPDtfoaPJxlRd+PXGs6sqapryJNF
D22h80RSAY1dzUwfHJkmoBnwdZnbrCE872ph3XesAgl0cOhQOQ2WkMN3jLuZ7ANvpffg1k/kamF+
w5i0/PhrdNdnf6QtjDlwWTbUjL3jrtEUZpOlE6AMU65TAsKBTTEuSFgQ3GS7MLNFkpC1q+PURodo
y2G9/hLxay5AMj/kqT8ARUm4Uywho769m1wjSA5tzJzgeMe9jysBcS2JdDh5IFA7JfkDyNImM4W1
szq9y/rurBgBGd5I/5Wp+V48xILzmVBxGCqLZU7zTyW4+sai6WEgytCFMlm067A3jUQlKGbU6PyN
cb/o27jnm0SSm9bQOI54O7Jze8mymnXDJ3UZSUmUnb/oiE+9kIvTIG22+mPh+eowvjeytq9SpGQO
J8tWpNOJQ1zZ2YVbgjGF8efh3DSkeBGvWtsbGX7DPGxBps0Q0KXuPmL0JLrMRw0rndXC4xrkt/cB
+BuSUCmSBhU/rjJX8x+V2ZPIXVatsR7cODfz4/eLRC9i6DVBFJHUcBfxTc5LB3NV1Lpr4VBZ7FXP
pG2ge7tmZrv/CZew8oSI4MDU25j2Am8EJiBRU928rZbUAyP4T0xeWnd5wNgeGKAd0aVQOrgj5Z+K
VaKqF/IisYlCYPQ91mgVc0brKtkB0QIEnxTc8VDG/Y0d2JpEyutZwYbx3JgZXgwM3CSDcR6jKI95
WnUZK0H9BI2YixT4qIkAby+ClDFchNmqkOBDIE/feT5RjjA1JkQZgKWDkOeMhAzQxE1ca/teBPLU
/dxYsGJsG2FUcgO6yDivXFs4OAt97F81t4RO+H1pUlYNFhUdCqrvl0FW2FiwBg16wh1nl3Ow2tXO
TWb/Tys9ms5dGZ9GwLoEe6dcB5sM1JQlmjV+SC0vpdEJwMztAPzEXzGUFoxvEmEDDlSIUQA9IizT
xK0WkysvmBkjzOccpMAuxolDncQMJhSXRodKYKNS30mWALJhfiMYb4cmCzCyEFBSkzEl01MqY7o3
g3d4B5k+JiZOJeB1x+ra4/EKXBN5czD02OoSTdaqdHq6P3ioMZPZEKETOHL2wc1KvazDBhzc+ilF
lzvky4yCKvy/RV2Onp3ifPx6pdgD2Ijth2pqQOzjDZS16sPA3ExDcv+VTomvLhP0gQnRRjSbpkUG
Poj5ZeiWtN+NHAoO+5GoM5X4TNVDqJ/NN5rUhsYCqYRMNaxYC2qNGC+R7WbppnNmGq2KdTEzbFQ8
+kaTI/QtE9DDj3rl0lr/DWNvTVO+bxeq5unWKXCWJZBAaoFWUN6H91WXZovNSIzAkRXorZBrZOZ2
vNcnw9foMofmzLH6K/k9I9f/xRkXF6p8QPHjDS94tSlPb4Ia8FiLwOqGQpausSbH/bGone0FiFUq
5mlr+YjiE01S8OHPUJWxEPj5vDhKwEg3zwVU50E2+aSIms8mlNgi0GCO3ggM8BnJz3gn0zzQOOC2
jnDyUsJjHCCoY0O5X/KFm2BPL8WhjtV9D4nTIdbtCyamQnekOAzIQXHho+xOcdMYUK2kGan2f4qR
7vXUPdcGiGkF6EJ2emBA20wMYnetU5sCfNRs8UkrJa44Qfc/ux3bAJhZ8FuZ//4SpvYmfs+36vzL
TnU7xBNJmMdfGy2tPxVOqDOVQDU+TCxXnEOz9Qs119pNv60BuFfNy0vmskQh3viaP84AZiXJ3Wxd
677SkcE5F/eHJHEH39bceW/HqeJ+hfMixevWgRztnDHvAAlBmaAwJU161O3mmYJyfqPsJ6qlTy0G
K7aJaYkUZwEgCkqRfNybHG/JxStRcgtsVMaQIwmWMGSIF0s6CLm2pq3rXJELnT4VN0iDpyvFCKQs
ardmAfQ6oRcJ6cMaSeFcJ5lkIvjsJTGN0wf4WNJWCsEI8m9kX3YYkz1Mjy3xwiDmwVNkN4hr2s0b
czh/TZud2+i/8eoL8Z8irUSd9iGLdUudbNFpwgKxNP0gGbGyZtUmxHsQiUK7ajCtXIy5fdHdsD4Y
y1FvdJU1XWY18XCM1iAoStLKBI0oRk8W7QGttzHvqyf7iH1v+SPbw2BMDRVdW64VIyDlHDKxbmt7
v4tfM+uIDjMgV174xXTyi5xSg34BnkJGAgilcwUNMjOPuTOlWk1YTok+9hQBEMRjua6ZVVD63AST
uSMxG4cEEqTC63a2XjO2/Hk/VsGVEzCfmOd+R2P47nSvNoz33Suvmnp39GMshLfhMvH29Qq0wPCu
/jGoGA+QUrJSUqOiWhxDbqXsubopYpuKq0EQnKB1CScUZSAddjRAVJblPI9Igu6JX4J1LIzZ3AMk
aT6DtGfPMovh1MMqc+0JiTBrpT3y0dz5iAt3jV0fYGJY3Oaao3swOPssc9jS+ngnD0tzigFxYpYr
hb2uR+s+lEN0xAa+S3KWgkw14+XWol68lUKOmW9V1MmZmS/opt6qva6teZ2wnVZSUaYpapf8ebMr
Ra9RGsTd+kZhX0RbLRJzyVYpsmdln+Q47ALZqMLh8wkRnHyK2bZnANpfgbTX3UOHIpL5EQ/S3/ZA
celuP97+L9E88PIf70eC49wUFdc0XZh04AdHuQtg2quHWY/O014Ws9WtFBugDsI0YZ5u9QCFabtc
7NFU8d++9H6cYmqFA5xwEGYu8zaZNTVxMdKwJxg1yi9uFfXWWj6wFtEAWSHF2O9yE0nGtZrlXbJk
+8IZwaBRrJdHitDREH8Cc15JapGGqoVMChognaGNVXmov6211isWWLLW1O7npR+XFLtSMdZTYMOe
YUD7iHxfXPnF3Tew5anlUo6RhDBIM5k+Qs4MTRiym5xEtGkRuUMiLuKeuy/m4PKJPtjDG2DSEcc4
ig93+ve6+hzxQUsdjWGJfR/SufO6wF3geGIKlSdKCvR8n8cCkVxLrA456gQUpDa0W65w8Bn47iDf
R9/vetOKnE8xQU5YqJSQfZsNkBTgDwdzfLMebodH69FZSIanuXC7NJq3pwx9hG3HgEG7eZsh6EO1
3Mlt/zvYIRl1pY4+w4XLj91yQKCJu5Rfn8J6OiE4OFHwYNG05LJnPhyzkQpj+GmiWRUOJjQfoRw9
b6rcgHA5gUpkzXTvcS5ofOoDLnfLEEvOSgCOmdXTYqXtFHh17GwODnmBYM7YyDDuTruxX0effjCk
kzjQcz339JdTAv1L4IW45cpf5stTUuJ39R/BnnztFcMPhbjyrbeNOyY4dXzVmT2Q8mTaWYcRb/w+
CJ8Ae9vZPdR8vLKpqDnN/+1V3BBhVXpP9KfuQo6ZCcEmN8DrHghjwiQbvBrfy2Fg+wkhU/QLJhq3
PhYN3Xpovbbpjt+lkd3eyil20Ma3IBF674DWg1MhEP6n6OkmzKm7+Q6jntw+glEMAU+AQ2KkIlQ/
9BfkdopJJ7BDz+0ieAylij9ojiKwDAHrXIv+2QRkwKDkaeRASCc+QB29fE5HE7SB8Ld+GVUmhWWO
dPcPECsuyS/9qUsMNoaTQUsaOxAh3a0Iw4cfG6azgBUHWrL/lp4i/GrhKsC6UKzAzmtsqZP54+7X
a0Ny60x71m1uZvD+k1/Q13Ygiicuks/JqEP4QtfpRmfII6StXzSJdNYrVVkyESd3tV6ER/RqBYDh
cRhsNDgAUOxf1M8XBi5zbH9HvAIrJulyC1BlOOlSZbamQslJeNMOBN5XOxhUzvv6c0adgYk+lEkQ
2KObow9DwWZXI+ELiTud8lb9BME11C7PAgqY7ryO2KjJrCajKJ0qGaJIjO57J3m99+LWHSTXw/GD
Awh7LDDLPsLzgNFGfh3Dc09bHxz8RxzebJPXR01AY4lk9KZie5HwmkefSQKfbM/BTQVjrpIh8MyN
giZMChvOVYBw28reO5PQOl/ru6JTljWsOAtn/yVdKcdl6MDZAbAz4MY+yKuMJG/GFZPqdXw3AZ+J
eSdVgUDaitmJQAA4XtH21M2Vz+dl6NWa64VdfWvNbVdhjfc7xndB9RAVc+u9f5rJl/5vuLy6KO6Y
hH1ecssWV1RIC6YpHI6ERn9ugiqgG8mH89zL92aK7tErx+3Ts2jpLeACW5kWwmNhVpf77VXPj8DY
ipPPSuKzHb/SOy+fy+7Q5qxgDPGvb/ZULacUoGpiMbxRe8o1HNkES58t9txce9r9aFhFMT+xY5yL
P4ACTPMDPWVDbPIW2aZuiJ1rvWxyGz1AXGZAUgeGzyHPGtopGXHmlEih2jt+lnh406j73FbHa+q9
hF3+hlZVsF1JEDfd665dWDFVkphXEusI/4KRr2MY//YWP4EReI0uumAo9g/kbkfuwII8DcMQO4kr
bwJPbt5thPOEd+e1s+OORD1tAfiIc9CDhpPfTIDaXr66+GiQgn2MI2o235brzZLTeKnoQAbKd7NJ
de1KTgFqujWfXUC8wKbS7ujLuGr2/90Zajq+FjMP8OhE9f4eofSddI9rSBHoDQCt5Jc4ErcfZtOs
PqmEiYgXv7zlKKEosTmzL/sKEyeu/pemf27j2KLASy/s612cT1pRTctM+KfkKmdBlU3TgXkFooGU
skEn7tQ1Q8TOgEetLxd9bfiRPZ3glP1GB76jSf4tHd/vkVFZgmtD6+9HLmkvnaxjKF3S8Bgu0Nu0
5G1ZJGQCJhspWvCYsvS3RjlKkb/E5y5WWavZ3/6lAvNxISpP0v1YAH4qdRhP3ejFwKd98iSKvKZG
nQkmWDrIJ2KbrqMf1qigVaDx1bKoLESvmaVMm1a8k85zOodJU2GhDRpoP6nP/RND670ZnpLK19Rq
qZyihSZS2mMhD1P5JVEaU06KFI9jT6hr/Oj72pmbaOFgUAKVxBZVdRvfzeXUj5AO4ej7QhM0R2jr
cxLH4A/rnftaBVVknpBAEYWd12LTyXHqH2F8YEiEkEfuIDOAEQgO+iqiLsMqxlfxs+gRIcTpDvh3
JLODJmUI9XEs+7YPNoXJ9bUB8ZDhHv+koIc7N2w5ImSGm/mZbj8jp/bFowgyl/TXOlOd2zzMMaGF
20mnb+ESpof+EYbSmVRrBM4EUPGRHBp4ziEmxlIBaT1UlTD2WtPgGoPfQI6tIjNT/2G5qNNeZgA8
WPgk2pMFLj8yHswO5B+3O9Xt8qcwsAWsTmXaLCeK6fgWBUELCAo81+xpigc0jnGmLOJTjcgPl413
Ke7ZdIl1T4GbVm161dOatJmKwI/Sw2XOrqJMakNwcQ6rMN47cioO5cKazYFSPoKn5qA17nglx1OA
e+V1dC5qMF5URSB/Fk0MUGmkdMi/oR7p9efhao4KilnRD2YjjVwtDrSFYgY2f6habePyjbUaKizY
rQ7U06RCes/BpjcFkr0Y2S1caqsxMbt3Hl7yrQgfhU+X3p9MWGBwVB6NnE/XSufAkS9/+d3PP8qq
6yM5f0BbWHEBbXAF6KR0X3oU6Uw3DhikAz0vwbohcry9UyIwLqAeBd4aO8HChC5Um6vWdn/0T5cZ
y5X/yBAhT3WHIT37nMbCp9g4Heh6QWCMEL0c7/SHeHEfezJ3RROFp/bouZzGx4UWgOnpKRmEcA4L
KJHagXI2f1wr6Yrek6gq+NxO6ighI32g0i6JkQP9/Idx8fSTNjzQsZbHe7Pj7VeDy6IXV4uH+iBf
WL0deD5+nkm71HP5S6TG02qvujQ74ZHX64ufe0TMOAfdJgmxXiEtp18SEGlQtYKj6tkgEDs6sZTR
wRHhZnfBC39pcTDI2XwiatYLtimrU2imFccbQ0yrD0Bam+GsjZJQwfSXXTuKiBC+6AZELH5jvSNl
xbHMHnB/5i+bin6YbP/Nr2bSTh3aUVJM0fFkYG5dMJnYYUi0BoYP+TELZSlE0jrWuw5Igu5ibSrM
44uRarfdDn+soEshFv5mXSzG6a6l2Plyx/mqAVkwW9xi7gusCbdFsfc1xwyKDON4mJkmO3teJd3A
hmb/pWPKc6lJnIc+nKMOknOw1mPRjG0FeAnekIaw2eT8TNTcAnVqO2QimEHrCtP3StAc3OjKgIfz
p25aoQPZCWy00Xhl4XG9mcSE40r0URGwPcIZpisEs1p1tGPsJBF4rxfoUQ8uWJwNepNiuOtPIdec
ZWgSoLVKrSf91JndUa2Ti8amwIWSZGxPhUjXGFGNlW4QtjT6kLwbwhkDwPpv02b+Rry3GVL+w2wj
LhYIvMu6U5m6a58d5R3JWDhcnZPMllEhBdYm1KHtjnK3AM7iJwj6/TZahGzWl6lxXBrjOQc1s34T
BDUrgeGSNCwLqzyENmGrBwvQohUnsTqqWFS9lK+Thx0k7v0Kwdi17Lnsq9aL7o5tNIqvUkoAtDI0
kJJP/gmG4o+N/HYJScBMEsLj+78IJ8CS5HFqiwd9879ZIvgMVpniOVHRJ8jhZ8fhC2URFlTMKW8m
JTSRN10ATbJwkGVp9mW1ChhfINaolq6D5adXPpjQh+BqEpyQ5wWDSK2pf0UCOgwM3iurXLNyeCFK
b02/x91ooAjugDZvbMvVG2GtQhi2N5rdUaTvSDE6qGMWU35G5/3R5NmqaXReqM+s7D0T2tVrfPwb
uELPcNfmJ18VKEC7e2f9FKoWV/1LNQygYo4kQ3mBR2I68MqRsl5t1CRYXawVlzXIf4PYJOwh5bFP
3a8Xk5GoXQaTe4couVzix4RDD7Yj4Iu7+FOrMTjiVX4hdhroTTAjuHZukz4WZZEz1qnUiEI9KD9d
neTxameInFuggSSruCrcfHxi0KT4SBRe8v2c8i6NDNFm3hN517Z2gneGSzHMAXoTpww/6xoBVAvs
Ntt1Uh/jnwAYkjXq8v68klfwiWl62w1o1mhaxwy6NUxtP3PnzQ/01pNtq52WJHgRQkJyglj2mLwd
xpP7yJ7Mpl8fNt9O6pwyufehaSgNT3p4tEZTwXnuXV1Hnh4ku2lkP8ieTcxihFPL3ex9+xHlkKcW
6QJX9h4Uct2YKLnzr6IAopa+xVhlGsgb6oUAlomv5UkjTuAgswhFLm+i9RJZNdE7yQVFMr2uOb5u
E7xAr1rTACwKiaxV7EiB8aNU2eNfCxouuc0cLRT+PC/qqg7Qj/VQ56knEAk5+esJIfmf02yMGGAd
cRD/mZP79VCvPytyxOGJu/koLQ2isucu5WQMgVHeel2IZbGkQqX1Os9b3wAhHojI2iCDqmM6bm0M
rbLRq/mABSu6ybnuRaediTVQiAOUf2Oevxc3PFLbKijU2Mc12hp6dkseHhumRwb9xg166oIsCEuj
WG8GgGSZdcCAbos+jFLmUsD6DdqT+u810Mnu5U7HJ5xP01FhINd+z2j4/b9T/LOKaP6X1maDMoa4
I8ydPZUEV6Xxg7w879kGXmDazJ2jfZogaiuadesahH2oCbCauf2m94WKA5BszuS83GQQx9P+a3+0
YXU9E2Uc78n/TsWj0VZqxwuTRl8YLBTml8gybE9szVjjkckveUaUaIcEsRaGfzdvTmdJupdc7UHP
SV4cpg0tXXzskR/Hc83s6Hh8EUKdcDwhNwMJVKmzGQkn9ztfFRpL8vF1n7o3GjalndlcBZkqMrl+
HOqh2/13GGUpsPaFFnjyhZsDminn/ZPsHJfr0a2FoKPjeTEdboYkBYuyGjkPFVCymlev86RK75FI
bxzjjxDL6n6eyHFM2W2/UXc7or+i6W8ZyXUXmAB3f1D4oLZTiPos1EbpahAyH6cq98d+nsf6zrpL
QqjysPrik934AdZfhvKkzCerIvDnxeo6d4zByX87KJCh9DdP/mLHaOLPfi23tW45INyLV2/zGNAp
GCpDVRJuUqAJcH3U2fzB7C5f3nfJIkycd70FwmV4R9la2KKGemK/RJOE3EjqawYyLRTtX63qug01
W5KZYoWZPPHhPVoriJ38TGzlcpiCZH5wicPzou5liNdHaQTQiO4lQlOs+QAIuJpBXU0LRtHAIj/B
39cm4MlxDhECvm/CJomxYknYxJOS+GMZ6KY6abBSEBP6nBv28DaAZeGmrvIUkzrDk0uwVGeNPZyR
6Dxc6ZC/gxD2nbgEMQTlp1ERYOTEc1IuBxh64zjy4AMCHnoXSoygHgMisuxMNi66qPNWL8qi7AI5
ciysPNRzRBoo6A51GGZo1ubu/BAhfRMKk+lVk7+T19tRNW/wrHFxeLNL9dxgrivGJBgsDiQcB2du
g/nb1dlVd+9jqQ53qZo8EzzJtA8XxQar/3v3Rp3x+8KksiDhM/szvsVbt4sxZdQpLqM0XCIsWlGX
bl1NhJw5pHyhQX/ufVuqX6PmIxuvoUw3U/Puu8WFMhcWkPU86Cqa90f5RDAe0jbFv4zlx85KsdPE
9VgqK0a8k7ijF1E82ELke9doGHRpisICH9fNKe08qsJ4VGNh/K4hO+YEdYXCBFnR7mDgoAA2lKHd
8l7WpqkGyhcf6e/G4Qf73shBrX7c6HSkR5Y39iizemea/viMRq3XZsh2XOZ2z7G9DbXH1mh9Qdze
+p0d8zj0D/zLd4+GnmKDy0X0SXBfhY1G0Y5p23LsTg7AUoyC48zUoiV+ovyVUFsKj05ZWljgcVae
FvUahCSm+QY1okQ5MPnjs2jjWboMqESeMlkAeRsXzq2lW8LjUcysRjPElHSgF7k+cpKPLem6MRNU
81ziUhuzwBxTIfvWyQRErsLm+QFEEE2amp+iYUbCeYRas1wvRAyo7DOXHfBzjG08aAP1J8HxNLen
iKphej3CKNa0V15BDxETeKG2HWgBlu2rNop8OsS+XmIlChLcx28wWY7Me3y5EujOat1sPR33Cidd
dLDRum6xVke0ldSLh6+UxllZG/itZwBWEvfwtOFA+tHwNmonDdlw9xJ+MxpS30WOQnklU05sHI+0
pQeNzT6aHpyu0thj6BdBav2pMNowmfPtRLJvuXpcqC+R2zch+8s4nydbbnD9iv4eFwgQp7UD1Tnk
Hcyeu7yd345LyH/EWcX5y8Brcse2csvAEPHWAEEWohqmJ2HcNbU7mGZ1OQJEHr1F0qJojp7n3uWW
l3U4oQ9mzMdyhW6pRQAFtPD7/NYVOSvhqPygPjkjecow0u8EcLLFUd5N46a2kzq4PUlswiNyY/0b
YjQkhKw6ub1T990Yz+dMxHxwbA3PvZcnd+IIgB5ik9J6PLcxdf8S4N1K3uTpTh0V4kNaRwq3/r2m
uJhoIsmYlcCNlD1nWcmIBAiNyHXNkkDfiCaeDMotwx0OltdQL7nwgRXgcIaPSOF+HgFEp0aZnnzY
o1ZWmmtdB7X4fc9pdaJhTd0pSBMGpWosYU/J6y8QBbp178E9wfPAE2MPnHGAfmJt4XhTxpeiD2wS
9ff+/VnOnglNMhdLmUgVTDv3j/cNZEHG4KwzsdGRhXNnSdcRKj9rVQaqIaTpUlIvjGfAW9ORYpUs
mLom7BpcDpxdFENBpzuiy1ClqwGSQlJlJa+AT2/ZkF3cXJKVCYp26zD9v9/qt4kRbfdFlt9p2DyE
dAkcpAUzMsl9YxlRMlKi+nllaIIPV6liEFkMBTjj3KDzSpcOKph0U6u6rC8mh4/QgFUOjfc8Z2dS
kU5HZhWtWtg6kbHF2C7/UiALGhyAsqru3rBHV6ny+477XrzuOTv6FIuJ8YleLi8UpNutULpels1u
4ZTdKsETtHYsX8uz2w37l//Z1c3BruBKUNSRMvXg/olvS1GgqUoGJF8W+kTL76TnXghsLNm0CyYC
S1MM+8EYQLG9iZMTLi9yKoaokE5cFHoz+188EdzzoLef07FymAPATxg5zEprDeDEUjmD42lbOQs5
VYb2u/LDnllS/iOLtgTFEuyi3xF1Ydjsqhk7ZZK+9St5y0gpwrB/ttWx4gtyY0nHwl/K+hrS/JHo
AShiMdDsxXtutdOuAFQiQNKtYerfjM/DuRmO3b/iFe/3XgKa2i9Y6KCDX0htc34Yngo+dP9n48W9
Ik6YrX9tICj1ohcX7I14QwQ+BT29aAgEf8fphzBRp5dOHNE9Ls922SarBxHeajoRrXSdPG/zz388
YCSJWdvMl1v4uQVimlNBIePsx6/1mA/YGr6jg0uNdOJ0fPLqDgBWBfWxZDv3VxIJkjeEoCcG9bLs
GycO0TUEXxtW3IDBZGufILfT0JOLSiO4nn1WRP8s0k7Y0ZaUA+IWREMcKkQrGgSaZpwddqWt3Hyo
QrD1Gqaopspyamszgf798PUlNvoqYn1QIQcdMOOk8QfLttqDiYbJe1OCSil+RmPsgrss74QO57/6
P/8asK23h2w/ufbwZP7HoeHIXdxZSUKubNR62HZ0VY1nQVeukvwFq9TrP8SLrD6fjV8gmTC6Snsy
AoX2dYGHoz/HZNToMMZFtsV1BD0VWPuqqaThTAOfCYob/wyyuROQhkODbtOtGhLs5JyWZZFtyiIg
s8lHqX91sDsuj870Zq6pJvUDvUfs6ncP2FVB+Z5wptmTgcFF44nj06B0145YbLxOmBFOuwbWtkFX
QEIYydlQkXCn2ihBFpuGPJwGiE9tj8VwtyPxU6RVZaIuDc1bi66UzZfad9QJ3/JRFlJzgZJuBqFK
AV0/tBqGoUTm6g2slUBoCAC2N3LG7U5chEjEt3pBwUuoseyZ8nWpc7TiBN8cHGT82AftobFEl4Ku
Be020niVPRUC6ov9c1vxjlpd4roowLaUKuhthgUlyTcz/81ZsDZsou3L3QUvbYwFJcoTsq9tuAXb
P4u+PDUGV0K8y4KQr54Q5Ba98zy5zidzwOMyl4KfjNg2CBoyZeXL28bIr/PBGQfNMwNQv4SSrl68
j04OTl3AeZREA6/U6Vj8hIsHorhw66lADYcfUG9Uyjbok/M5qlG/btms9OU6OKMzmHr9KOQW6VPt
/NB/AtehWQG7XJtj6qvzjU4rrFDOSNy3Zum3OtMrJw73eAvYm0FCKDeRfMdfodLzOh3zdZYNsbCu
t8ITsw5mGe22bNKFnzpJ2RNEkLFuydpldBOavAP7PN9zb83Z1G51jAFAzmoaBiMmxBX36saa6Urs
LdxybL779XI+53DwcwUE/8vEzu2o76a9knPDfFIMCX8qDgd36GaAzvAw3uRD//dzQQOsk39xlbBy
z7Ndfq5QV9qYdJwnvDA/EjGndLysbIIXAK/H/Tz/kAl63lrQCUykKN8bUUC5UwQ+FP9Q8RhlWDjh
Uf0Rra/8cKrSefOQ+hzHE02YZHoG8hZ7umhZPSP0b8Tp0pClVOre6FblZABbmrkZSFGsc4YEfg0R
1HBbXC2lce6OwIMhHS5RLmxgrTd+4KFa/KC4eRn3Oe17RJ/fGvXbt3+BoH0xGajqpu/YrKiuzaoE
E68yZK31kJCv2b7hScZL0v0CLPmzFl7hcXWEjHK2F3zsQc4M9AlqYRmhvqrPNgQdbLqwu7ki8IsS
Huez2JyB8hMcyW0Pxt3aJkrrI+xhKjVVGt0bemI9tiGVccg8cvcOSk5IY4xrfQz2SD0Xlyofk2B7
34wyuVDpyYGxwLGW1nWmjyde1RpTrGmELGod22UzVVgesR1DywnXYfafb3u9JVysm2jj6x2lTUI9
a0wydQMyMBu2opZ/hXrTy+jj6npc7dI/+XtjC5ZOhsUaHCp4MtqwRtHdV8+YsUkACFl27gXH6BpA
bQv9ugmkQObsN3GnoE68My7qBbtiBvfHFTR3rsXdDLqYLo7vXwf6jGgeENJM2zE06+gLc30xjF8c
9s8S6w4APJz6+dMrl/2WtDDWCPfSRPHirmj/o2cszrGJzStMHX8vZEgli/nmPpjUdN0fdgMEe9iF
DkCTHCK5PMRiicIbv9Mvys7VHPB+ly1QHm4R6I70ZOZMEUCEmGsC1uxFPiRgUiBZFKlD8vZkl3QM
l2ipqvLE2PpjUNU4XM4hFCZPrxYDWuV6gbD8pOzb6D4YOEL8Pnm7vR3fPj+nwdtAX63PMFxYvBOW
DW6509J1EIMrijTLh/i+IPMxykYDSue/MFvoHa2wn9WCpTcjWO3lRVQQGRhgeK/iurXzJDP4u4Rc
lgqi6W6hXKxqnKAcCjXwffLpZzF0OgFrs8ygPR+F3WbodEuvfdnk6dtDCZq4DAZS8WuC0/qQi2kQ
dsLnTLJuOVsJ6rf8uHTTSe+6dvQYDD5tjttAHgJmTCwgABGY3wGWy49EahOr8Rvp8cL27tWz3gAj
gc3EIAFMu+we8ykJHRqDesT8pw83R9erbkq4Gtx+fpwRr0fkdh6afl+mY1WVGiyR9/epjUgh4sw8
1mK89BQSXnxKvEi9vOIopenG7K9zqQ2iGKsgi9unK8vDDOs5b7Gwy6Yxou7LRue2ZmLLRMOM29jT
5cZtUeEEPjMxyb1/ZxKpeLsYuLUTl9psCmyka/Kv/P4gRITA9gAqM/kjBmnv9BbtKv+GP2LT4Lb9
4Mv/N1yhVrf2IQB7ggwYc0xqLt9WgOfk/30pE8+/R9uIHFl6CMV18bK4a49BE9FHqQecGGoykUB6
udEwzVrKqyy4K3b9SNuNs+t4N2p0ZxjO1kQrS32DQzyROmym4FwzcO/0vxqunGS9NhpENqgTu9Br
Mz8RhZASJE9PGyKOawpdJ5Vt2J9hsowrxhEXNdUfQiG7YzibVPXfdxMq4K9/J0uVAOYLfYGSuKAi
kMLTZMmfTyqlgRs6hvkVCx10OkpHW8Zsj4E3LHA/TbT1BBnH1gZ0xAfeTe3NjADn1ybUtLZUHEoa
rxB7yErWxlj4gFE0/wouQt79bId2LDV5abPNXjrMk+h3NwX1bcaJA1lJg4O/JwVMbJu+udLZM2w4
f6fSPb1eDudwaaFmGWar4Z03HSEiWpORAaW7Q+A8tmiCd8Y0ttQ7AL3zWTccrzd6xROCZLnsox3P
Ybew9TXaXrgNrCcV9p87CqyDkhZkMNFx4ZruRmV5DTkkfG2toSh2/SVO9Xgvdz4AIdBjqH7CytgB
wFFQlHQcpFkqf7AAuf5I09zb11ZFhIhFROgo+zEjdKZJ0mP9/h75uB3zsUoBVGczwQ5vHB/xLcUi
aTuBoNd6czRfq5qfj138K+jXwbm5xxlfCoRRjkoewZOchXWqv19yS2Xt+dp1PdqxT1c1VKo3szhP
yYI/8ru2jSTPGSw4ZytKe60vPaN5exfu6DRyEWIXJ0AHiLRp1UGuBZ8dhQ3zG4cmoO+ox9CO7+5L
4nlWpmyqmn+T8NTvcqS4+Ctu/GLZY2AcIZKJUQfKqQYXoFTaiThOmfNUX6PzjueSV8m43BffGEKU
lgdPsABKhbH6ZD8jpS9kw8GacEfR8S10klXUE5MD8DzCkYlOYe2+Oc4umBkfPPjGK3tWShfKbTVp
DoMsLM940/90PSYH7SCcKChKkR48pnuiBcN6O51NMJpVpvMAdeRmPPm3kDmjRC3yRA1SrpkGjLK0
/0ORfgxLZv9vqgkoJvCAPAUJBPs1UxG8wXGIznxnk++EWm6S7GzQxsUJYmzFSpV9Va2PxFpxyn+r
8EEU3XIxrhRpNxD6t5sdY3izQN2Ug7QCyhdDklC6IUFYaapz3rPBN48wNPVFueAv9VEZ/zIH8Ehj
OSApkcdZbzvijZRHd9Y/EZNjkiR59FSNjKSzh/qx7xr9H09RbsNuy5uVvvfZYwq+Jy4WUfHiKxCy
omkO0VY+zB8suQ2js1BmYXPROMUV33DHFi8mFkAr2TB5hHULJidy3HiMjumwNpsREkU7HCCsJxEY
RoCEMUnGFsIqo7xTOv/LcaGRiAuGcMnyNSME9kf+1olGKgNPWA4Gh4mXcwEtDbSMCyFh1jIdFWdJ
xI6Knn/q+9zvrSQqqnoPwWg03ll1OzysxJY601sxecEqxdiefg4hXU4NpUefSTDGxcE60LXjxOKY
5qXGaayz2pETZmemHcYIIZqnpP4XkgyFS7fs8jUfG5KnpyQZmf3+4cVy9DBoepQZTnpaoU5oIUfd
KqjdrxH1J8PGxNC31gwF5tpk1W54mM5QfLBYTmkwy8dgK7lq4GfxrDv5DVSJV/KLRdixDGNSIpuH
fKnlxEdcf5hNA+edxOP8vWGzJZccgx/8ds3b1sMAFL9LYe+mWaTQTBAyPhOarif2YJsh8SIDyaLK
BkcqByk3ru6gur12rTBCMGHqRMiT+7L68wSnawau0Hkhl49QCGaniKjZi/VE3FVYuM6R9Q8HCItP
k0ytqJoe+2HuH5+IFGhu14DNO1tr61j0ddVPAOyhKQN6DKRr699ODHk3kR+3VMVRFaizPh93/e3I
4/q+MAu2VPGrONpAOY/86mGQ30qO+EE2yzoRkYJ/LaiNqFTOiJsFeoGyYvTZ3ybBACGt4j0+VGgd
SvgViBpHLQH6SW+n2xcOJE57gnfW59yXPlR/eH35PQn7ibQTHN42ubNxyrGdWlvwYvmjQChv1YJl
g/zsNltnvvi5gzKKyNdWmQFdclwRBm3gC2f0UYt0kDmCwi/JkyBMgkohax84LitlFrkXBo3i2cnI
w32T6nYWjHRzcMf9RTzV1SYkUPCTysdZWw0g++PtEdbecYajMD4/nBI8lAWXpODimdFQ9UVGjvEA
OI6ZMXNJwj7X6k8ns7ztCvUO5fzbZEXNn7ZtO17OIpkhaDjdGNx45/o7rXva3sC9NqirKYO5Z9V3
6IIjCfI8q+59G9R8JquFKBPAGNDFqjuIOmdwyndot5jcx0BQ0e4Kn6VqhprweKCySZ1kk56O+Klo
64jxEWjcxZiU1upBcpyFRQMTMvSJZUnSSrBIYlVs5ufXH9i9Mci6FtYzAcMk0+TN9fw2V11xgddW
8aV7pS5LqL4Tv+BJuh6N4BdWmccoPjhLR6v3jsSSVKxcBb84qSEHOEeQO0jHqSz0ehr5azrT0WdH
5ZuovcC6IkShldOHbMGMEEDhmVL4fOSGx+VsGKy/oK3GITTBrt7ShXun2Qw44UBtSwMY08gqJvAS
TeysePOYZbQ7jykb4iePgKmcTrUBjbbSOJBEbMR6RomTAMf0XlFYLtMLfmQtIINkdlI5KChBgaGD
DmvJu5KJO17Fn94z41IhX58+jJRX+oYEXXNwTDBF4TUIm0xRPTbh+upBYAuydXE2iXMdB49XwxdG
BGugyQPIlM12JcsR0g6zisCfASy7wuAp3ed0WTUTbHW03Z4M8tNwKvaooJfoDzI3n0ZEnvYjOL1p
NF5gUVWm+xmHF5X/HSkInvEJrS2PQ853qetF0Y9qxRE0J2RGE5UwZcM1dY8osOeVQCdc2EDSBAJz
HflSjvJ3+0DiSZNrouonctmjqFaAKHfoSUecIcohAKswxvNrmPVeGX6jTSHt/ET0ueVbu5ccPmhP
6pvYYnhhfnjcj/zyRO7KMHQrILlmBl1laq0180nnV/OWrAWq4G5V/HmEOUqkyTkuW3xuh9QzI7Gf
ARC4oycuN4rUvu2SsjgI9IKXBJiw6Fv0c2Ugdq2wH7mm3SmiGC/bR2mAWSnIxv5B5hglMx1yKJu2
mVnu2Q8C8w/IafMlgk7QMvRs5oT+wz5x92PAtuO4/MsdNmKmvj39BJAT0zrTQauWoqO1UntO9KYS
snmltglmnPn9DoxZeuxfJrbbC4Fb7EamoUBCPBWy0KXN5uqZzR+T2gUJdF/yeLvGxE3NV1JrC/+Q
jy57S5MHhQy7nEMZcrrwoPYbxpuREZXeeBnDJo9WrsyyekEr4w4OryzMvgeSBz9via9R9KSgIoHq
2xIO0Qq+nqQeukffV/BdUCom6VuyEAI97Ty1DBvGokbvV6jRsq90dVd28Hu7Nn8wOZ+c1JfJn1Cm
P7iQ7/qnBgbwM+Dqq5505UgX7ylZ4CzYzXelgDga2aYqGmZFgbgba3+a+H9pTdWGKWZnjb2g3QkX
Ba2yMl3OwCXu4OF11ktTknkLRkp0jSrlgKSIxgBUk58X90+QqbW/x6ccwlOHkZTZywNw80mP43eG
lFrYQd8AK9d6H/7riTgI1+cb3PfvEki178Ewvjt+HGBcs5y8Uj4bOf9C+nlUTRaB/h/TmEnvarxM
e57/sJ8Nci+/R9jgibyuqeJA/d3PVtezNPO52/E0d12xfdDhBw8GDd+vM7c0GBaPlK4Ub64vHYYU
X03yBOfgjdqxS9E4dzNQU+673NksrwKzGgsKB5/kg/GD4srHuVoSuWtKxnLG0rBW8OloNv50LHvk
wGgIzwEdUj2AZE9iDM3M4D5MizUaBfotZDKK4wrC6+jbo1awiTVXvJeQ52nmDW/SpqtEc10s4LRN
QpLkG1a45TxIi0GNOZ8dactLrs8Z+zwhxv7AncBM5AJAMLzYt6/KiCe2bDna3AdYTpOUTRAyUrC7
e+M08zHIxE7wn/hZ3ZwoXbEtxBDpn4O7/jBOnqyR6XZXOr6SoB3QbSCKfwrhayDgxvwUSCqBmrTN
RZC7iT5fqIZ8S39I5WNkQLZJlwCo/AVogAykfM7Wg7FSI6hLIbywHIeRA0tzzvXBg3IF1jyU2wLj
jYNVXqsyMmkZNYOfsO0j0OLi2sln7+qc4nrc/l11IhOzF9sGFLxJzkD67/DpqTU0eLMkrVhnrseK
o2D8Lk/+heKsLD599m9nWC9e9xdzL9tBAw65bL2cGO5CjJtTnP4VUCYqvVsS+Wupzt9/oTij/kmv
JY9+OFFF0y6g7Ghhp8IpDar+MBYB2Txp7oiZ6Sp8lvoLHwSVgH+paXSUITr65rYeK030p7DoFHou
WBnn3j9qE6F8CuLHLnpbMF7Kc/RZD19dcrdn/4Urn1RGEhuYWqB1ToJ+oxAVht6j5TPyfoXFD9g6
ybDrP6+hr6+Nq9bODMxEAwsLA8KSqPNFtssbJi4hz7l9XqtN2LdKlMEYB2rG09kvlK+W16ZQm8EA
EbFHsJWCdXmOAR8V8Vb3Q2geW21/u3/JM6bjxn4sVLxWzqKulFCFw2+wk/HDepmdGbOlew6hNSL3
/BtOvFYYrXaG5j7nlTB9BGW4jDu8kdjHSvKEP8508TESdzcU5vPHpgG06hmiTJ+X+zCGx5Mr+wb8
RCxNb7vGNptLARgEPyCQPwbufpmqvZkLzVul8tj/RzQRhYfytq/pdwn8Um92J1Jqv3q+Qr5NRovW
ChJnVWFdppAojFvk9HiUb6Th6aextjSom+bmnq+kczxED/Q2jdSPwiczs9j46NH6jY+D0yk2AQsS
OUlkXs/XSL2/WqP56jZ+a8nvx2rNPibuBMo8bDq/BRX7Ka+Ky/sfuzFdUKCGob2dYB/cj4NlzwoJ
/rBg6mk0lgxACZKE0STHlkDFJIUvFErHLiQHYbD+h84wueGMc9kTkepTW0oydt3e2Cm3FjZkpc4X
GYkGaHS7QkPhgkF8gyZcG4IcWMTLmwke0etgLDMtsB7zVe3M6lPAjCNmIQxjEIdjq4atyvB00rRO
eyNOmDlVfq+DKAHgCYCYIXbMB9fOKsJTdhUrs2X9r3CrtmzsvgS+SizgaFW8Mt2DwwUia6qTtaJL
Y3J/V436wgzfedOT11+kWp7IWVUR/3XlpmWga4hVuj5nFGrBL+rtGRXLuJbmS5+KqcWf1oIJCpWI
vrCa1QUhvgOXiY+p84Vxt/1lNjDRbpLqKuN7VBHEyxIJHgRrr/OI0lcMr5AWWVsN+N7MJqqKGlUr
Bei5zcsxvy3Omm9F3cNRBNXeblzf1hg0kyFdHxQ2Qwe27ojrwj/dQx/yLB7xTQ5MntHg7d0/A5/c
XhtEkc5nAGzGia/MQIlGfK3OTf8BcBoVmKfp+J1gLF4fRY8rjKdiPHZ0+RIuWpQy5TuT2JoYZYIx
qmjYy6wzrGPa7/V5FX5iu8kR8oJQi/nHDndTqmG3JLypEImZFAzVVEuDXyO3+CAwbwTRwYZICKSb
WcTZw35YVQk5rOwwj57ibMqa0psrZPiZHG9mP6LGN2bf7kx6NFbfSbIXQiy+sUnN3uC3Ltj1z6di
h9ZHeZ646lfnDSxX5qyyzl/0jLRtkzs3s7cFSvenXhhYhBD6aaunULMQKoty0QBTSU/7U/MoOvZg
bvHh7qTRIZlAj5ff9yo3uT+za8GTBBf720nNyTNCtV+kyCEYF2hUeVLXgGASFiOWQObw9FOMYA39
J6xf3G0MSx7U+dO4m9jtOQloBjOMNqiVC8rCOrHQrU/m9VO1DdvwfmQclmdNBHeVVwaVHRr+HT6B
416IoQEoqolT8KT8EFb/dNP4504/IgU1PWjfuvIfUB7hpli+S9lZiI7NzG/hBiy2AZr4MIQo0vzF
RUfyX/Wo92pFrcOCUKFU+f51XU6j9XeBxos2eTj0HLG+HzNImYcnk2J/EexvSxNtkmvw2YxHlIZc
xnT9HpAk7g85kDQGPI9r0XKjkgozBnynNfE7yxtl/WBcDq+Wem47nY9tLaAE4bLIOfMk2u116DVD
MKse9pYYcM5yl91G8yVVdGDSIEi14Zx9jK4WzsV6J3cxjeNKmahnHDc688zo9fA+qcjmr75UkF/7
lDRdyxVwEdwX56T0ZpuVV9ggJEbnQMYHk+Tz9QmhZB/oamnJVmSNhIdqv5XFyVn37DUmCOjph3Wm
exqinR3B8i+0+xXxlilKA7w3WL7f5v0JaTcnz8L4aZntiHgNM7/esaFt6JnL2YOm09j/Nis4e5VO
L9c6RZ7zArqdcEzX+VCmBJ9hxXydWemmRQwzNaAwBYs02lcg1DI6L2cFdiqxsWCfn/QeQEhLgjUp
vHgCS2p4gzFf4bqGJ0bXylVQqeBgz13R4FsSPe0vVEoZFMgvCaEmdXB2HaqSA7CXEkKzLf71iKCN
torKW0kf+xXEErhzTBqy/ErJ+Fn+rtqQiREVbpO3ZY7134+BB6jnL/cyuaPO3bbrvCrG1/JMmRQe
sO0tdXgDCjwooLHm7KbojZ0dWIkE289oL2nM1ZqwPgNOno7DVcG/CK0onkuZB+vINaMuWZ5cDMPY
0aHLwUnae2BAzAy5UFyPOEdmaeqFllXTTjAcAb4xIOXrXaSk8YwMTsCV0/tiPhrjelBP52/L62/h
IJ73McE6r44gjNWsQTgdf+iQJ0IwGumTzQablHnfLaouC84S7bmmu9Vd5l1PoktwKTgiEnjiihgV
5OwXR5ExPyGAtZzYnJ0dJhuvbVFX6JIYqLKS/hpZNNhMNL4It9heKoDdmzrmV4oUo8sW3V38H6yL
BOCe2yaRtLFUzsY75jwowpPf+P8e3s2CHdutuuvPAvJeSsrme2GIuS9kma2WNslk7LYGDHG3fSc2
jDw+LxWTirvM2Q9AdfPFGhciaVNsgaIAUgDTNm38mBSYD/Llie9emKBivFjaYKLidXT7nXGJADIz
AmSRiz4LpicTozMBHNZjwEUlXM+Un0odajqqt4C3o+HRLOQl8CwYKCbxklEqsjFrnXag1zc7fQNW
3GAlOoLhm3vTjuhDrvRHEqVEa24B6Ho8RNcteVwtN3LXHo8EzAutObgf3E4ixzYsTbU5H4ErAwTc
wTqwwuUC+9eETyvUuJpVn6+6zZmVIWnysnt+0o/eEbCXeJ7ZyBXZfXytgTTD/orBJPDgf4JVzA66
1qDTCKEh3DZoDmSJUp2FElryBx9Gvv8dHnUh2Z+iiXmMbtfcre3WOzm3rmQEKgDJ89qTCdmpXOy9
GxJiLL833iOx5mn0Chbva+732Vpuwe3bVJSxx3Ws5YR4vA5W90w1l+XSWdBcigOaxMS/BKXtgisB
vSdrkuGRAGa4aikWqR7KRElGyPaVjV66cXJQ5rAHHqRQL5HyrDNuJzeBgXlZ4ODXjPWeKlwwGsCm
Huu8rDBjEubR+JPA4hJkxmwMiuG9E3kYseKq0M9wHYyGMjiwSH8MuYzL8g8F+AtOeUyoEE0OenCG
wHk6VzyUZNUvvXgP5R0cmNMr/m6FgJ8EdOW7fdzR516cH96v8CaOD/8wWpgHxyztFYA/rsMSA8vm
soejmsM8smZWz+YJViOyj7jL7NOLEPY5QVwyLKmVJUQmb4LMKJwllkTAgHaYsTuuKvqwrzCPkcDE
hxiexPhCGBnp6dgmzrlF6CH8H27qgDp0aKJKYqAPYdTBe4SyEe9z6HXKF6Ya7Zd5qcJKdhQ0YEom
DGL20fbLmGRnI9TRikdFYW3cVr5yQPtqE4WWNA0m3PhNhmK7LQ3Sul36fQPpty5c9ZUX6n+/EEpI
Kv5dmwVPMMhHEceRFWsQBB0QcdOpvYuL39fFIH3dFFpuE+KfjMf0a5GXyBfJaIfhx7yLcirNySXy
WMJ00V6K4fIQ7Nxge/PcYEkJ6ttfldm6PBThNFplrpqYQysv+cBGvf+5m1UypaV/Y1SNybwrQ7iJ
FlYYuc0hKgEojMIsXBp6lJiNBl5I6VU8xU2mf0S+Fx//9j3HmroQsCEfPJXVriMdulXMMS+ur4jL
/bwOzWZo/cWHpsT1HlBUFPsFxLpUpcdhWGmfSn3576au2mtFr5Ff1JVb0ENALh5qkVm2R3eePnqQ
7PN3uO92NGCYLLwGyzcu1KixZP9V7UCCoxX1rydkyI+n9nLF8INQ/OGJE6echLSlhytGvFVBHR7S
CDwAT/ZpbM7tJ0/skwyaFXQCxOO9ONOtez0LfKWLbUXHA5ROXNaNK4P3bbV+2MwM+hwYJHjIOlnL
/e2+yXd26zAXTeqH9ELw7g+iZ3+xtroxKROJAmYqQ3xnkcYWX9T+j2WXAtuNcJEMFy1DJw/jugjJ
Hd3EDI8ZwxrgwAklUXuNUhu9wuk+u5Q3uSIdVKbmcFxPBmwOtIuI/vhYj5NZ6NiH0CwuOOgxY6ja
lji5Th+IIoi98gH0bvGZUIby1WuIdIiPh99NLWtZzVu9RlyZ2BLzsp0/4JA7TcvGD01P80TX3Uuh
dNW1Jp5/qpSYNxNCfXzqpTsDF4dTWnMHxMIRpAzJUZ6XpyR60r4YvvZTwngN+8JWXgJeT1nYAk8X
Zs2uAWMWghDJGFgXHS9RqCwzTio+8Q6v2OHCIzFRa5FI8M/anIhUblgGN4zxp/ie17IClk1MARts
BXBX1b/+iTNw0JYGTq0DA4jeZCq367e4+C0MaNVAYWIQreCUxQM7m+XSuXDzAqoWFv+1g5zd0+jD
/KeFsclvUb0Pa6IWVgXkYB04bzHharU5mL/jGZzcAlbZefCcRk3URUFWqf+tC1FKhm+cpuYHw5wp
WQ4soC8tXLie533me4E+zs69683U276Rxl3qY3ZhwmZogwcTmy3tlJyif6tC3KCcWYWnrjsE8WTv
0kHtJ4WOeI1/OH+sfGBw4cZQaYt6k7jaOFRaptitU2hu3vSSqAWUwAUVUCVQYEoevlRkkPWAQFhH
TalqGOQNQqc6ORUyE6n8cgdOK/tgvaYbMyxqKio5z2i7LPgo+49Tuj0qO4sZzsDKm+qc1BTyTOpA
HCZP8sTr1TkFSTtZ5QI1icadUOju782DFVsnvrZVx6zoInNB/zciKmXfrfar/GzNydXB5NFkCzw9
XUWnh3drah3iaGrGQPLeqyiFTHzF6ELL/dtlkD+8YhZjTwdER5oMr579q3yE3tUQxVS4V1bj04NH
umzdqGDJoK0IfLxAzgfQbRSGivUrfHYEAg3Dqi7B1MfX7cR97Q5GMhGiMYvVhvVDSaI+1Wp2ouPW
DJexwbK5DLqRlH93B3eb+qvXBQA/Iq4qtmNN0ZKLF0vb78NSswSY82zQM52UkIFBKc+ff2UJhqnR
MojWGrwJTuqe6L39P39+zJL+fmW6BOKFmUhLjdVfSxzKqtDLv1J4KzcobAX3oym61peKM9qfUYGB
OkvyOEvW6waLOBk5aFPqD/PsAlGCnu2cwX60anOqH8JgkSH97jC5edPSMqUk2oyB0ICcPC2dNQLK
Ct7O+Fqwk0naNfVv5Qi8ATBuksSoYcFGxMFWlZ1nFQFFEYAzZMqoQfSG2YZoEPJDiR3rqtDuEuOn
6kWPbtc0iOzq0ePeoA6JXKlpDpC6OHDG9d/ZyPAdcEKU46F9J45wFkiJPlmGYTcYX8EmaW0epmvE
zc2OXA4N8B99iG2G3jM9JBfJYpgW90j+jF7cD+vquy/MD5yKTV8vQoapWP+bITeB2ZTmtU9C2FXT
3Q3IWHsLKkgDj8hBPcTVXR8djztkbP8IGh0kSF52BTp00evMeTiZaTQo/2t0+ghfJOIZr59z0jF8
tnEYThxP3yvbL9H+wm1g7/8th7h7V8tcjlaTw1DplzYJMNbzM4L7YtpLiYuAGFlbxeyOrCEJW7mZ
U9/3ZiF7YrI6rQPZv0nv3DBJ+CzTCARMgohJ9WRkIpQggAp/a3jHmLe3/LzDM96q7Tj2lCq0Z9oa
/f4WoOc1DawQ2Dm1scwtCt3L5WuHMn2/DbgNVoGpEvvaDLhitElaj5d6nVSc1hekhuE42JxxK4nO
h2ODDc3IXdcFUhI9aNLUFCjChDoUjxl/S2RSp0OJR/Cf3wxd04EM/qLuj1SIh+yttdwEinGor0rJ
s+0+H5T/r6lIevhZQ7cUWmnnejLtj3FvbUGlcody9fil4n6B6QeQFhotiz2nR398Oje+NBCRha2A
QvNWOcU1KGUCaR3uc9tx687vf6KL/5n6W6Nia0mDTjo5k8VYigoFfuQhICn5KXpVhJwX11UFuXAl
yPUzo5yvP83HfT7Xxm3HOCZvScd8H2n3yTAVMHGFnzJ3glfjRaUpCxx2dkhSBSORMsPVl/TbYgVQ
kNR51/YrB34kZMrpmgA3W6Nab0iavCGwkUsQMs2IvSLvMKknfzOIRTVfmBvD1FmipNCMlrDBk+JY
ABHRf9MTx79QNgnoor7Tqjj7kxETIbx7pf9GgF9caSje38E0nTNnv/upY3LHWt76iN4ITwVuP9u1
AVvpzH4Q01ymLfGHgKZMs8MpRXcsUbbFDRk6JLPSZA636dUXO1hRS8lKEcLZAGJY/fKpIsjUKWF7
VwO1vLyvQ1Xk7SREzD4mAOI14mOQMIfjSeb+fXMVcDbVoEQo/7+sQ4azkaM3DFiS8fX3DicBta+l
tyhot8qQ0P1/UsRlEUEQ1p6gbSKLrH+rKn8dzqit4h5YHvzWh+BnfJBLthnl6KZ2bG5JjjYXXcI6
7YseSYnV64u6B7xe0TbSnfCh6Q9hJtJnEY/1y1QsRJTnTWYss3bvoDUKYW2re5fHkGJv4u/ulF0e
3QJFVJmAjL3ColxRMWTqCGVu1jaWp6h9ixxkuN4Q5M/6yuHGStOUeys/Y0MevARlqm6TOhVGVOvq
mVuS5Sl7wVDJUudzBOJGSRGX+XZ4vXcbO7Mp7OyQ4oVydZ0E6UIV11f7CYA7vH/Bk+if+nXuUET0
akm2nnBwUEyN/Ht/4wglD4FqE750mQSibHVH6ysa9VEy2SEWMTjw1Ryoe5kRDJRe+zMzR6XXQktn
7K4sbz+DG7RXvR+i4323U+R1uKP6AdlaXtL3SL09TJax/x7i/xyscNJU4bZu5sv3HZuPY93xEBwE
cV/NHdc8ohtGBtTmAcMbvhC8yY1+O+plSsFc1jbKxnEz0dIDAN/mgbVHLWsg6BFHTkJVWn07nS9x
TjHbfJ0+fzkIorqTGX7mEXjDQdLTT3JCY4PVG4OL+U5kt0n6XFjGkbyGrWyJ+mbirmPqIa+hyE4w
7ToAdJ/bfV9zFMpuNkxfMXrb4wesfPNCMuhghGm2F14qjhOzHNCJn/KpbsCWWYWCPDn0if97diP7
MRvPAb9NeesW5kal4MPANWBbef3TE7u9VygBQJNNNk+BXDYipj/RyGUqEZnSHr1xui52Ml0dE5CX
+kdlA55tAtai4DNkrc7FmrB1ur4gixBTB4gAn8SDcU3UJrPRe8gdU825bfndTiIxIa6I7vB00Wqo
TFG0+VQG3k0HT8Fmg6IfxSy0czB/EtUGG824PrzJZuTciyvplDaosL4gsTPr3phe2zUbewR9QqxW
jdXi4mcwvPr/cIkljaJoxm68bg1ks/E4H4QRP7g6jR6NCATgP+z9EDil/ktu9oG24j5EGaqAwuSh
ACHLWXCAD+plnAQtR/2Qzvotgjd0KSVJCGipGkmjeUAHW6/LqeF7WiC+gCzp6YoaO9tmXR9PalHh
ypi1kB09/RrYoSBOwzRWa3PQ31+D2wXQR5SqV8V+p7vYij/11njJI2jalrJoL8h3eLNJ2CO/+9CG
M+CRY16BUkQD/JLuGVl/WN1HnbI+quX9tShVzbBG3InHqQF0Jn+BxrcbYPdS/dE/NwsDVR1wl9Y3
QLVsII8F+V/XRrfBjkQHkCu6URgjMowPql3NwWEuKW4KT+/io6t2CfoeDnVAtQ7lSFQXiHnxecLQ
Q0te+rSDGTAbAi1VEScGnpe/L6BqIzp9ovNneozVF/kFMRRt73QUvP2DIBzfmzuPtsxa5Wy2gutJ
XBeGNHdEyZ4LItaO5aaDgkU6MWIK3MHXOFkZ8bEL01YQauBFpw/RoaylyrJOn8cn+a6MYmXZk94/
EABCPInEBPLttD2o3swp6UzRzxYz8gs6Xv9CP48Ij2bHJ3HExBCgQl8SI9T00bsqf2T1e2mCsiqp
VkBugx3J/v2Biv7dvWU3S32410gSKDueYR8Fr9/E3tvdnWDg4Aa/VduEeit9s9RlrDjUajZzQaXw
Dli5YRwf6ZxKr1XOgdRK0W+phnNSBKg4/N/D673iteXKoV4nhRqrhxnSYWjkMtDPHn6RqOxAngvT
TvPKj6aHmbptlmgjDNlif8wzsynasVAROAZAg0vK+VRh+ZbaSALoE9xvFouAKMrUUs+9JkBKnZYM
QM9S0np8G/0teUXDZxADDpDFg0oCf3F/NhCuN0LL6q3iytYdts1glCPF2B3p3gS/qEnCMaG3Cift
3mb/K0ZN64n+tUQzFMiYaEWsNPiz4TR99MewWoYQ2vhk4KzlP9zOzRC9OtV9RtfYNLzHJmNL0ar3
V5JGfaBcjt7kTJG1hRHnpTEw1O5W1VkWcGPx/OzTz+/mOgMaeLeoJzqO73VM2SFyl2QQ+RGl0dbx
tfP3Ii7Tj8IJsl0WkqsNHt4ohwcQQwVP7Va3FQa0QfwPHDlfY9zXj1dIep29I0A6o2+id/tdtf45
SrwiukVu3Yl+DtV5VsoWXGVHS8uuPt3ADT31XJyeHlgruM/pkyVQAp6aZiyx0jQSLlF96FPWoQeP
dlDIkm9yARpBe4Dq94+Ab4WkAT/eBYSE1Lx4FBR3FWA5xGQ9XW15x2cVNzEiILCO9W/OLFP2Cldj
L4SETDZ1X0bSm9Ai
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
