INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T65
INFO: [VRFC 10-311] analyzing module T65_ALU
INFO: [VRFC 10-311] analyzing module cpu_2A03
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
