project:
  title: "D Flip Flop"
  author: "ay5876"
  description: "Edge-triggered D flip-flop"
  language: "Verilog"
  clock_hz: 100000000
  tiles: "1x1"
  top_module: "tt_um_ay5876_d_flip_flop"
  source_files:
    - "tt_um_ay5876_d_flip_flop.v"

pinout:
  ui[0]: din
  ui[1]: n_rst
  ui[2]: unused
  ui[3]: unused
  ui[4]: unused
  ui[5]: unused
  ui[6]: unused
  ui[7]: unused

  uo[0]: q
  uo[1]: unused
  uo[2]: unused
  uo[3]: unused
  uo[4]: unused
  uo[5]: unused
  uo[6]: unused
  uo[7]: unused

  uio[0]: unused
  uio[1]: unused
  uio[2]: unused
  uio[3]: unused
  uio[4]: unused
  uio[5]: unused
  uio[6]: unused
  uio[7]: unused

  clk: clk
  rst_n: rst_n
