$date
	Sun Oct 23 09:58:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#510639
b1010 !
1"
#510642
b1010 &
b1010 %
1$
#510643
0"
#510646
b101 &
b101 %
#510650
b10000 &
b10000 %
#510654
b1000 &
b1000 %
#510658
b100 &
b100 %
#510662
b10 &
b10 %
#510666
b1 &
b1 %
1#
#510670
b0 &
0#
b0 %
0$
#1506385
b1011 !
1"
#1506386
b1011 &
b1011 %
1$
#1506387
0"
#1506390
b100010 &
b100010 %
#1506394
b10001 &
b10001 %
#1506398
b110100 &
b110100 %
#1506402
b11010 &
b11010 %
#1506406
b1101 &
b1101 %
#1506410
b101000 &
b101000 %
#1506414
b10100 &
b10100 %
#1506418
b1010 &
b1010 %
#1506422
b101 &
b101 %
#1506426
b10000 &
b10000 %
#1506430
b1000 &
b1000 %
#1506434
b100 &
b100 %
#1506438
b10 &
b10 %
#1506442
b1 &
b1 %
1#
#1506446
b0 &
0#
b0 %
0$
#2498350
b11010 &
b11010 %
1$
b11010 !
1"
#2498351
0"
#2498354
b1101 &
b1101 %
#2498358
b101000 &
b101000 %
#2498362
b10100 &
b10100 %
#2498366
b1010 &
b1010 %
#2498370
b101 &
b101 %
#2498374
b10000 &
b10000 %
#2498378
b1000 &
b1000 %
#2498382
b100 &
b100 %
#2498386
b10 &
b10 %
#2498390
b1 &
1#
b1 %
#2498394
b0 &
b0 %
0#
0$
#4500012
