0.6
2018.3
Dec  7 2018
00:33:28
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1566052374,verilog,,,,glbl,,,,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv,1566052866,systemVerilog,,,,thinpad_min_sopc_tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,1566052374,verilog,,,,,,,,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v,,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v,,if_id,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,inst_rom,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,mem,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,mem_wb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v,,pc_reg,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v,1566052374,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_min_sopc.v,,regfile,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_min_sopc.v,1566052696,verilog,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v,,thinpad_min_sopc,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v,1566052374,verilog,,,C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
