# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/CPU.v" \
"../../../../Lab5.srcs/sources_1/new/Cache.v" \
"../../../../Lab5.srcs/sources_1/new/main_memory.v" \
"../../../../Lab5.srcs/sources_1/new/top.v" \
"../../../../Lab5.srcs/sim_1/new/CacheTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
