{"Source Block": ["oh/gpio/hdl/gpio.v@87:97@HdlStmAssign", "\t\t    .dstaddr_in\t\t(dstaddr_in[AW-1:0]),\n\t\t    .srcaddr_in\t\t(srcaddr_in[AW-1:0]),\n\t\t    .data_in\t\t(data_in[AW-1:0]));\n\n   assign reg_write      = reg_access & write_in;\n   assign reg_read       = reg_access & ~write_in;\n\n   assign odata_write     = reg_write & (dstaddr_in[7:2]==`GPIO_ODATA);\n   assign odataand_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAAND);\n   assign odataorr_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAORR);\n   assign odataxor_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAXOR);\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@86:96", "\t\t    .ctrlmode_in\t(ctrlmode_in[4:0]),\n\t\t    .dstaddr_in\t\t(dstaddr_in[AW-1:0]),\n\t\t    .srcaddr_in\t\t(srcaddr_in[AW-1:0]),\n\t\t    .data_in\t\t(data_in[AW-1:0]));\n\n   assign reg_write      = reg_access & write_in;\n   assign reg_read       = reg_access & ~write_in;\n\n   assign odata_write     = reg_write & (dstaddr_in[7:2]==`GPIO_ODATA);\n   assign odataand_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAAND);\n   assign odataorr_write  = reg_write & (dstaddr_in[7:2]==`GPIO_ODATAORR);\n"]], "Diff Content": {"Delete": [[92, "   assign reg_read       = reg_access & ~write_in;\n"]], "Add": []}}