CAPI=1
[main]
description = "Verilog arbiter"

[verilog]
src_files = src/arbiter.v

[provider]
name = github
user = bmartini
repo = verilog-arbiter
branch = master
