{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654275664570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654275664570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 13:01:04 2022 " "Processing started: Fri Jun 03 13:01:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654275664570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654275664570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab1CEG3156 -c lab1CEG3156_qsim --generate_functional_sim_netlist " "Command: quartus_map lab1CEG3156 -c lab1CEG3156_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654275664570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654275664956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665431 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7bitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7bitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ESPL7counter-rtl " "Found design unit 1: ESPL7counter-rtl" {  } { { "7bitcounter.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/7bitcounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665435 ""} { "Info" "ISGN_ENTITY_NAME" "1 ESPL7counter " "Found entity 1: ESPL7counter" {  } { { "7bitcounter.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/7bitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "threebitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665439 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threebitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "threebitcomparator.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665443 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "threebitcomparator.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "threebitadder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665446 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "threebitadder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665450 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665454 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "jkFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665458 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "jkFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665462 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rspl8reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rspl8reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSPL8Reg-rtl " "Found design unit 1: RSPL8Reg-rtl" {  } { { "RSPL8Reg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/RSPL8Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665465 ""} { "Info" "ISGN_ENTITY_NAME" "1 RSPL8Reg " "Found entity 1: RSPL8Reg" {  } { { "RSPL8Reg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/RSPL8Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665470 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1ceg3156.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1ceg3156.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1CEG3156 " "Found entity 1: lab1CEG3156" {  } { { "lab1CEG3156.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/lab1CEG3156.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665476 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lspl8reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lspl8reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSPL8Reg-rtl " "Found design unit 1: LSPL8Reg-rtl" {  } { { "LSPL8REG.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/LSPL8REG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665480 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSPL8Reg " "Found entity 1: LSPL8Reg" {  } { { "LSPL8REG.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/LSPL8REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_7bit-rtl " "Found design unit 1: MUX2_7bit-rtl" {  } { { "MUX2_7bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_7bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665484 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_7bit " "Found entity 1: MUX2_7bit" {  } { { "MUX2_7bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_7bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadablecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loadablecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loadableCounter " "Found entity 1: loadableCounter" {  } { { "loadableCounter.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/loadableCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665491 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8_bit-rtl " "Found design unit 1: fullAdder8_bit-rtl" {  } { { "fullAdder8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/fullAdder8_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665494 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8_bit " "Found entity 1: fullAdder8_bit" {  } { { "fullAdder8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/fullAdder8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPath-rtl " "Found design unit 1: ControlPath-rtl" {  } { { "ControlPath.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/ControlPath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665498 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPath " "Found entity 1: ControlPath" {  } { { "ControlPath.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/ControlPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8_bit-dataflow " "Found design unit 1: comparator8_bit-dataflow" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665501 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8_bit " "Found entity 1: comparator8_bit" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor8_bit-dataflow " "Found design unit 1: complementor8_bit-dataflow" {  } { { "complementor8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/complementor8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665508 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor8_bit " "Found entity 1: complementor8_bit" {  } { { "complementor8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/complementor8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654275665508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654275665508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1CEG3156 " "Elaborating entity \"lab1CEG3156\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654275665543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:inst " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:inst\"" {  } { { "lab1CEG3156.bdf" "inst" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/lab1CEG3156.bdf" { { 112 520 768 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8_bit DataPath:inst\|comparator8_bit:CompMantissa " "Elaborating entity \"comparator8_bit\" for hierarchy \"DataPath:inst\|comparator8_bit:CompMantissa\"" {  } { { "DataPath.bdf" "CompMantissa" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 144 632 784 256 "CompMantissa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(22) " "VHDL Process Statement warning at comparator8_bit.vhd(22): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654275665559 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(23) " "VHDL Process Statement warning at comparator8_bit.vhd(23): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654275665560 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(24) " "VHDL Process Statement warning at comparator8_bit.vhd(24): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654275665560 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outs comparator8_bit.vhd(13) " "VHDL Process Statement warning at comparator8_bit.vhd(13): inferring latch(es) for signal or variable \"outs\", which holds its previous value in one or more paths through the process" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1654275665560 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[0\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[0\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654275665560 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[1\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[1\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654275665560 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[2\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[2\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654275665564 "|lab1CEG3156|DataPath:inst|comparator8_bit:CompMantissa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSPL8Reg DataPath:inst\|LSPL8Reg:inst25 " "Elaborating entity \"LSPL8Reg\" for hierarchy \"DataPath:inst\|LSPL8Reg:inst25\"" {  } { { "DataPath.bdf" "inst25" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 136 232 432 280 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit DataPath:inst\|LSPL8Reg:inst25\|MUX2_8bit:mux " "Elaborating entity \"MUX2_8bit\" for hierarchy \"DataPath:inst\|LSPL8Reg:inst25\|MUX2_8bit:mux\"" {  } { { "LSPL8REG.vhd" "mux" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/LSPL8REG.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit DataPath:inst\|LSPL8Reg:inst25\|MUX2_8bit:mux\|MUX2_1bit:m0 " "Elaborating entity \"MUX2_1bit\" for hierarchy \"DataPath:inst\|LSPL8Reg:inst25\|MUX2_8bit:mux\|MUX2_1bit:m0\"" {  } { { "MUX2_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/MUX2_8bit.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 DataPath:inst\|LSPL8Reg:inst25\|enARdFF_2:d0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"DataPath:inst\|LSPL8Reg:inst25\|enARdFF_2:d0\"" {  } { { "LSPL8REG.vhd" "d0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/LSPL8REG.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadableCounter DataPath:inst\|loadableCounter:ExpA " "Elaborating entity \"loadableCounter\" for hierarchy \"DataPath:inst\|loadableCounter:ExpA\"" {  } { { "DataPath.bdf" "ExpA" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 152 -72 104 280 "ExpA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESPL7counter DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst " "Elaborating entity \"ESPL7counter\" for hierarchy \"DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst\"" {  } { { "loadableCounter.bdf" "inst" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/loadableCounter.bdf" { { 168 464 680 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jkFF_2 DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst\|jkFF_2:jk0 " "Elaborating entity \"jkFF_2\" for hierarchy \"DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst\|jkFF_2:jk0\"" {  } { { "7bitcounter.vhd" "jk0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/7bitcounter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst\|jkFF_2:jk0\|dFF_2:dFlipFlop " "Elaborating entity \"dFF_2\" for hierarchy \"DataPath:inst\|loadableCounter:ExpA\|ESPL7counter:inst\|jkFF_2:jk0\|dFF_2:dFlipFlop\"" {  } { { "jkFF_2.vhd" "dFlipFlop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/jkFF_2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_7bit DataPath:inst\|loadableCounter:ExpA\|MUX2_7bit:inst1 " "Elaborating entity \"MUX2_7bit\" for hierarchy \"DataPath:inst\|loadableCounter:ExpA\|MUX2_7bit:inst1\"" {  } { { "loadableCounter.bdf" "inst1" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/loadableCounter.bdf" { { 280 272 456 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit DataPath:inst\|MUX2_8bit:inst3 " "Elaborating entity \"MUX2_8bit\" for hierarchy \"DataPath:inst\|MUX2_8bit:inst3\"" {  } { { "DataPath.bdf" "inst3" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 648 712 896 760 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder8_bit DataPath:inst\|fullAdder8_bit:inst " "Elaborating entity \"fullAdder8_bit\" for hierarchy \"DataPath:inst\|fullAdder8_bit:inst\"" {  } { { "DataPath.bdf" "inst" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 536 448 616 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder DataPath:inst\|fullAdder8_bit:inst\|fullAdder:bit0 " "Elaborating entity \"fullAdder\" for hierarchy \"DataPath:inst\|fullAdder8_bit:inst\|fullAdder:bit0\"" {  } { { "fullAdder8_bit.vhd" "bit0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/fullAdder8_bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementor8_bit DataPath:inst\|complementor8_bit:inst20 " "Elaborating entity \"complementor8_bit\" for hierarchy \"DataPath:inst\|complementor8_bit:inst20\"" {  } { { "DataPath.bdf" "inst20" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/DataPath.bdf" { { 584 -72 120 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data complementor8_bit.vhd(16) " "VHDL Process Statement warning at complementor8_bit.vhd(16): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complementor8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/complementor8_bit.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654275665823 "|lab1CEG3156|DataPath:inst|complementor8_bit:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPath ControlPath:inst1 " "Elaborating entity \"ControlPath\" for hierarchy \"ControlPath:inst1\"" {  } { { "lab1CEG3156.bdf" "inst1" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 1/SRC/lab1CEG3156.bdf" { { 176 176 352 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654275665842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654275666028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 13:01:06 2022 " "Processing ended: Fri Jun 03 13:01:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654275666028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654275666028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654275666028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654275666028 ""}
