;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB @121, 106
	SUB @121, 106
	DAT #0, <402
	SUB 12, @10
	JMP 1, -10
	SUB @-127, 101
	SUB @-127, 101
	MOV -7, <-20
	CMP @121, 103
	SUB 12, @10
	SUB #301, 95
	SUB @127, 106
	MOV -1, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @127, 106
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-20
	SUB @-127, 100
	SUB 240, 500
	SLT 102, 10
	ADD 124, 0
	SUB 612, @10
	CMP 20, @12
	SUB #4, <22
	JMZ 7, <-2
	SUB #2, -1
	ADD 30, 9
	CMP @-127, 101
	SUB #4, <22
	SPL 0, <402
	ADD 210, 30
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
