digraph "CFG for '_Z19deInterleave_kernelPfS_P15HIP_vector_typeIfLj2EEiiii' function" {
	label="CFG for '_Z19deInterleave_kernelPfS_P15HIP_vector_typeIfLj2EEiiii' function";

	Node0x5b681d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !4, !invariant.load !5\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %24 = add i32 %22, %23\l  %25 = icmp ult i32 %16, %5\l  %26 = icmp ult i32 %24, %6\l  %27 = and i1 %25, %26\l  br i1 %27, label %28, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5b681d0:s0 -> Node0x5b6bb80;
	Node0x5b681d0:s1 -> Node0x5b6bc10;
	Node0x5b6bb80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = bitcast %struct.HIP_vector_type addrspace(1)* %2 to i8 addrspace(1)*\l  %30 = mul i32 %24, %4\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %29, i64 %31\l  %33 = bitcast i8 addrspace(1)* %32 to %struct.HIP_vector_type addrspace(1)*\l  %34 = zext i32 %16 to i64\l  %35 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %33, i64 %34, i32 0, i32 0, i32 0, i64 0\l  %36 = load float, float addrspace(1)* %35, align 8, !amdgpu.noclobber !5\l  %37 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %33, i64 %34, i32 0, i32 0, i32 0, i64 1\l  %38 = load float, float addrspace(1)* %37, align 4, !amdgpu.noclobber !5\l  %39 = bitcast float addrspace(1)* %0 to i8 addrspace(1)*\l  %40 = mul i32 %24, %3\l  %41 = zext i32 %40 to i64\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %39, i64 %41\l  %43 = bitcast i8 addrspace(1)* %42 to float addrspace(1)*\l  %44 = getelementptr inbounds float, float addrspace(1)* %43, i64 %34\l  store float %36, float addrspace(1)* %44, align 4, !tbaa !7\l  %45 = bitcast float addrspace(1)* %1 to i8 addrspace(1)*\l  %46 = getelementptr inbounds i8, i8 addrspace(1)* %45, i64 %41\l  %47 = bitcast i8 addrspace(1)* %46 to float addrspace(1)*\l  %48 = getelementptr inbounds float, float addrspace(1)* %47, i64 %34\l  store float %38, float addrspace(1)* %48, align 4, !tbaa !7\l  br label %49\l}"];
	Node0x5b6bb80 -> Node0x5b6bc10;
	Node0x5b6bc10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
