// Seed: 1503113227
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
endmodule
program module_1 (
    input uwire id_0
);
  assign id_2 = id_0;
  assign id_3 = id_0;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input logic id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7,
    output logic id_8,
    output tri0 id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14
);
  localparam id_16 = -1;
  real id_17;
  always_ff begin : LABEL_0
    @(posedge (1)) @(posedge 1 - 1 or negedge (id_3)) id_13 = id_6;
  end
  module_0 modCall_1 ();
  always id_8 <= id_4;
  assign id_13 = id_14;
endmodule
