strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f63d63e3610>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f63d63e3210>",
		fillcolor=turquoise,
		label="16:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f63d638ebd0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q != 9))",
		lineno=16];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f63d6383fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f63d66b50d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f63d6396bd0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "16:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f63d66b5e10>",
		fillcolor=turquoise,
		label="14:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f63d6396810>]",
		style=filled,
		typ=Block];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"Leaf_13:AL" -> "13:AL";
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
