Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : FloatingMultiplier_Integration
Version: G-2012.06-SP2
Date   : Fri Mar 10 01:08:38 2017
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: FloatingPointMultiplier1/B[31]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[31]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[31] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/U274/Z (XOR2_X1)               0.01       0.36 f
  FloatingPointMultiplier1/result[31] (FloatingPointMultiplier)
                                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: FloatingPointMultiplier1/B[23]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[23]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[23] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[0] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_0/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[0] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U217/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U210/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[23] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[24]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[24]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[24] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[1] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[1] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_1/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[1] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[1] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U220/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U209/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[24] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[25]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[25]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[25] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[2] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[2] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_2/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[2] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[2] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U219/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U208/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[25] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[26]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[26]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[26] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[3] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[3] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_3/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[3] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[3] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U218/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U207/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[26] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[27]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[27]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[27] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[4] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[4] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_4/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[4] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[4] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U216/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U206/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[27] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[28]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[28]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[28] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[5] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[5] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_5/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[5] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[5] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U215/ZN (AOI22_X1)             0.03       0.42 f
  FloatingPointMultiplier1/U205/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[28] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/B[29]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[29]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[29] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/B[6] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/B[6] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_6/S (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[6] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/add_exponent/Sum[6] (PlusOperatorAdder)
                                                          0.00       0.39 r
  FloatingPointMultiplier1/U214/ZN (AOI22_X1)             0.03       0.43 f
  FloatingPointMultiplier1/U204/ZN (INV_X1)               0.02       0.45 r
  FloatingPointMultiplier1/result[29] (FloatingPointMultiplier)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FloatingPointMultiplier1/A[29]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[30]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/A[29] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/A[6] (PlusOperatorAdder)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/A[6] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_6/CO (FA_X1)
                                                          0.04       0.39 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/U1_7/S (FA_X1)
                                                          0.06       0.45 r
  FloatingPointMultiplier1/add_exponent/add_1_root_add_9_2/SUM[7] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       0.45 r
  FloatingPointMultiplier1/add_exponent/Sum[7] (PlusOperatorAdder)
                                                          0.00       0.45 r
  FloatingPointMultiplier1/U306/ZN (AOI22_X1)             0.03       0.48 f
  FloatingPointMultiplier1/U363/ZN (INV_X1)               0.02       0.51 r
  FloatingPointMultiplier1/result[30] (FloatingPointMultiplier)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: FloatingPointMultiplier1/B[0]
              (internal path startpoint clocked by clk)
  Endpoint: FloatingPointMultiplier1/result[0]
            (internal path endpoint clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FloatingMultiplier_Integration
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.35       0.35 r
  FloatingPointMultiplier1/B[0] (FloatingPointMultiplier)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/mult/B[0] (MultiplierOperator)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/mult/mult_8/B[0] (MultiplierOperator_DW02_mult_0)
                                                          0.00       0.35 r
  FloatingPointMultiplier1/mult/mult_8/U382/ZN (INV_X1)
                                                          0.01       0.36 f
  FloatingPointMultiplier1/mult/mult_8/U182/Z (BUF_X1)
                                                          0.06       0.42 f
  FloatingPointMultiplier1/mult/mult_8/U993/ZN (NOR2_X1)
                                                          0.06       0.48 r
  FloatingPointMultiplier1/mult/mult_8/S1_22_0/S (FA_X1)
                                                          0.08       0.56 r
  FloatingPointMultiplier1/mult/mult_8/FS_1/A[20] (MultiplierOperator_DW01_add_0)
                                                          0.00       0.56 r
  FloatingPointMultiplier1/mult/mult_8/FS_1/SUM[20] (MultiplierOperator_DW01_add_0)
                                                          0.00       0.56 r
  FloatingPointMultiplier1/mult/mult_8/PRODUCT[22] (MultiplierOperator_DW02_mult_0)
                                                          0.00       0.56 r
  FloatingPointMultiplier1/mult/P[22] (MultiplierOperator)
                                                          0.00       0.56 r
  FloatingPointMultiplier1/U197/ZN (AND2_X1)              0.05       0.61 r
  FloatingPointMultiplier1/result[0] (FloatingPointMultiplier)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  output external delay                                  -0.35      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


1
