<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>DSP - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="dsp"><a class="header" href="#dsp">DSP</a></h1>
<h2 id="tile-dsp"><a class="header" href="#tile-dsp">Tile DSP</a></h2>
<p>Cells: 5</p>
<h3 id="bels-dsp_v5"><a class="header" href="#bels-dsp_v5">Bels DSP_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 DSP bel DSP_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DSP[0]</th><th>DSP[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-CLK">CELL[1].IMUX_CLK[0] invert by <a href="#virtex5-DSP-bit-MAIN[1][26][20]">!MAIN[1][26][20]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-CLK">CELL[3].IMUX_CLK[0] invert by <a href="#virtex5-DSP-bit-MAIN[3][26][52]">!MAIN[3][26][52]</a></td></tr>

<tr><td>A[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td><td>CELL[0].IMUX_IMUX[24]</td></tr>

<tr><td>A[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[6]</td><td>CELL[0].IMUX_IMUX[30]</td></tr>

<tr><td>A[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[12]</td><td>CELL[0].IMUX_IMUX[36]</td></tr>

<tr><td>A[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[18]</td><td>CELL[0].IMUX_IMUX[42]</td></tr>

<tr><td>A[4]</td><td>in</td><td>CELL[1].IMUX_IMUX[0]</td><td>CELL[1].IMUX_IMUX[24]</td></tr>

<tr><td>A[5]</td><td>in</td><td>CELL[1].IMUX_IMUX[6]</td><td>CELL[1].IMUX_IMUX[30]</td></tr>

<tr><td>A[6]</td><td>in</td><td>CELL[1].IMUX_IMUX[12]</td><td>CELL[1].IMUX_IMUX[36]</td></tr>

<tr><td>A[7]</td><td>in</td><td>CELL[1].IMUX_IMUX[18]</td><td>CELL[1].IMUX_IMUX[42]</td></tr>

<tr><td>A[8]</td><td>in</td><td>CELL[2].IMUX_IMUX[0]</td><td>CELL[2].IMUX_IMUX[24]</td></tr>

<tr><td>A[9]</td><td>in</td><td>CELL[2].IMUX_IMUX[6]</td><td>CELL[2].IMUX_IMUX[30]</td></tr>

<tr><td>A[10]</td><td>in</td><td>CELL[2].IMUX_IMUX[12]</td><td>CELL[2].IMUX_IMUX[36]</td></tr>

<tr><td>A[11]</td><td>in</td><td>CELL[2].IMUX_IMUX[18]</td><td>CELL[2].IMUX_IMUX[42]</td></tr>

<tr><td>A[12]</td><td>in</td><td>CELL[3].IMUX_IMUX[0]</td><td>CELL[3].IMUX_IMUX[24]</td></tr>

<tr><td>A[13]</td><td>in</td><td>CELL[3].IMUX_IMUX[6]</td><td>CELL[3].IMUX_IMUX[30]</td></tr>

<tr><td>A[14]</td><td>in</td><td>CELL[3].IMUX_IMUX[12]</td><td>CELL[3].IMUX_IMUX[36]</td></tr>

<tr><td>A[15]</td><td>in</td><td>CELL[3].IMUX_IMUX[18]</td><td>CELL[3].IMUX_IMUX[42]</td></tr>

<tr><td>A[16]</td><td>in</td><td>CELL[4].IMUX_IMUX[0]</td><td>CELL[4].IMUX_IMUX[24]</td></tr>

<tr><td>A[17]</td><td>in</td><td>CELL[4].IMUX_IMUX[6]</td><td>CELL[4].IMUX_IMUX[30]</td></tr>

<tr><td>A[18]</td><td>in</td><td>CELL[4].IMUX_IMUX[12]</td><td>CELL[4].IMUX_IMUX[36]</td></tr>

<tr><td>A[19]</td><td>in</td><td>CELL[4].IMUX_IMUX[18]</td><td>CELL[4].IMUX_IMUX[42]</td></tr>

<tr><td>A[20]</td><td>in</td><td>CELL[4].IMUX_IMUX[4]</td><td>CELL[4].IMUX_IMUX[5]</td></tr>

<tr><td>A[21]</td><td>in</td><td>CELL[4].IMUX_IMUX[10]</td><td>CELL[4].IMUX_IMUX[11]</td></tr>

<tr><td>A[22]</td><td>in</td><td>CELL[4].IMUX_IMUX[16]</td><td>CELL[4].IMUX_IMUX[17]</td></tr>

<tr><td>A[23]</td><td>in</td><td>CELL[4].IMUX_IMUX[22]</td><td>CELL[4].IMUX_IMUX[23]</td></tr>

<tr><td>A[24]</td><td>in</td><td>CELL[4].IMUX_IMUX[28]</td><td>CELL[4].IMUX_IMUX[29]</td></tr>

<tr><td>A[25]</td><td>in</td><td>CELL[4].IMUX_IMUX[34]</td><td>CELL[4].IMUX_IMUX[35]</td></tr>

<tr><td>A[26]</td><td>in</td><td>CELL[4].IMUX_IMUX[40]</td><td>CELL[4].IMUX_IMUX[41]</td></tr>

<tr><td>A[27]</td><td>in</td><td>CELL[4].IMUX_IMUX[46]</td><td>CELL[4].IMUX_IMUX[47]</td></tr>

<tr><td>A[28]</td><td>in</td><td>CELL[4].IMUX_IMUX[13]</td><td>CELL[4].IMUX_IMUX[37]</td></tr>

<tr><td>A[29]</td><td>in</td><td>CELL[4].IMUX_IMUX[19]</td><td>CELL[4].IMUX_IMUX[43]</td></tr>

<tr><td>RSTA</td><td>in</td><td>CELL[1].IMUX_CTRL_SITE[3]</td><td>CELL[4].IMUX_CTRL_SITE[3]</td></tr>

<tr><td>CEA1</td><td>in</td><td>CELL[0].IMUX_IMUX[17]</td><td>CELL[0].IMUX_IMUX[41]</td></tr>

<tr><td>CEA2</td><td>in</td><td>CELL[0].IMUX_IMUX[23]</td><td>CELL[0].IMUX_IMUX[47]</td></tr>

<tr><td>B[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[1]</td><td>CELL[0].IMUX_IMUX[25]</td></tr>

<tr><td>B[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[7]</td><td>CELL[0].IMUX_IMUX[31]</td></tr>

<tr><td>B[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[13]</td><td>CELL[0].IMUX_IMUX[37]</td></tr>

<tr><td>B[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[19]</td><td>CELL[0].IMUX_IMUX[43]</td></tr>

<tr><td>B[4]</td><td>in</td><td>CELL[1].IMUX_IMUX[1]</td><td>CELL[1].IMUX_IMUX[25]</td></tr>

<tr><td>B[5]</td><td>in</td><td>CELL[1].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[31]</td></tr>

<tr><td>B[6]</td><td>in</td><td>CELL[1].IMUX_IMUX[13]</td><td>CELL[1].IMUX_IMUX[37]</td></tr>

<tr><td>B[7]</td><td>in</td><td>CELL[1].IMUX_IMUX[19]</td><td>CELL[1].IMUX_IMUX[43]</td></tr>

<tr><td>B[8]</td><td>in</td><td>CELL[2].IMUX_IMUX[1]</td><td>CELL[2].IMUX_IMUX[25]</td></tr>

<tr><td>B[9]</td><td>in</td><td>CELL[2].IMUX_IMUX[7]</td><td>CELL[2].IMUX_IMUX[31]</td></tr>

<tr><td>B[10]</td><td>in</td><td>CELL[2].IMUX_IMUX[13]</td><td>CELL[2].IMUX_IMUX[37]</td></tr>

<tr><td>B[11]</td><td>in</td><td>CELL[2].IMUX_IMUX[19]</td><td>CELL[2].IMUX_IMUX[43]</td></tr>

<tr><td>B[12]</td><td>in</td><td>CELL[3].IMUX_IMUX[1]</td><td>CELL[3].IMUX_IMUX[25]</td></tr>

<tr><td>B[13]</td><td>in</td><td>CELL[3].IMUX_IMUX[7]</td><td>CELL[3].IMUX_IMUX[31]</td></tr>

<tr><td>B[14]</td><td>in</td><td>CELL[3].IMUX_IMUX[13]</td><td>CELL[3].IMUX_IMUX[37]</td></tr>

<tr><td>B[15]</td><td>in</td><td>CELL[3].IMUX_IMUX[19]</td><td>CELL[3].IMUX_IMUX[43]</td></tr>

<tr><td>B[16]</td><td>in</td><td>CELL[4].IMUX_IMUX[1]</td><td>CELL[4].IMUX_IMUX[25]</td></tr>

<tr><td>B[17]</td><td>in</td><td>CELL[4].IMUX_IMUX[7]</td><td>CELL[4].IMUX_IMUX[31]</td></tr>

<tr><td>RSTB</td><td>in</td><td>CELL[1].IMUX_CTRL_SITE[2]</td><td>CELL[4].IMUX_CTRL_SITE[2]</td></tr>

<tr><td>CEB1</td><td>in</td><td>CELL[0].IMUX_IMUX[5]</td><td>CELL[0].IMUX_IMUX[29]</td></tr>

<tr><td>CEB2</td><td>in</td><td>CELL[0].IMUX_IMUX[11]</td><td>CELL[0].IMUX_IMUX[35]</td></tr>

<tr><td>C[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[2]</td><td>CELL[0].IMUX_IMUX[26]</td></tr>

<tr><td>C[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[0].IMUX_IMUX[32]</td></tr>

<tr><td>C[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[14]</td><td>CELL[0].IMUX_IMUX[38]</td></tr>

<tr><td>C[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[20]</td><td>CELL[0].IMUX_IMUX[44]</td></tr>

<tr><td>C[4]</td><td>in</td><td>CELL[1].IMUX_IMUX[2]</td><td>CELL[1].IMUX_IMUX[26]</td></tr>

<tr><td>C[5]</td><td>in</td><td>CELL[1].IMUX_IMUX[8]</td><td>CELL[1].IMUX_IMUX[32]</td></tr>

<tr><td>C[6]</td><td>in</td><td>CELL[1].IMUX_IMUX[14]</td><td>CELL[1].IMUX_IMUX[38]</td></tr>

<tr><td>C[7]</td><td>in</td><td>CELL[1].IMUX_IMUX[20]</td><td>CELL[1].IMUX_IMUX[44]</td></tr>

<tr><td>C[8]</td><td>in</td><td>CELL[2].IMUX_IMUX[2]</td><td>CELL[2].IMUX_IMUX[26]</td></tr>

<tr><td>C[9]</td><td>in</td><td>CELL[2].IMUX_IMUX[8]</td><td>CELL[2].IMUX_IMUX[32]</td></tr>

<tr><td>C[10]</td><td>in</td><td>CELL[2].IMUX_IMUX[14]</td><td>CELL[2].IMUX_IMUX[38]</td></tr>

<tr><td>C[11]</td><td>in</td><td>CELL[2].IMUX_IMUX[20]</td><td>CELL[2].IMUX_IMUX[44]</td></tr>

<tr><td>C[12]</td><td>in</td><td>CELL[3].IMUX_IMUX[2]</td><td>CELL[3].IMUX_IMUX[26]</td></tr>

<tr><td>C[13]</td><td>in</td><td>CELL[3].IMUX_IMUX[8]</td><td>CELL[3].IMUX_IMUX[32]</td></tr>

<tr><td>C[14]</td><td>in</td><td>CELL[3].IMUX_IMUX[14]</td><td>CELL[3].IMUX_IMUX[38]</td></tr>

<tr><td>C[15]</td><td>in</td><td>CELL[3].IMUX_IMUX[20]</td><td>CELL[3].IMUX_IMUX[44]</td></tr>

<tr><td>C[16]</td><td>in</td><td>CELL[4].IMUX_IMUX[2]</td><td>CELL[4].IMUX_IMUX[26]</td></tr>

<tr><td>C[17]</td><td>in</td><td>CELL[4].IMUX_IMUX[8]</td><td>CELL[4].IMUX_IMUX[32]</td></tr>

<tr><td>C[18]</td><td>in</td><td>CELL[4].IMUX_IMUX[14]</td><td>CELL[4].IMUX_IMUX[38]</td></tr>

<tr><td>C[19]</td><td>in</td><td>CELL[4].IMUX_IMUX[20]</td><td>CELL[4].IMUX_IMUX[44]</td></tr>

<tr><td>C[20]</td><td>in</td><td>CELL[0].IMUX_IMUX[3]</td><td>CELL[0].IMUX_IMUX[27]</td></tr>

<tr><td>C[21]</td><td>in</td><td>CELL[0].IMUX_IMUX[9]</td><td>CELL[0].IMUX_IMUX[33]</td></tr>

<tr><td>C[22]</td><td>in</td><td>CELL[0].IMUX_IMUX[15]</td><td>CELL[0].IMUX_IMUX[39]</td></tr>

<tr><td>C[23]</td><td>in</td><td>CELL[0].IMUX_IMUX[21]</td><td>CELL[0].IMUX_IMUX[45]</td></tr>

<tr><td>C[24]</td><td>in</td><td>CELL[1].IMUX_IMUX[3]</td><td>CELL[1].IMUX_IMUX[27]</td></tr>

<tr><td>C[25]</td><td>in</td><td>CELL[1].IMUX_IMUX[9]</td><td>CELL[1].IMUX_IMUX[33]</td></tr>

<tr><td>C[26]</td><td>in</td><td>CELL[1].IMUX_IMUX[15]</td><td>CELL[1].IMUX_IMUX[39]</td></tr>

<tr><td>C[27]</td><td>in</td><td>CELL[1].IMUX_IMUX[21]</td><td>CELL[1].IMUX_IMUX[45]</td></tr>

<tr><td>C[28]</td><td>in</td><td>CELL[2].IMUX_IMUX[3]</td><td>CELL[2].IMUX_IMUX[27]</td></tr>

<tr><td>C[29]</td><td>in</td><td>CELL[2].IMUX_IMUX[9]</td><td>CELL[2].IMUX_IMUX[33]</td></tr>

<tr><td>C[30]</td><td>in</td><td>CELL[2].IMUX_IMUX[15]</td><td>CELL[2].IMUX_IMUX[39]</td></tr>

<tr><td>C[31]</td><td>in</td><td>CELL[2].IMUX_IMUX[21]</td><td>CELL[2].IMUX_IMUX[45]</td></tr>

<tr><td>C[32]</td><td>in</td><td>CELL[3].IMUX_IMUX[3]</td><td>CELL[3].IMUX_IMUX[27]</td></tr>

<tr><td>C[33]</td><td>in</td><td>CELL[3].IMUX_IMUX[9]</td><td>CELL[3].IMUX_IMUX[33]</td></tr>

<tr><td>C[34]</td><td>in</td><td>CELL[3].IMUX_IMUX[15]</td><td>CELL[3].IMUX_IMUX[39]</td></tr>

<tr><td>C[35]</td><td>in</td><td>CELL[3].IMUX_IMUX[21]</td><td>CELL[3].IMUX_IMUX[45]</td></tr>

<tr><td>C[36]</td><td>in</td><td>CELL[4].IMUX_IMUX[3]</td><td>CELL[4].IMUX_IMUX[27]</td></tr>

<tr><td>C[37]</td><td>in</td><td>CELL[4].IMUX_IMUX[9]</td><td>CELL[4].IMUX_IMUX[33]</td></tr>

<tr><td>C[38]</td><td>in</td><td>CELL[4].IMUX_IMUX[15]</td><td>CELL[4].IMUX_IMUX[39]</td></tr>

<tr><td>C[39]</td><td>in</td><td>CELL[4].IMUX_IMUX[21]</td><td>CELL[4].IMUX_IMUX[45]</td></tr>

<tr><td>C[40]</td><td>in</td><td>CELL[0].IMUX_IMUX[4]</td><td>CELL[0].IMUX_IMUX[28]</td></tr>

<tr><td>C[41]</td><td>in</td><td>CELL[0].IMUX_IMUX[10]</td><td>CELL[0].IMUX_IMUX[34]</td></tr>

<tr><td>C[42]</td><td>in</td><td>CELL[0].IMUX_IMUX[16]</td><td>CELL[0].IMUX_IMUX[40]</td></tr>

<tr><td>C[43]</td><td>in</td><td>CELL[0].IMUX_IMUX[22]</td><td>CELL[0].IMUX_IMUX[46]</td></tr>

<tr><td>C[44]</td><td>in</td><td>CELL[1].IMUX_IMUX[4]</td><td>CELL[1].IMUX_IMUX[28]</td></tr>

<tr><td>C[45]</td><td>in</td><td>CELL[1].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[34]</td></tr>

<tr><td>C[46]</td><td>in</td><td>CELL[1].IMUX_IMUX[16]</td><td>CELL[1].IMUX_IMUX[40]</td></tr>

<tr><td>C[47]</td><td>in</td><td>CELL[1].IMUX_IMUX[22]</td><td>CELL[1].IMUX_IMUX[46]</td></tr>

<tr><td>RSTC</td><td>in</td><td>CELL[0].IMUX_CTRL_SITE[3]</td><td>CELL[3].IMUX_CTRL_SITE[3]</td></tr>

<tr><td>CEC</td><td>in</td><td>CELL[2].IMUX_IMUX[23]</td><td>CELL[2].IMUX_IMUX[47]</td></tr>

<tr><td>RSTM</td><td>in</td><td>CELL[1].IMUX_CTRL_SITE[1]</td><td>CELL[4].IMUX_CTRL_SITE[1]</td></tr>

<tr><td>CEM</td><td>in</td><td>CELL[2].IMUX_CTRL_SITE[2]</td><td>CELL[2].IMUX_CTRL_SITE[3]</td></tr>

<tr><td>OPMODE[0]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[0]">CELL[3].IMUX_IMUX[4] invert by <a href="#virtex5-DSP-bit-MAIN[1][27][60]">!MAIN[1][27][60]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[0]">CELL[3].IMUX_IMUX[28] invert by <a href="#virtex5-DSP-bit-MAIN[4][27][40]">!MAIN[4][27][40]</a></td></tr>

<tr><td>OPMODE[1]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[1]">CELL[3].IMUX_IMUX[10] invert by <a href="#virtex5-DSP-bit-MAIN[1][27][61]">!MAIN[1][27][61]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[1]">CELL[3].IMUX_IMUX[34] invert by <a href="#virtex5-DSP-bit-MAIN[4][27][39]">!MAIN[4][27][39]</a></td></tr>

<tr><td>OPMODE[2]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[2]">CELL[3].IMUX_IMUX[16] invert by <a href="#virtex5-DSP-bit-MAIN[1][26][58]">!MAIN[1][26][58]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[2]">CELL[3].IMUX_IMUX[40] invert by <a href="#virtex5-DSP-bit-MAIN[4][26][34]">!MAIN[4][26][34]</a></td></tr>

<tr><td>OPMODE[3]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[3]">CELL[3].IMUX_IMUX[22] invert by <a href="#virtex5-DSP-bit-MAIN[1][26][60]">!MAIN[1][26][60]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[3]">CELL[3].IMUX_IMUX[46] invert by <a href="#virtex5-DSP-bit-MAIN[4][26][36]">!MAIN[4][26][36]</a></td></tr>

<tr><td>OPMODE[4]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[4]">CELL[3].IMUX_IMUX[5] invert by <a href="#virtex5-DSP-bit-MAIN[0][26][30]">!MAIN[0][26][30]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[4]">CELL[3].IMUX_IMUX[29] invert by <a href="#virtex5-DSP-bit-MAIN[2][27][62]">!MAIN[2][27][62]</a></td></tr>

<tr><td>OPMODE[5]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[5]">CELL[3].IMUX_IMUX[11] invert by <a href="#virtex5-DSP-bit-MAIN[0][26][31]">!MAIN[0][26][31]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[5]">CELL[3].IMUX_IMUX[35] invert by <a href="#virtex5-DSP-bit-MAIN[2][27][63]">!MAIN[2][27][63]</a></td></tr>

<tr><td>OPMODE[6]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-OPMODE[6]">CELL[3].IMUX_IMUX[17] invert by <a href="#virtex5-DSP-bit-MAIN[0][27][31]">!MAIN[0][27][31]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-OPMODE[6]">CELL[3].IMUX_IMUX[41] invert by <a href="#virtex5-DSP-bit-MAIN[3][27][0]">!MAIN[3][27][0]</a></td></tr>

<tr><td>CARRYINSEL[0]</td><td>in</td><td>CELL[2].IMUX_IMUX[5]</td><td>CELL[2].IMUX_IMUX[29]</td></tr>

<tr><td>CARRYINSEL[1]</td><td>in</td><td>CELL[2].IMUX_IMUX[11]</td><td>CELL[2].IMUX_IMUX[35]</td></tr>

<tr><td>CARRYINSEL[2]</td><td>in</td><td>CELL[2].IMUX_IMUX[17]</td><td>CELL[2].IMUX_IMUX[41]</td></tr>

<tr><td>RSTCTRL</td><td>in</td><td>CELL[0].IMUX_CTRL_SITE[2]</td><td>CELL[3].IMUX_CTRL_SITE[2]</td></tr>

<tr><td>CECTRL</td><td>in</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[35]</td></tr>

<tr><td>CARRYIN</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-CARRYIN">CELL[3].IMUX_IMUX[23] invert by <a href="#virtex5-DSP-bit-MAIN[0][26][12]">!MAIN[0][26][12]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-CARRYIN">CELL[3].IMUX_IMUX[47] invert by <a href="#virtex5-DSP-bit-MAIN[2][26][42]">!MAIN[2][26][42]</a></td></tr>

<tr><td>RSTALLCARRYIN</td><td>in</td><td>CELL[0].IMUX_CTRL_SITE[0]</td><td>CELL[3].IMUX_CTRL_SITE[0]</td></tr>

<tr><td>CECARRYIN</td><td>in</td><td>CELL[1].IMUX_IMUX[17]</td><td>CELL[1].IMUX_IMUX[41]</td></tr>

<tr><td>CEMULTCARRYIN</td><td>in</td><td>CELL[1].IMUX_IMUX[23]</td><td>CELL[1].IMUX_IMUX[47]</td></tr>

<tr><td>RSTALUMODE</td><td>in</td><td>CELL[0].IMUX_CTRL_SITE[1]</td><td>CELL[3].IMUX_CTRL_SITE[1]</td></tr>

<tr><td>CEALUMODE</td><td>in</td><td>CELL[1].IMUX_IMUX[5]</td><td>CELL[1].IMUX_IMUX[29]</td></tr>

<tr><td>ALUMODE[0]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-ALUMODE[0]">CELL[2].IMUX_IMUX[4] invert by <a href="#virtex5-DSP-bit-MAIN[2][26][29]">!MAIN[2][26][29]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-ALUMODE[0]">CELL[2].IMUX_IMUX[28] invert by <a href="#virtex5-DSP-bit-MAIN[4][26][52]">!MAIN[4][26][52]</a></td></tr>

<tr><td>ALUMODE[1]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-ALUMODE[1]">CELL[2].IMUX_IMUX[10] invert by <a href="#virtex5-DSP-bit-MAIN[2][27][7]">!MAIN[2][27][7]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-ALUMODE[1]">CELL[2].IMUX_IMUX[34] invert by <a href="#virtex5-DSP-bit-MAIN[4][27][51]">!MAIN[4][27][51]</a></td></tr>

<tr><td>ALUMODE[2]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-ALUMODE[2]">CELL[2].IMUX_IMUX[16] invert by <a href="#virtex5-DSP-bit-MAIN[2][26][7]">!MAIN[2][26][7]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-ALUMODE[2]">CELL[2].IMUX_IMUX[40] invert by <a href="#virtex5-DSP-bit-MAIN[4][27][47]">!MAIN[4][27][47]</a></td></tr>

<tr><td>ALUMODE[3]</td><td>in</td><td id="virtex5-DSP-DSP[0]-inpinv-ALUMODE[3]">CELL[2].IMUX_IMUX[22] invert by <a href="#virtex5-DSP-bit-MAIN[2][26][1]">!MAIN[2][26][1]</a></td><td id="virtex5-DSP-DSP[1]-inpinv-ALUMODE[3]">CELL[2].IMUX_IMUX[46] invert by <a href="#virtex5-DSP-bit-MAIN[4][27][46]">!MAIN[4][27][46]</a></td></tr>

<tr><td>RSTP</td><td>in</td><td>CELL[1].IMUX_CTRL_SITE[0]</td><td>CELL[4].IMUX_CTRL_SITE[0]</td></tr>

<tr><td>CEP</td><td>in</td><td>CELL[2].IMUX_CTRL_SITE[0]</td><td>CELL[2].IMUX_CTRL_SITE[1]</td></tr>

<tr><td>LFSREN</td><td>in</td><td>CELL[2].IMUX_BYP_SITE[0]</td><td>CELL[2].IMUX_BYP_SITE[1]</td></tr>

<tr><td>TESTM</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[0]</td><td>CELL[3].IMUX_BYP_SITE[0]</td></tr>

<tr><td>TESTP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[1]</td><td>CELL[3].IMUX_BYP_SITE[1]</td></tr>

<tr><td>SCANINM</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[2]</td><td>CELL[3].IMUX_BYP_SITE[2]</td></tr>

<tr><td>SCANINP</td><td>in</td><td>CELL[1].IMUX_BYP_SITE[3]</td><td>CELL[3].IMUX_BYP_SITE[3]</td></tr>

<tr><td>P[0]</td><td>out</td><td>CELL[0].OUT_BEL[0]</td><td>CELL[0].OUT_BEL[3]</td></tr>

<tr><td>P[1]</td><td>out</td><td>CELL[0].OUT_BEL[6]</td><td>CELL[0].OUT_BEL[9]</td></tr>

<tr><td>P[2]</td><td>out</td><td>CELL[0].OUT_BEL[20]</td><td>CELL[0].OUT_BEL[15]</td></tr>

<tr><td>P[3]</td><td>out</td><td>CELL[0].OUT_BEL[23]</td><td>CELL[0].OUT_BEL[21]</td></tr>

<tr><td>P[4]</td><td>out</td><td>CELL[1].OUT_BEL[0]</td><td>CELL[1].OUT_BEL[3]</td></tr>

<tr><td>P[5]</td><td>out</td><td>CELL[1].OUT_BEL[6]</td><td>CELL[1].OUT_BEL[9]</td></tr>

<tr><td>P[6]</td><td>out</td><td>CELL[1].OUT_BEL[12]</td><td>CELL[1].OUT_BEL[15]</td></tr>

<tr><td>P[7]</td><td>out</td><td>CELL[1].OUT_BEL[18]</td><td>CELL[1].OUT_BEL[21]</td></tr>

<tr><td>P[8]</td><td>out</td><td>CELL[2].OUT_BEL[0]</td><td>CELL[2].OUT_BEL[3]</td></tr>

<tr><td>P[9]</td><td>out</td><td>CELL[2].OUT_BEL[6]</td><td>CELL[2].OUT_BEL[9]</td></tr>

<tr><td>P[10]</td><td>out</td><td>CELL[2].OUT_BEL[12]</td><td>CELL[2].OUT_BEL[15]</td></tr>

<tr><td>P[11]</td><td>out</td><td>CELL[2].OUT_BEL[18]</td><td>CELL[2].OUT_BEL[21]</td></tr>

<tr><td>P[12]</td><td>out</td><td>CELL[3].OUT_BEL[0]</td><td>CELL[3].OUT_BEL[3]</td></tr>

<tr><td>P[13]</td><td>out</td><td>CELL[3].OUT_BEL[6]</td><td>CELL[3].OUT_BEL[9]</td></tr>

<tr><td>P[14]</td><td>out</td><td>CELL[3].OUT_BEL[12]</td><td>CELL[3].OUT_BEL[15]</td></tr>

<tr><td>P[15]</td><td>out</td><td>CELL[3].OUT_BEL[18]</td><td>CELL[3].OUT_BEL[21]</td></tr>

<tr><td>P[16]</td><td>out</td><td>CELL[4].OUT_BEL[0]</td><td>CELL[4].OUT_BEL[3]</td></tr>

<tr><td>P[17]</td><td>out</td><td>CELL[4].OUT_BEL[6]</td><td>CELL[4].OUT_BEL[9]</td></tr>

<tr><td>P[18]</td><td>out</td><td>CELL[4].OUT_BEL[12]</td><td>CELL[4].OUT_BEL[2]</td></tr>

<tr><td>P[19]</td><td>out</td><td>CELL[4].OUT_BEL[18]</td><td>CELL[4].OUT_BEL[21]</td></tr>

<tr><td>P[20]</td><td>out</td><td>CELL[0].OUT_BEL[1]</td><td>CELL[0].OUT_BEL[4]</td></tr>

<tr><td>P[21]</td><td>out</td><td>CELL[0].OUT_BEL[7]</td><td>CELL[0].OUT_BEL[10]</td></tr>

<tr><td>P[22]</td><td>out</td><td>CELL[0].OUT_BEL[13]</td><td>CELL[0].OUT_BEL[16]</td></tr>

<tr><td>P[23]</td><td>out</td><td>CELL[0].OUT_BEL[19]</td><td>CELL[0].OUT_BEL[22]</td></tr>

<tr><td>P[24]</td><td>out</td><td>CELL[1].OUT_BEL[1]</td><td>CELL[1].OUT_BEL[4]</td></tr>

<tr><td>P[25]</td><td>out</td><td>CELL[1].OUT_BEL[7]</td><td>CELL[1].OUT_BEL[10]</td></tr>

<tr><td>P[26]</td><td>out</td><td>CELL[1].OUT_BEL[13]</td><td>CELL[1].OUT_BEL[16]</td></tr>

<tr><td>P[27]</td><td>out</td><td>CELL[1].OUT_BEL[19]</td><td>CELL[1].OUT_BEL[22]</td></tr>

<tr><td>P[28]</td><td>out</td><td>CELL[2].OUT_BEL[1]</td><td>CELL[2].OUT_BEL[4]</td></tr>

<tr><td>P[29]</td><td>out</td><td>CELL[2].OUT_BEL[7]</td><td>CELL[2].OUT_BEL[10]</td></tr>

<tr><td>P[30]</td><td>out</td><td>CELL[2].OUT_BEL[13]</td><td>CELL[2].OUT_BEL[16]</td></tr>

<tr><td>P[31]</td><td>out</td><td>CELL[2].OUT_BEL[19]</td><td>CELL[2].OUT_BEL[22]</td></tr>

<tr><td>P[32]</td><td>out</td><td>CELL[3].OUT_BEL[1]</td><td>CELL[3].OUT_BEL[4]</td></tr>

<tr><td>P[33]</td><td>out</td><td>CELL[3].OUT_BEL[7]</td><td>CELL[3].OUT_BEL[10]</td></tr>

<tr><td>P[34]</td><td>out</td><td>CELL[3].OUT_BEL[13]</td><td>CELL[3].OUT_BEL[16]</td></tr>

<tr><td>P[35]</td><td>out</td><td>CELL[3].OUT_BEL[19]</td><td>CELL[3].OUT_BEL[22]</td></tr>

<tr><td>P[36]</td><td>out</td><td>CELL[4].OUT_BEL[1]</td><td>CELL[4].OUT_BEL[4]</td></tr>

<tr><td>P[37]</td><td>out</td><td>CELL[4].OUT_BEL[7]</td><td>CELL[4].OUT_BEL[10]</td></tr>

<tr><td>P[38]</td><td>out</td><td>CELL[4].OUT_BEL[13]</td><td>CELL[4].OUT_BEL[16]</td></tr>

<tr><td>P[39]</td><td>out</td><td>CELL[4].OUT_BEL[19]</td><td>CELL[4].OUT_BEL[22]</td></tr>

<tr><td>P[40]</td><td>out</td><td>CELL[0].OUT_BEL[2]</td><td>CELL[0].OUT_BEL[5]</td></tr>

<tr><td>P[41]</td><td>out</td><td>CELL[0].OUT_BEL[8]</td><td>CELL[0].OUT_BEL[11]</td></tr>

<tr><td>P[42]</td><td>out</td><td>CELL[0].OUT_BEL[14]</td><td>CELL[0].OUT_BEL[17]</td></tr>

<tr><td>P[43]</td><td>out</td><td>CELL[2].OUT_BEL[2]</td><td>CELL[2].OUT_BEL[5]</td></tr>

<tr><td>P[44]</td><td>out</td><td>CELL[1].OUT_BEL[2]</td><td>CELL[1].OUT_BEL[5]</td></tr>

<tr><td>P[45]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td><td>CELL[1].OUT_BEL[11]</td></tr>

<tr><td>P[46]</td><td>out</td><td>CELL[1].OUT_BEL[14]</td><td>CELL[1].OUT_BEL[17]</td></tr>

<tr><td>P[47]</td><td>out</td><td>CELL[1].OUT_BEL[20]</td><td>CELL[1].OUT_BEL[23]</td></tr>

<tr><td>CARRYOUT[0]</td><td>out</td><td>CELL[3].OUT_BEL[5]</td><td>CELL[3].OUT_BEL[2]</td></tr>

<tr><td>CARRYOUT[1]</td><td>out</td><td>CELL[3].OUT_BEL[11]</td><td>CELL[3].OUT_BEL[8]</td></tr>

<tr><td>CARRYOUT[2]</td><td>out</td><td>CELL[3].OUT_BEL[17]</td><td>CELL[3].OUT_BEL[14]</td></tr>

<tr><td>CARRYOUT[3]</td><td>out</td><td>CELL[3].OUT_BEL[23]</td><td>CELL[3].OUT_BEL[20]</td></tr>

<tr><td>PATTERNDETECT</td><td>out</td><td>CELL[2].OUT_BEL[14]</td><td>CELL[4].OUT_BEL[14]</td></tr>

<tr><td>PATTERNBDETECT</td><td>out</td><td>CELL[2].OUT_BEL[20]</td><td>CELL[4].OUT_BEL[20]</td></tr>

<tr><td>OVERFLOW</td><td>out</td><td>CELL[2].OUT_BEL[11]</td><td>CELL[4].OUT_BEL[11]</td></tr>

<tr><td>UNDERFLOW</td><td>out</td><td>CELL[2].OUT_BEL[8]</td><td>CELL[4].OUT_BEL[8]</td></tr>

<tr><td>SCANOUTM</td><td>out</td><td>CELL[2].OUT_BEL[17]</td><td>CELL[4].OUT_BEL[17]</td></tr>

<tr><td>SCANOUTP</td><td>out</td><td>CELL[2].OUT_BEL[23]</td><td>CELL[4].OUT_BEL[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP bel DSP_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DSP[0]</th><th>DSP[1]</th></tr>

</thead>

<tbody>
<tr><td>AREG</td><td><a href="#virtex5-DSP-DSP[0]-AREG">[enum: DSP_REG2_CASC]</a></td><td><a href="#virtex5-DSP-DSP[1]-AREG">[enum: DSP_REG2_CASC]</a></td></tr>

<tr><td>A_INPUT</td><td><a href="#virtex5-DSP-DSP[0]-A_INPUT">[enum: DSP_AB_INPUT]</a></td><td><a href="#virtex5-DSP-DSP[1]-A_INPUT">[enum: DSP_AB_INPUT]</a></td></tr>

<tr><td>BREG</td><td><a href="#virtex5-DSP-DSP[0]-BREG">[enum: DSP_REG2_CASC]</a></td><td><a href="#virtex5-DSP-DSP[1]-BREG">[enum: DSP_REG2_CASC]</a></td></tr>

<tr><td>B_INPUT</td><td><a href="#virtex5-DSP-DSP[0]-B_INPUT">[enum: DSP_AB_INPUT]</a></td><td><a href="#virtex5-DSP-DSP[1]-B_INPUT">[enum: DSP_AB_INPUT]</a></td></tr>

<tr><td>CREG</td><td id="virtex5-DSP-DSP[0]-CREG"><a href="#virtex5-DSP-bit-MAIN[2][26][2]">!MAIN[2][26][2]</a></td><td id="virtex5-DSP-DSP[1]-CREG"><a href="#virtex5-DSP-bit-MAIN[4][26][46]">!MAIN[4][26][46]</a></td></tr>

<tr><td>MREG</td><td id="virtex5-DSP-DSP[0]-MREG"><a href="#virtex5-DSP-bit-MAIN[0][27][6]">!MAIN[0][27][6]</a></td><td id="virtex5-DSP-DSP[1]-MREG"><a href="#virtex5-DSP-bit-MAIN[2][27][32]">!MAIN[2][27][32]</a></td></tr>

<tr><td>CLOCK_INVERT_M</td><td id="virtex5-DSP-DSP[0]-CLOCK_INVERT_M"><a href="#virtex5-DSP-bit-MAIN[1][26][15]">MAIN[1][26][15]</a></td><td id="virtex5-DSP-DSP[1]-CLOCK_INVERT_M"><a href="#virtex5-DSP-bit-MAIN[3][26][46]">MAIN[3][26][46]</a></td></tr>

<tr><td>USE_MULT</td><td><a href="#virtex5-DSP-DSP[0]-USE_MULT">[enum: DSP_USE_MULT]</a></td><td><a href="#virtex5-DSP-DSP[1]-USE_MULT">[enum: DSP_USE_MULT]</a></td></tr>

<tr><td>OPMODEREG</td><td id="virtex5-DSP-DSP[0]-OPMODEREG"><a href="#virtex5-DSP-bit-MAIN[1][26][62]">!MAIN[1][26][62]</a></td><td id="virtex5-DSP-DSP[1]-OPMODEREG"><a href="#virtex5-DSP-bit-MAIN[4][27][41]">!MAIN[4][27][41]</a></td></tr>

<tr><td>CARRYINSELREG</td><td id="virtex5-DSP-DSP[0]-CARRYINSELREG"><a href="#virtex5-DSP-bit-MAIN[0][26][32]">!MAIN[0][26][32]</a></td><td id="virtex5-DSP-DSP[1]-CARRYINSELREG"><a href="#virtex5-DSP-bit-MAIN[3][27][1]">!MAIN[3][27][1]</a></td></tr>

<tr><td>CARRYINREG</td><td id="virtex5-DSP-DSP[0]-CARRYINREG"><a href="#virtex5-DSP-bit-MAIN[0][27][12]">!MAIN[0][27][12]</a></td><td id="virtex5-DSP-DSP[1]-CARRYINREG"><a href="#virtex5-DSP-bit-MAIN[2][27][42]">!MAIN[2][27][42]</a></td></tr>

<tr><td>MULTCARRYINREG</td><td id="virtex5-DSP-DSP[0]-MULTCARRYINREG"><a href="#virtex5-DSP-bit-MAIN[0][26][15]">!MAIN[0][26][15]</a></td><td id="virtex5-DSP-DSP[1]-MULTCARRYINREG"><a href="#virtex5-DSP-bit-MAIN[2][27][45]">!MAIN[2][27][45]</a></td></tr>

<tr><td>ALUMODEREG</td><td id="virtex5-DSP-DSP[0]-ALUMODEREG"><a href="#virtex5-DSP-bit-MAIN[2][26][8]">!MAIN[2][26][8]</a></td><td id="virtex5-DSP-DSP[1]-ALUMODEREG"><a href="#virtex5-DSP-bit-MAIN[4][26][51]">!MAIN[4][26][51]</a></td></tr>

<tr><td>USE_SIMD</td><td><a href="#virtex5-DSP-DSP[0]-USE_SIMD">[enum: DSP_USE_SIMD]</a></td><td><a href="#virtex5-DSP-DSP[1]-USE_SIMD">[enum: DSP_USE_SIMD]</a></td></tr>

<tr><td>PREG</td><td id="virtex5-DSP-DSP[0]-PREG"><a href="#virtex5-DSP-bit-MAIN[1][26][6]">!MAIN[1][26][6]</a></td><td id="virtex5-DSP-DSP[1]-PREG"><a href="#virtex5-DSP-bit-MAIN[3][26][38]">!MAIN[3][26][38]</a></td></tr>

<tr><td>CLOCK_INVERT_P</td><td id="virtex5-DSP-DSP[0]-CLOCK_INVERT_P"><a href="#virtex5-DSP-bit-MAIN[1][27][14]">MAIN[1][27][14]</a></td><td id="virtex5-DSP-DSP[1]-CLOCK_INVERT_P"><a href="#virtex5-DSP-bit-MAIN[3][26][45]">MAIN[3][26][45]</a></td></tr>

<tr><td>USE_PATTERN_DETECT</td><td id="virtex5-DSP-DSP[0]-USE_PATTERN_DETECT"><a href="#virtex5-DSP-bit-MAIN[1][27][22]">MAIN[1][27][22]</a></td><td id="virtex5-DSP-DSP[1]-USE_PATTERN_DETECT"><a href="#virtex5-DSP-bit-MAIN[3][27][23]">MAIN[3][27][23]</a></td></tr>

<tr><td>PATTERN bit 0</td><td id="virtex5-DSP-DSP[0]-PATTERN[0]"><a href="#virtex5-DSP-bit-MAIN[0][27][2]">MAIN[0][27][2]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[0]"><a href="#virtex5-DSP-bit-MAIN[2][26][34]">MAIN[2][26][34]</a></td></tr>

<tr><td>PATTERN bit 1</td><td id="virtex5-DSP-DSP[0]-PATTERN[1]"><a href="#virtex5-DSP-bit-MAIN[0][26][3]">MAIN[0][26][3]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[1]"><a href="#virtex5-DSP-bit-MAIN[2][26][36]">MAIN[2][26][36]</a></td></tr>

<tr><td>PATTERN bit 2</td><td id="virtex5-DSP-DSP[0]-PATTERN[2]"><a href="#virtex5-DSP-bit-MAIN[0][26][5]">MAIN[0][26][5]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[2]"><a href="#virtex5-DSP-bit-MAIN[2][26][37]">MAIN[2][26][37]</a></td></tr>

<tr><td>PATTERN bit 3</td><td id="virtex5-DSP-DSP[0]-PATTERN[3]"><a href="#virtex5-DSP-bit-MAIN[0][27][9]">MAIN[0][27][9]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[3]"><a href="#virtex5-DSP-bit-MAIN[2][26][41]">MAIN[2][26][41]</a></td></tr>

<tr><td>PATTERN bit 4</td><td id="virtex5-DSP-DSP[0]-PATTERN[4]"><a href="#virtex5-DSP-bit-MAIN[0][27][11]">MAIN[0][27][11]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[4]"><a href="#virtex5-DSP-bit-MAIN[2][27][43]">MAIN[2][27][43]</a></td></tr>

<tr><td>PATTERN bit 5</td><td id="virtex5-DSP-DSP[0]-PATTERN[5]"><a href="#virtex5-DSP-bit-MAIN[0][27][14]">MAIN[0][27][14]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[5]"><a href="#virtex5-DSP-bit-MAIN[2][26][46]">MAIN[2][26][46]</a></td></tr>

<tr><td>PATTERN bit 6</td><td id="virtex5-DSP-DSP[0]-PATTERN[6]"><a href="#virtex5-DSP-bit-MAIN[0][26][18]">MAIN[0][26][18]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[6]"><a href="#virtex5-DSP-bit-MAIN[2][27][50]">MAIN[2][27][50]</a></td></tr>

<tr><td>PATTERN bit 7</td><td id="virtex5-DSP-DSP[0]-PATTERN[7]"><a href="#virtex5-DSP-bit-MAIN[0][27][20]">MAIN[0][27][20]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[7]"><a href="#virtex5-DSP-bit-MAIN[2][27][53]">MAIN[2][27][53]</a></td></tr>

<tr><td>PATTERN bit 8</td><td id="virtex5-DSP-DSP[0]-PATTERN[8]"><a href="#virtex5-DSP-bit-MAIN[0][27][23]">MAIN[0][27][23]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[8]"><a href="#virtex5-DSP-bit-MAIN[2][27][55]">MAIN[2][27][55]</a></td></tr>

<tr><td>PATTERN bit 9</td><td id="virtex5-DSP-DSP[0]-PATTERN[9]"><a href="#virtex5-DSP-bit-MAIN[0][26][26]">MAIN[0][26][26]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[9]"><a href="#virtex5-DSP-bit-MAIN[2][27][57]">MAIN[2][27][57]</a></td></tr>

<tr><td>PATTERN bit 10</td><td id="virtex5-DSP-DSP[0]-PATTERN[10]"><a href="#virtex5-DSP-bit-MAIN[0][27][26]">MAIN[0][27][26]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[10]"><a href="#virtex5-DSP-bit-MAIN[2][26][57]">MAIN[2][26][57]</a></td></tr>

<tr><td>PATTERN bit 11</td><td id="virtex5-DSP-DSP[0]-PATTERN[11]"><a href="#virtex5-DSP-bit-MAIN[0][26][29]">MAIN[0][26][29]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[11]"><a href="#virtex5-DSP-bit-MAIN[2][26][61]">MAIN[2][26][61]</a></td></tr>

<tr><td>PATTERN bit 12</td><td id="virtex5-DSP-DSP[0]-PATTERN[12]"><a href="#virtex5-DSP-bit-MAIN[0][27][41]">MAIN[0][27][41]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[12]"><a href="#virtex5-DSP-bit-MAIN[3][27][8]">MAIN[3][27][8]</a></td></tr>

<tr><td>PATTERN bit 13</td><td id="virtex5-DSP-DSP[0]-PATTERN[13]"><a href="#virtex5-DSP-bit-MAIN[0][26][43]">MAIN[0][26][43]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[13]"><a href="#virtex5-DSP-bit-MAIN[3][26][12]">MAIN[3][26][12]</a></td></tr>

<tr><td>PATTERN bit 14</td><td id="virtex5-DSP-DSP[0]-PATTERN[14]"><a href="#virtex5-DSP-bit-MAIN[0][27][45]">MAIN[0][27][45]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[14]"><a href="#virtex5-DSP-bit-MAIN[3][27][13]">MAIN[3][27][13]</a></td></tr>

<tr><td>PATTERN bit 15</td><td id="virtex5-DSP-DSP[0]-PATTERN[15]"><a href="#virtex5-DSP-bit-MAIN[0][26][49]">MAIN[0][26][49]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[15]"><a href="#virtex5-DSP-bit-MAIN[3][26][17]">MAIN[3][26][17]</a></td></tr>

<tr><td>PATTERN bit 16</td><td id="virtex5-DSP-DSP[0]-PATTERN[16]"><a href="#virtex5-DSP-bit-MAIN[0][27][51]">MAIN[0][27][51]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[16]"><a href="#virtex5-DSP-bit-MAIN[3][27][18]">MAIN[3][27][18]</a></td></tr>

<tr><td>PATTERN bit 17</td><td id="virtex5-DSP-DSP[0]-PATTERN[17]"><a href="#virtex5-DSP-bit-MAIN[0][26][54]">MAIN[0][26][54]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[17]"><a href="#virtex5-DSP-bit-MAIN[3][26][22]">MAIN[3][26][22]</a></td></tr>

<tr><td>PATTERN bit 18</td><td id="virtex5-DSP-DSP[0]-PATTERN[18]"><a href="#virtex5-DSP-bit-MAIN[0][26][57]">MAIN[0][26][57]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[18]"><a href="#virtex5-DSP-bit-MAIN[3][27][24]">MAIN[3][27][24]</a></td></tr>

<tr><td>PATTERN bit 19</td><td id="virtex5-DSP-DSP[0]-PATTERN[19]"><a href="#virtex5-DSP-bit-MAIN[0][27][60]">MAIN[0][27][60]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[19]"><a href="#virtex5-DSP-bit-MAIN[3][27][26]">MAIN[3][27][26]</a></td></tr>

<tr><td>PATTERN bit 20</td><td id="virtex5-DSP-DSP[0]-PATTERN[20]"><a href="#virtex5-DSP-bit-MAIN[0][27][61]">MAIN[0][27][61]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[20]"><a href="#virtex5-DSP-bit-MAIN[3][26][28]">MAIN[3][26][28]</a></td></tr>

<tr><td>PATTERN bit 21</td><td id="virtex5-DSP-DSP[0]-PATTERN[21]"><a href="#virtex5-DSP-bit-MAIN[1][27][0]">MAIN[1][27][0]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[21]"><a href="#virtex5-DSP-bit-MAIN[3][26][32]">MAIN[3][26][32]</a></td></tr>

<tr><td>PATTERN bit 22</td><td id="virtex5-DSP-DSP[0]-PATTERN[22]"><a href="#virtex5-DSP-bit-MAIN[1][27][1]">MAIN[1][27][1]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[22]"><a href="#virtex5-DSP-bit-MAIN[3][26][33]">MAIN[3][26][33]</a></td></tr>

<tr><td>PATTERN bit 23</td><td id="virtex5-DSP-DSP[0]-PATTERN[23]"><a href="#virtex5-DSP-bit-MAIN[1][26][5]">MAIN[1][26][5]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[23]"><a href="#virtex5-DSP-bit-MAIN[3][27][37]">MAIN[3][27][37]</a></td></tr>

<tr><td>PATTERN bit 24</td><td id="virtex5-DSP-DSP[0]-PATTERN[24]"><a href="#virtex5-DSP-bit-MAIN[1][27][24]">MAIN[1][27][24]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[24]"><a href="#virtex5-DSP-bit-MAIN[3][27][56]">MAIN[3][27][56]</a></td></tr>

<tr><td>PATTERN bit 25</td><td id="virtex5-DSP-DSP[0]-PATTERN[25]"><a href="#virtex5-DSP-bit-MAIN[1][27][27]">MAIN[1][27][27]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[25]"><a href="#virtex5-DSP-bit-MAIN[3][26][60]">MAIN[3][26][60]</a></td></tr>

<tr><td>PATTERN bit 26</td><td id="virtex5-DSP-DSP[0]-PATTERN[26]"><a href="#virtex5-DSP-bit-MAIN[1][26][29]">MAIN[1][26][29]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[26]"><a href="#virtex5-DSP-bit-MAIN[3][26][61]">MAIN[3][26][61]</a></td></tr>

<tr><td>PATTERN bit 27</td><td id="virtex5-DSP-DSP[0]-PATTERN[27]"><a href="#virtex5-DSP-bit-MAIN[1][27][32]">MAIN[1][27][32]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[27]"><a href="#virtex5-DSP-bit-MAIN[4][27][1]">MAIN[4][27][1]</a></td></tr>

<tr><td>PATTERN bit 28</td><td id="virtex5-DSP-DSP[0]-PATTERN[28]"><a href="#virtex5-DSP-bit-MAIN[1][27][34]">MAIN[1][27][34]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[28]"><a href="#virtex5-DSP-bit-MAIN[4][27][2]">MAIN[4][27][2]</a></td></tr>

<tr><td>PATTERN bit 29</td><td id="virtex5-DSP-DSP[0]-PATTERN[29]"><a href="#virtex5-DSP-bit-MAIN[1][27][36]">MAIN[1][27][36]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[29]"><a href="#virtex5-DSP-bit-MAIN[4][26][5]">MAIN[4][26][5]</a></td></tr>

<tr><td>PATTERN bit 30</td><td id="virtex5-DSP-DSP[0]-PATTERN[30]"><a href="#virtex5-DSP-bit-MAIN[1][26][42]">MAIN[1][26][42]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[30]"><a href="#virtex5-DSP-bit-MAIN[4][27][9]">MAIN[4][27][9]</a></td></tr>

<tr><td>PATTERN bit 31</td><td id="virtex5-DSP-DSP[0]-PATTERN[31]"><a href="#virtex5-DSP-bit-MAIN[1][26][45]">MAIN[1][26][45]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[31]"><a href="#virtex5-DSP-bit-MAIN[4][27][13]">MAIN[4][27][13]</a></td></tr>

<tr><td>PATTERN bit 32</td><td id="virtex5-DSP-DSP[0]-PATTERN[32]"><a href="#virtex5-DSP-bit-MAIN[1][27][46]">MAIN[1][27][46]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[32]"><a href="#virtex5-DSP-bit-MAIN[4][27][14]">MAIN[4][27][14]</a></td></tr>

<tr><td>PATTERN bit 33</td><td id="virtex5-DSP-DSP[0]-PATTERN[33]"><a href="#virtex5-DSP-bit-MAIN[1][27][50]">MAIN[1][27][50]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[33]"><a href="#virtex5-DSP-bit-MAIN[4][26][18]">MAIN[4][26][18]</a></td></tr>

<tr><td>PATTERN bit 34</td><td id="virtex5-DSP-DSP[0]-PATTERN[34]"><a href="#virtex5-DSP-bit-MAIN[1][26][51]">MAIN[1][26][51]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[34]"><a href="#virtex5-DSP-bit-MAIN[4][27][18]">MAIN[4][27][18]</a></td></tr>

<tr><td>PATTERN bit 35</td><td id="virtex5-DSP-DSP[0]-PATTERN[35]"><a href="#virtex5-DSP-bit-MAIN[1][27][53]">MAIN[1][27][53]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[35]"><a href="#virtex5-DSP-bit-MAIN[4][26][21]">MAIN[4][26][21]</a></td></tr>

<tr><td>PATTERN bit 36</td><td id="virtex5-DSP-DSP[0]-PATTERN[36]"><a href="#virtex5-DSP-bit-MAIN[2][27][0]">MAIN[2][27][0]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[36]"><a href="#virtex5-DSP-bit-MAIN[4][27][32]">MAIN[4][27][32]</a></td></tr>

<tr><td>PATTERN bit 37</td><td id="virtex5-DSP-DSP[0]-PATTERN[37]"><a href="#virtex5-DSP-bit-MAIN[2][27][3]">MAIN[2][27][3]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[37]"><a href="#virtex5-DSP-bit-MAIN[4][26][35]">MAIN[4][26][35]</a></td></tr>

<tr><td>PATTERN bit 38</td><td id="virtex5-DSP-DSP[0]-PATTERN[38]"><a href="#virtex5-DSP-bit-MAIN[2][26][5]">MAIN[2][26][5]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[38]"><a href="#virtex5-DSP-bit-MAIN[4][27][36]">MAIN[4][27][36]</a></td></tr>

<tr><td>PATTERN bit 39</td><td id="virtex5-DSP-DSP[0]-PATTERN[39]"><a href="#virtex5-DSP-bit-MAIN[2][27][6]">MAIN[2][27][6]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[39]"><a href="#virtex5-DSP-bit-MAIN[4][26][38]">MAIN[4][26][38]</a></td></tr>

<tr><td>PATTERN bit 40</td><td id="virtex5-DSP-DSP[0]-PATTERN[40]"><a href="#virtex5-DSP-bit-MAIN[2][27][9]">MAIN[2][27][9]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[40]"><a href="#virtex5-DSP-bit-MAIN[4][26][41]">MAIN[4][26][41]</a></td></tr>

<tr><td>PATTERN bit 41</td><td id="virtex5-DSP-DSP[0]-PATTERN[41]"><a href="#virtex5-DSP-bit-MAIN[2][26][11]">MAIN[2][26][11]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[41]"><a href="#virtex5-DSP-bit-MAIN[4][26][43]">MAIN[4][26][43]</a></td></tr>

<tr><td>PATTERN bit 42</td><td id="virtex5-DSP-DSP[0]-PATTERN[42]"><a href="#virtex5-DSP-bit-MAIN[2][26][16]">MAIN[2][26][16]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[42]"><a href="#virtex5-DSP-bit-MAIN[4][26][47]">MAIN[4][26][47]</a></td></tr>

<tr><td>PATTERN bit 43</td><td id="virtex5-DSP-DSP[0]-PATTERN[43]"><a href="#virtex5-DSP-bit-MAIN[2][26][18]">MAIN[2][26][18]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[43]"><a href="#virtex5-DSP-bit-MAIN[4][27][50]">MAIN[4][27][50]</a></td></tr>

<tr><td>PATTERN bit 44</td><td id="virtex5-DSP-DSP[0]-PATTERN[44]"><a href="#virtex5-DSP-bit-MAIN[2][27][20]">MAIN[2][27][20]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[44]"><a href="#virtex5-DSP-bit-MAIN[4][27][52]">MAIN[4][27][52]</a></td></tr>

<tr><td>PATTERN bit 45</td><td id="virtex5-DSP-DSP[0]-PATTERN[45]"><a href="#virtex5-DSP-bit-MAIN[2][27][23]">MAIN[2][27][23]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[45]"><a href="#virtex5-DSP-bit-MAIN[4][27][55]">MAIN[4][27][55]</a></td></tr>

<tr><td>PATTERN bit 46</td><td id="virtex5-DSP-DSP[0]-PATTERN[46]"><a href="#virtex5-DSP-bit-MAIN[2][26][25]">MAIN[2][26][25]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[46]"><a href="#virtex5-DSP-bit-MAIN[4][27][57]">MAIN[4][27][57]</a></td></tr>

<tr><td>PATTERN bit 47</td><td id="virtex5-DSP-DSP[0]-PATTERN[47]"><a href="#virtex5-DSP-bit-MAIN[2][26][27]">MAIN[2][26][27]</a></td><td id="virtex5-DSP-DSP[1]-PATTERN[47]"><a href="#virtex5-DSP-bit-MAIN[4][26][60]">MAIN[4][26][60]</a></td></tr>

<tr><td>SEL_PATTERN</td><td><a href="#virtex5-DSP-DSP[0]-SEL_PATTERN">[enum: DSP_SEL_PATTERN]</a></td><td><a href="#virtex5-DSP-DSP[1]-SEL_PATTERN">[enum: DSP_SEL_PATTERN]</a></td></tr>

<tr><td>MASK bit 0</td><td id="virtex5-DSP-DSP[0]-MASK[0]"><a href="#virtex5-DSP-bit-MAIN[0][26][2]">MAIN[0][26][2]</a></td><td id="virtex5-DSP-DSP[1]-MASK[0]"><a href="#virtex5-DSP-bit-MAIN[2][27][34]">MAIN[2][27][34]</a></td></tr>

<tr><td>MASK bit 1</td><td id="virtex5-DSP-DSP[0]-MASK[1]"><a href="#virtex5-DSP-bit-MAIN[0][27][3]">MAIN[0][27][3]</a></td><td id="virtex5-DSP-DSP[1]-MASK[1]"><a href="#virtex5-DSP-bit-MAIN[2][26][35]">MAIN[2][26][35]</a></td></tr>

<tr><td>MASK bit 2</td><td id="virtex5-DSP-DSP[0]-MASK[2]"><a href="#virtex5-DSP-bit-MAIN[0][26][6]">MAIN[0][26][6]</a></td><td id="virtex5-DSP-DSP[1]-MASK[2]"><a href="#virtex5-DSP-bit-MAIN[2][26][38]">MAIN[2][26][38]</a></td></tr>

<tr><td>MASK bit 3</td><td id="virtex5-DSP-DSP[0]-MASK[3]"><a href="#virtex5-DSP-bit-MAIN[0][27][8]">MAIN[0][27][8]</a></td><td id="virtex5-DSP-DSP[1]-MASK[3]"><a href="#virtex5-DSP-bit-MAIN[2][27][41]">MAIN[2][27][41]</a></td></tr>

<tr><td>MASK bit 4</td><td id="virtex5-DSP-DSP[0]-MASK[4]"><a href="#virtex5-DSP-bit-MAIN[0][26][11]">MAIN[0][26][11]</a></td><td id="virtex5-DSP-DSP[1]-MASK[4]"><a href="#virtex5-DSP-bit-MAIN[2][26][43]">MAIN[2][26][43]</a></td></tr>

<tr><td>MASK bit 5</td><td id="virtex5-DSP-DSP[0]-MASK[5]"><a href="#virtex5-DSP-bit-MAIN[0][27][13]">MAIN[0][27][13]</a></td><td id="virtex5-DSP-DSP[1]-MASK[5]"><a href="#virtex5-DSP-bit-MAIN[2][26][45]">MAIN[2][26][45]</a></td></tr>

<tr><td>MASK bit 6</td><td id="virtex5-DSP-DSP[0]-MASK[6]"><a href="#virtex5-DSP-bit-MAIN[0][27][18]">MAIN[0][27][18]</a></td><td id="virtex5-DSP-DSP[1]-MASK[6]"><a href="#virtex5-DSP-bit-MAIN[2][27][51]">MAIN[2][27][51]</a></td></tr>

<tr><td>MASK bit 7</td><td id="virtex5-DSP-DSP[0]-MASK[7]"><a href="#virtex5-DSP-bit-MAIN[0][26][20]">MAIN[0][26][20]</a></td><td id="virtex5-DSP-DSP[1]-MASK[7]"><a href="#virtex5-DSP-bit-MAIN[2][27][52]">MAIN[2][27][52]</a></td></tr>

<tr><td>MASK bit 8</td><td id="virtex5-DSP-DSP[0]-MASK[8]"><a href="#virtex5-DSP-bit-MAIN[0][27][24]">MAIN[0][27][24]</a></td><td id="virtex5-DSP-DSP[1]-MASK[8]"><a href="#virtex5-DSP-bit-MAIN[2][26][56]">MAIN[2][26][56]</a></td></tr>

<tr><td>MASK bit 9</td><td id="virtex5-DSP-DSP[0]-MASK[9]"><a href="#virtex5-DSP-bit-MAIN[0][26][25]">MAIN[0][26][25]</a></td><td id="virtex5-DSP-DSP[1]-MASK[9]"><a href="#virtex5-DSP-bit-MAIN[2][27][56]">MAIN[2][27][56]</a></td></tr>

<tr><td>MASK bit 10</td><td id="virtex5-DSP-DSP[0]-MASK[10]"><a href="#virtex5-DSP-bit-MAIN[0][27][27]">MAIN[0][27][27]</a></td><td id="virtex5-DSP-DSP[1]-MASK[10]"><a href="#virtex5-DSP-bit-MAIN[2][26][58]">MAIN[2][26][58]</a></td></tr>

<tr><td>MASK bit 11</td><td id="virtex5-DSP-DSP[0]-MASK[11]"><a href="#virtex5-DSP-bit-MAIN[0][27][29]">MAIN[0][27][29]</a></td><td id="virtex5-DSP-DSP[1]-MASK[11]"><a href="#virtex5-DSP-bit-MAIN[2][27][61]">MAIN[2][27][61]</a></td></tr>

<tr><td>MASK bit 12</td><td id="virtex5-DSP-DSP[0]-MASK[12]"><a href="#virtex5-DSP-bit-MAIN[0][26][41]">MAIN[0][26][41]</a></td><td id="virtex5-DSP-DSP[1]-MASK[12]"><a href="#virtex5-DSP-bit-MAIN[3][27][9]">MAIN[3][27][9]</a></td></tr>

<tr><td>MASK bit 13</td><td id="virtex5-DSP-DSP[0]-MASK[13]"><a href="#virtex5-DSP-bit-MAIN[0][27][43]">MAIN[0][27][43]</a></td><td id="virtex5-DSP-DSP[1]-MASK[13]"><a href="#virtex5-DSP-bit-MAIN[3][26][11]">MAIN[3][26][11]</a></td></tr>

<tr><td>MASK bit 14</td><td id="virtex5-DSP-DSP[0]-MASK[14]"><a href="#virtex5-DSP-bit-MAIN[0][26][45]">MAIN[0][26][45]</a></td><td id="virtex5-DSP-DSP[1]-MASK[14]"><a href="#virtex5-DSP-bit-MAIN[3][27][14]">MAIN[3][27][14]</a></td></tr>

<tr><td>MASK bit 15</td><td id="virtex5-DSP-DSP[0]-MASK[15]"><a href="#virtex5-DSP-bit-MAIN[0][26][48]">MAIN[0][26][48]</a></td><td id="virtex5-DSP-DSP[1]-MASK[15]"><a href="#virtex5-DSP-bit-MAIN[3][27][17]">MAIN[3][27][17]</a></td></tr>

<tr><td>MASK bit 16</td><td id="virtex5-DSP-DSP[0]-MASK[16]"><a href="#virtex5-DSP-bit-MAIN[0][26][51]">MAIN[0][26][51]</a></td><td id="virtex5-DSP-DSP[1]-MASK[16]"><a href="#virtex5-DSP-bit-MAIN[3][26][20]">MAIN[3][26][20]</a></td></tr>

<tr><td>MASK bit 17</td><td id="virtex5-DSP-DSP[0]-MASK[17]"><a href="#virtex5-DSP-bit-MAIN[0][27][53]">MAIN[0][27][53]</a></td><td id="virtex5-DSP-DSP[1]-MASK[17]"><a href="#virtex5-DSP-bit-MAIN[3][26][21]">MAIN[3][26][21]</a></td></tr>

<tr><td>MASK bit 18</td><td id="virtex5-DSP-DSP[0]-MASK[18]"><a href="#virtex5-DSP-bit-MAIN[0][26][58]">MAIN[0][26][58]</a></td><td id="virtex5-DSP-DSP[1]-MASK[18]"><a href="#virtex5-DSP-bit-MAIN[3][26][25]">MAIN[3][26][25]</a></td></tr>

<tr><td>MASK bit 19</td><td id="virtex5-DSP-DSP[0]-MASK[19]"><a href="#virtex5-DSP-bit-MAIN[0][26][60]">MAIN[0][26][60]</a></td><td id="virtex5-DSP-DSP[1]-MASK[19]"><a href="#virtex5-DSP-bit-MAIN[3][26][26]">MAIN[3][26][26]</a></td></tr>

<tr><td>MASK bit 20</td><td id="virtex5-DSP-DSP[0]-MASK[20]"><a href="#virtex5-DSP-bit-MAIN[0][26][61]">MAIN[0][26][61]</a></td><td id="virtex5-DSP-DSP[1]-MASK[20]"><a href="#virtex5-DSP-bit-MAIN[3][27][29]">MAIN[3][27][29]</a></td></tr>

<tr><td>MASK bit 21</td><td id="virtex5-DSP-DSP[0]-MASK[21]"><a href="#virtex5-DSP-bit-MAIN[0][27][63]">MAIN[0][27][63]</a></td><td id="virtex5-DSP-DSP[1]-MASK[21]"><a href="#virtex5-DSP-bit-MAIN[3][26][31]">MAIN[3][26][31]</a></td></tr>

<tr><td>MASK bit 22</td><td id="virtex5-DSP-DSP[0]-MASK[22]"><a href="#virtex5-DSP-bit-MAIN[1][26][2]">MAIN[1][26][2]</a></td><td id="virtex5-DSP-DSP[1]-MASK[22]"><a href="#virtex5-DSP-bit-MAIN[3][26][34]">MAIN[3][26][34]</a></td></tr>

<tr><td>MASK bit 23</td><td id="virtex5-DSP-DSP[0]-MASK[23]"><a href="#virtex5-DSP-bit-MAIN[1][26][3]">MAIN[1][26][3]</a></td><td id="virtex5-DSP-DSP[1]-MASK[23]"><a href="#virtex5-DSP-bit-MAIN[3][27][36]">MAIN[3][27][36]</a></td></tr>

<tr><td>MASK bit 24</td><td id="virtex5-DSP-DSP[0]-MASK[24]"><a href="#virtex5-DSP-bit-MAIN[1][26][25]">MAIN[1][26][25]</a></td><td id="virtex5-DSP-DSP[1]-MASK[24]"><a href="#virtex5-DSP-bit-MAIN[3][27][57]">MAIN[3][27][57]</a></td></tr>

<tr><td>MASK bit 25</td><td id="virtex5-DSP-DSP[0]-MASK[25]"><a href="#virtex5-DSP-bit-MAIN[1][27][26]">MAIN[1][27][26]</a></td><td id="virtex5-DSP-DSP[1]-MASK[25]"><a href="#virtex5-DSP-bit-MAIN[3][26][58]">MAIN[3][26][58]</a></td></tr>

<tr><td>MASK bit 26</td><td id="virtex5-DSP-DSP[0]-MASK[26]"><a href="#virtex5-DSP-bit-MAIN[1][26][30]">MAIN[1][26][30]</a></td><td id="virtex5-DSP-DSP[1]-MASK[26]"><a href="#virtex5-DSP-bit-MAIN[3][26][62]">MAIN[3][26][62]</a></td></tr>

<tr><td>MASK bit 27</td><td id="virtex5-DSP-DSP[0]-MASK[27]"><a href="#virtex5-DSP-bit-MAIN[1][26][32]">MAIN[1][26][32]</a></td><td id="virtex5-DSP-DSP[1]-MASK[27]"><a href="#virtex5-DSP-bit-MAIN[4][27][0]">MAIN[4][27][0]</a></td></tr>

<tr><td>MASK bit 28</td><td id="virtex5-DSP-DSP[0]-MASK[28]"><a href="#virtex5-DSP-bit-MAIN[1][26][35]">MAIN[1][26][35]</a></td><td id="virtex5-DSP-DSP[1]-MASK[28]"><a href="#virtex5-DSP-bit-MAIN[4][27][3]">MAIN[4][27][3]</a></td></tr>

<tr><td>MASK bit 29</td><td id="virtex5-DSP-DSP[0]-MASK[29]"><a href="#virtex5-DSP-bit-MAIN[1][26][36]">MAIN[1][26][36]</a></td><td id="virtex5-DSP-DSP[1]-MASK[29]"><a href="#virtex5-DSP-bit-MAIN[4][26][3]">MAIN[4][26][3]</a></td></tr>

<tr><td>MASK bit 30</td><td id="virtex5-DSP-DSP[0]-MASK[30]"><a href="#virtex5-DSP-bit-MAIN[1][27][42]">MAIN[1][27][42]</a></td><td id="virtex5-DSP-DSP[1]-MASK[30]"><a href="#virtex5-DSP-bit-MAIN[4][27][10]">MAIN[4][27][10]</a></td></tr>

<tr><td>MASK bit 31</td><td id="virtex5-DSP-DSP[0]-MASK[31]"><a href="#virtex5-DSP-bit-MAIN[1][27][45]">MAIN[1][27][45]</a></td><td id="virtex5-DSP-DSP[1]-MASK[31]"><a href="#virtex5-DSP-bit-MAIN[4][27][12]">MAIN[4][27][12]</a></td></tr>

<tr><td>MASK bit 32</td><td id="virtex5-DSP-DSP[0]-MASK[32]"><a href="#virtex5-DSP-bit-MAIN[1][27][47]">MAIN[1][27][47]</a></td><td id="virtex5-DSP-DSP[1]-MASK[32]"><a href="#virtex5-DSP-bit-MAIN[4][26][15]">MAIN[4][26][15]</a></td></tr>

<tr><td>MASK bit 33</td><td id="virtex5-DSP-DSP[0]-MASK[33]"><a href="#virtex5-DSP-bit-MAIN[1][26][49]">MAIN[1][26][49]</a></td><td id="virtex5-DSP-DSP[1]-MASK[33]"><a href="#virtex5-DSP-bit-MAIN[4][26][17]">MAIN[4][26][17]</a></td></tr>

<tr><td>MASK bit 34</td><td id="virtex5-DSP-DSP[0]-MASK[34]"><a href="#virtex5-DSP-bit-MAIN[1][26][52]">MAIN[1][26][52]</a></td><td id="virtex5-DSP-DSP[1]-MASK[34]"><a href="#virtex5-DSP-bit-MAIN[4][26][20]">MAIN[4][26][20]</a></td></tr>

<tr><td>MASK bit 35</td><td id="virtex5-DSP-DSP[0]-MASK[35]"><a href="#virtex5-DSP-bit-MAIN[1][27][52]">MAIN[1][27][52]</a></td><td id="virtex5-DSP-DSP[1]-MASK[35]"><a href="#virtex5-DSP-bit-MAIN[4][27][20]">MAIN[4][27][20]</a></td></tr>

<tr><td>MASK bit 36</td><td id="virtex5-DSP-DSP[0]-MASK[36]"><a href="#virtex5-DSP-bit-MAIN[2][27][1]">MAIN[2][27][1]</a></td><td id="virtex5-DSP-DSP[1]-MASK[36]"><a href="#virtex5-DSP-bit-MAIN[4][27][33]">MAIN[4][27][33]</a></td></tr>

<tr><td>MASK bit 37</td><td id="virtex5-DSP-DSP[0]-MASK[37]"><a href="#virtex5-DSP-bit-MAIN[2][27][2]">MAIN[2][27][2]</a></td><td id="virtex5-DSP-DSP[1]-MASK[37]"><a href="#virtex5-DSP-bit-MAIN[4][27][34]">MAIN[4][27][34]</a></td></tr>

<tr><td>MASK bit 38</td><td id="virtex5-DSP-DSP[0]-MASK[38]"><a href="#virtex5-DSP-bit-MAIN[2][26][3]">MAIN[2][26][3]</a></td><td id="virtex5-DSP-DSP[1]-MASK[38]"><a href="#virtex5-DSP-bit-MAIN[4][27][37]">MAIN[4][27][37]</a></td></tr>

<tr><td>MASK bit 39</td><td id="virtex5-DSP-DSP[0]-MASK[39]"><a href="#virtex5-DSP-bit-MAIN[2][26][6]">MAIN[2][26][6]</a></td><td id="virtex5-DSP-DSP[1]-MASK[39]"><a href="#virtex5-DSP-bit-MAIN[4][26][37]">MAIN[4][26][37]</a></td></tr>

<tr><td>MASK bit 40</td><td id="virtex5-DSP-DSP[0]-MASK[40]"><a href="#virtex5-DSP-bit-MAIN[2][27][10]">MAIN[2][27][10]</a></td><td id="virtex5-DSP-DSP[1]-MASK[40]"><a href="#virtex5-DSP-bit-MAIN[4][26][42]">MAIN[4][26][42]</a></td></tr>

<tr><td>MASK bit 41</td><td id="virtex5-DSP-DSP[0]-MASK[41]"><a href="#virtex5-DSP-bit-MAIN[2][27][11]">MAIN[2][27][11]</a></td><td id="virtex5-DSP-DSP[1]-MASK[41]"><a href="#virtex5-DSP-bit-MAIN[4][27][43]">MAIN[4][27][43]</a></td></tr>

<tr><td>MASK bit 42</td><td id="virtex5-DSP-DSP[0]-MASK[42]"><a href="#virtex5-DSP-bit-MAIN[2][27][16]">MAIN[2][27][16]</a></td><td id="virtex5-DSP-DSP[1]-MASK[42]"><a href="#virtex5-DSP-bit-MAIN[4][26][48]">MAIN[4][26][48]</a></td></tr>

<tr><td>MASK bit 43</td><td id="virtex5-DSP-DSP[0]-MASK[43]"><a href="#virtex5-DSP-bit-MAIN[2][26][17]">MAIN[2][26][17]</a></td><td id="virtex5-DSP-DSP[1]-MASK[43]"><a href="#virtex5-DSP-bit-MAIN[4][26][49]">MAIN[4][26][49]</a></td></tr>

<tr><td>MASK bit 44</td><td id="virtex5-DSP-DSP[0]-MASK[44]"><a href="#virtex5-DSP-bit-MAIN[2][27][21]">MAIN[2][27][21]</a></td><td id="virtex5-DSP-DSP[1]-MASK[44]"><a href="#virtex5-DSP-bit-MAIN[4][27][53]">MAIN[4][27][53]</a></td></tr>

<tr><td>MASK bit 45</td><td id="virtex5-DSP-DSP[0]-MASK[45]"><a href="#virtex5-DSP-bit-MAIN[2][27][22]">MAIN[2][27][22]</a></td><td id="virtex5-DSP-DSP[1]-MASK[45]"><a href="#virtex5-DSP-bit-MAIN[4][26][54]">MAIN[4][26][54]</a></td></tr>

<tr><td>MASK bit 46</td><td id="virtex5-DSP-DSP[0]-MASK[46]"><a href="#virtex5-DSP-bit-MAIN[2][26][26]">MAIN[2][26][26]</a></td><td id="virtex5-DSP-DSP[1]-MASK[46]"><a href="#virtex5-DSP-bit-MAIN[4][26][57]">MAIN[4][26][57]</a></td></tr>

<tr><td>MASK bit 47</td><td id="virtex5-DSP-DSP[0]-MASK[47]"><a href="#virtex5-DSP-bit-MAIN[2][27][27]">MAIN[2][27][27]</a></td><td id="virtex5-DSP-DSP[1]-MASK[47]"><a href="#virtex5-DSP-bit-MAIN[4][26][58]">MAIN[4][26][58]</a></td></tr>

<tr><td>SEL_MASK</td><td><a href="#virtex5-DSP-DSP[0]-SEL_MASK">[enum: DSP_SEL_MASK]</a></td><td><a href="#virtex5-DSP-DSP[1]-SEL_MASK">[enum: DSP_SEL_MASK]</a></td></tr>

<tr><td>SEL_ROUNDING_MASK</td><td><a href="#virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK">[enum: DSP_SEL_ROUNDING_MASK]</a></td><td><a href="#virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK">[enum: DSP_SEL_ROUNDING_MASK]</a></td></tr>

<tr><td>ROUNDING_LSB_MASK bit 0</td><td id="virtex5-DSP-DSP[0]-ROUNDING_LSB_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[0][26][1]">MAIN[0][26][1]</a></td><td id="virtex5-DSP-DSP[1]-ROUNDING_LSB_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[2][26][33]">MAIN[2][26][33]</a></td></tr>

<tr><td>AUTORESET_OVER_UNDER_FLOW</td><td id="virtex5-DSP-DSP[0]-AUTORESET_OVER_UNDER_FLOW"><a href="#virtex5-DSP-bit-MAIN[1][27][16]">MAIN[1][27][16]</a></td><td id="virtex5-DSP-DSP[1]-AUTORESET_OVER_UNDER_FLOW"><a href="#virtex5-DSP-bit-MAIN[3][26][48]">MAIN[3][26][48]</a></td></tr>

<tr><td>AUTORESET_PATTERN_DETECT</td><td id="virtex5-DSP-DSP[0]-AUTORESET_PATTERN_DETECT"><a href="#virtex5-DSP-bit-MAIN[1][26][16]">MAIN[1][26][16]</a></td><td id="virtex5-DSP-DSP[1]-AUTORESET_PATTERN_DETECT"><a href="#virtex5-DSP-bit-MAIN[3][27][47]">MAIN[3][27][47]</a></td></tr>

<tr><td>AUTORESET_PATTERN_DETECT_OPTINV</td><td id="virtex5-DSP-DSP[0]-AUTORESET_PATTERN_DETECT_OPTINV"><a href="#virtex5-DSP-bit-MAIN[1][26][18]">MAIN[1][26][18]</a></td><td id="virtex5-DSP-DSP[1]-AUTORESET_PATTERN_DETECT_OPTINV"><a href="#virtex5-DSP-bit-MAIN[3][27][50]">MAIN[3][27][50]</a></td></tr>

<tr><td>LFSR_EN_SET</td><td id="virtex5-DSP-DSP[0]-LFSR_EN_SET"><a href="#virtex5-DSP-bit-MAIN[1][27][63]">!MAIN[1][27][63]</a></td><td id="virtex5-DSP-DSP[1]-LFSR_EN_SET"><a href="#virtex5-DSP-bit-MAIN[4][27][56]">!MAIN[4][27][56]</a></td></tr>

<tr><td>LFSR_EN_SETVAL bit 0</td><td id="virtex5-DSP-DSP[0]-LFSR_EN_SETVAL[0]"><a href="#virtex5-DSP-bit-MAIN[1][27][62]">MAIN[1][27][62]</a></td><td id="virtex5-DSP-DSP[1]-LFSR_EN_SETVAL[0]"><a href="#virtex5-DSP-bit-MAIN[4][26][56]">MAIN[4][26][56]</a></td></tr>

<tr><td>TEST_SET_M</td><td id="virtex5-DSP-DSP[0]-TEST_SET_M"><a href="#virtex5-DSP-bit-MAIN[0][27][7]">!MAIN[0][27][7]</a></td><td id="virtex5-DSP-DSP[1]-TEST_SET_M"><a href="#virtex5-DSP-bit-MAIN[2][27][36]">!MAIN[2][27][36]</a></td></tr>

<tr><td>TEST_SET_P</td><td id="virtex5-DSP-DSP[0]-TEST_SET_P"><a href="#virtex5-DSP-bit-MAIN[1][26][17]">!MAIN[1][26][17]</a></td><td id="virtex5-DSP-DSP[1]-TEST_SET_P"><a href="#virtex5-DSP-bit-MAIN[3][26][49]">!MAIN[3][26][49]</a></td></tr>

<tr><td>TEST_SETVAL_M bit 0</td><td id="virtex5-DSP-DSP[0]-TEST_SETVAL_M[0]"><a href="#virtex5-DSP-bit-MAIN[0][26][7]">MAIN[0][26][7]</a></td><td id="virtex5-DSP-DSP[1]-TEST_SETVAL_M[0]"><a href="#virtex5-DSP-bit-MAIN[2][27][37]">MAIN[2][27][37]</a></td></tr>

<tr><td>TEST_SETVAL_P bit 0</td><td id="virtex5-DSP-DSP[0]-TEST_SETVAL_P[0]"><a href="#virtex5-DSP-bit-MAIN[1][27][17]">MAIN[1][27][17]</a></td><td id="virtex5-DSP-DSP[1]-TEST_SETVAL_P[0]"><a href="#virtex5-DSP-bit-MAIN[3][26][47]">MAIN[3][26][47]</a></td></tr>

<tr><td>SCAN_IN_SET_M</td><td id="virtex5-DSP-DSP[0]-SCAN_IN_SET_M"><a href="#virtex5-DSP-bit-MAIN[0][27][10]">!MAIN[0][27][10]</a></td><td id="virtex5-DSP-DSP[1]-SCAN_IN_SET_M"><a href="#virtex5-DSP-bit-MAIN[2][27][39]">!MAIN[2][27][39]</a></td></tr>

<tr><td>SCAN_IN_SET_P</td><td id="virtex5-DSP-DSP[0]-SCAN_IN_SET_P"><a href="#virtex5-DSP-bit-MAIN[0][27][1]">!MAIN[0][27][1]</a></td><td id="virtex5-DSP-DSP[1]-SCAN_IN_SET_P"><a href="#virtex5-DSP-bit-MAIN[2][27][33]">!MAIN[2][27][33]</a></td></tr>

<tr><td>SCAN_IN_SETVAL_M bit 0</td><td id="virtex5-DSP-DSP[0]-SCAN_IN_SETVAL_M[0]"><a href="#virtex5-DSP-bit-MAIN[0][26][8]">MAIN[0][26][8]</a></td><td id="virtex5-DSP-DSP[1]-SCAN_IN_SETVAL_M[0]"><a href="#virtex5-DSP-bit-MAIN[2][27][40]">MAIN[2][27][40]</a></td></tr>

<tr><td>SCAN_IN_SETVAL_P bit 0</td><td id="virtex5-DSP-DSP[0]-SCAN_IN_SETVAL_P[0]"><a href="#virtex5-DSP-bit-MAIN[0][27][0]">MAIN[0][27][0]</a></td><td id="virtex5-DSP-DSP[1]-SCAN_IN_SETVAL_P[0]"><a href="#virtex5-DSP-bit-MAIN[2][26][32]">MAIN[2][26][32]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_REG2_CASC</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-AREG"><th>DSP[0].AREG</th><td id="virtex5-DSP-DSP[0]-AREG[2]"><a href="#virtex5-DSP-bit-MAIN[0][27][55]">MAIN[0][27][55]</a></td><td id="virtex5-DSP-DSP[0]-AREG[1]"><a href="#virtex5-DSP-bit-MAIN[0][26][56]">MAIN[0][26][56]</a></td><td id="virtex5-DSP-DSP[0]-AREG[0]"><a href="#virtex5-DSP-bit-MAIN[0][27][56]">MAIN[0][27][56]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-AREG"><th>DSP[1].AREG</th><td id="virtex5-DSP-DSP[1]-AREG[2]"><a href="#virtex5-DSP-bit-MAIN[3][27][12]">MAIN[3][27][12]</a></td><td id="virtex5-DSP-DSP[1]-AREG[1]"><a href="#virtex5-DSP-bit-MAIN[3][26][7]">MAIN[3][26][7]</a></td><td id="virtex5-DSP-DSP[1]-AREG[0]"><a href="#virtex5-DSP-bit-MAIN[3][26][15]">MAIN[3][26][15]</a></td></tr>

<tr id="virtex5-DSP-DSP[0]-BREG"><th>DSP[0].BREG</th><td id="virtex5-DSP-DSP[0]-BREG[2]"><a href="#virtex5-DSP-bit-MAIN[1][26][1]">MAIN[1][26][1]</a></td><td id="virtex5-DSP-DSP[0]-BREG[1]"><a href="#virtex5-DSP-bit-MAIN[1][27][3]">MAIN[1][27][3]</a></td><td id="virtex5-DSP-DSP[0]-BREG[0]"><a href="#virtex5-DSP-bit-MAIN[0][27][57]">MAIN[0][27][57]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-BREG"><th>DSP[1].BREG</th><td id="virtex5-DSP-DSP[1]-BREG[2]"><a href="#virtex5-DSP-bit-MAIN[3][27][34]">MAIN[3][27][34]</a></td><td id="virtex5-DSP-DSP[1]-BREG[1]"><a href="#virtex5-DSP-bit-MAIN[3][26][36]">MAIN[3][26][36]</a></td><td id="virtex5-DSP-DSP[1]-BREG[0]"><a href="#virtex5-DSP-bit-MAIN[3][26][16]">MAIN[3][26][16]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>DIRECT_2_CASC_1</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_AB_INPUT</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-A_INPUT"><th>DSP[0].A_INPUT</th><td id="virtex5-DSP-DSP[0]-A_INPUT[0]"><a href="#virtex5-DSP-bit-MAIN[1][27][2]">MAIN[1][27][2]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-A_INPUT"><th>DSP[1].A_INPUT</th><td id="virtex5-DSP-DSP[1]-A_INPUT[0]"><a href="#virtex5-DSP-bit-MAIN[3][26][35]">MAIN[3][26][35]</a></td></tr>

<tr id="virtex5-DSP-DSP[0]-B_INPUT"><th>DSP[0].B_INPUT</th><td id="virtex5-DSP-DSP[0]-B_INPUT[0]"><a href="#virtex5-DSP-bit-MAIN[0][27][62]">MAIN[0][27][62]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-B_INPUT"><th>DSP[1].B_INPUT</th><td id="virtex5-DSP-DSP[1]-B_INPUT[0]"><a href="#virtex5-DSP-bit-MAIN[3][26][18]">MAIN[3][26][18]</a></td></tr>

</thead>

<tbody>
<tr><td>DIRECT</td><td>0</td></tr>

<tr><td>CASCADE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_USE_MULT</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-USE_MULT"><th>DSP[0].USE_MULT</th><td id="virtex5-DSP-DSP[0]-USE_MULT[1]"><a href="#virtex5-DSP-bit-MAIN[0][26][62]">MAIN[0][26][62]</a></td><td id="virtex5-DSP-DSP[0]-USE_MULT[0]"><a href="#virtex5-DSP-bit-MAIN[1][26][22]">MAIN[1][26][22]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-USE_MULT"><th>DSP[1].USE_MULT</th><td id="virtex5-DSP-DSP[1]-USE_MULT[1]"><a href="#virtex5-DSP-bit-MAIN[3][27][16]">MAIN[3][27][16]</a></td><td id="virtex5-DSP-DSP[1]-USE_MULT[0]"><a href="#virtex5-DSP-bit-MAIN[3][27][22]">MAIN[3][27][22]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>MULT</td><td>0</td><td>0</td></tr>

<tr><td>MULT_S</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_USE_SIMD</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-USE_SIMD"><th>DSP[0].USE_SIMD</th><td id="virtex5-DSP-DSP[0]-USE_SIMD[2]"><a href="#virtex5-DSP-bit-MAIN[1][26][56]">MAIN[1][26][56]</a></td><td id="virtex5-DSP-DSP[0]-USE_SIMD[1]"><a href="#virtex5-DSP-bit-MAIN[0][27][39]">MAIN[0][27][39]</a></td><td id="virtex5-DSP-DSP[0]-USE_SIMD[0]"><a href="#virtex5-DSP-bit-MAIN[1][27][13]">MAIN[1][27][13]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-USE_SIMD"><th>DSP[1].USE_SIMD</th><td id="virtex5-DSP-DSP[1]-USE_SIMD[2]"><a href="#virtex5-DSP-bit-MAIN[4][27][23]">MAIN[4][27][23]</a></td><td id="virtex5-DSP-DSP[1]-USE_SIMD[1]"><a href="#virtex5-DSP-bit-MAIN[3][27][6]">MAIN[3][27][6]</a></td><td id="virtex5-DSP-DSP[1]-USE_SIMD[0]"><a href="#virtex5-DSP-bit-MAIN[3][27][45]">MAIN[3][27][45]</a></td></tr>

</thead>

<tbody>
<tr><td>ONE48</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>TWO24</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>FOUR12</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_SEL_PATTERN</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-SEL_PATTERN"><th>DSP[0].SEL_PATTERN</th><td id="virtex5-DSP-DSP[0]-SEL_PATTERN[0]"><a href="#virtex5-DSP-bit-MAIN[2][26][31]">MAIN[2][26][31]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-SEL_PATTERN"><th>DSP[1].SEL_PATTERN</th><td id="virtex5-DSP-DSP[1]-SEL_PATTERN[0]"><a href="#virtex5-DSP-bit-MAIN[4][27][61]">MAIN[4][27][61]</a></td></tr>

</thead>

<tbody>
<tr><td>PATTERN</td><td>0</td></tr>

<tr><td>C</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_SEL_MASK</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-SEL_MASK"><th>DSP[0].SEL_MASK</th><td id="virtex5-DSP-DSP[0]-SEL_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[2][26][30]">MAIN[2][26][30]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-SEL_MASK"><th>DSP[1].SEL_MASK</th><td id="virtex5-DSP-DSP[1]-SEL_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[4][26][62]">MAIN[4][26][62]</a></td></tr>

</thead>

<tbody>
<tr><td>MASK</td><td>0</td></tr>

<tr><td>C</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP enum DSP_SEL_ROUNDING_MASK</caption>
<thead>
<tr id="virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK"><th>DSP[0].SEL_ROUNDING_MASK</th><td id="virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK[1]"><a href="#virtex5-DSP-bit-MAIN[2][27][31]">MAIN[2][27][31]</a></td><td id="virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[2][27][29]">MAIN[2][27][29]</a></td></tr>

<tr id="virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK"><th>DSP[1].SEL_ROUNDING_MASK</th><td id="virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK[1]"><a href="#virtex5-DSP-bit-MAIN[4][27][62]">MAIN[4][27][62]</a></td><td id="virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK[0]"><a href="#virtex5-DSP-bit-MAIN[4][26][61]">MAIN[4][26][61]</a></td></tr>

</thead>

<tbody>
<tr><td>SEL_MASK</td><td>0</td><td>0</td></tr>

<tr><td>MODE1</td><td>0</td><td>1</td></tr>

<tr><td>MODE2</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 DSP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CTRL_SITE[0]</td><td>DSP[0].RSTALLCARRYIN</td></tr>

<tr><td>CELL[0].IMUX_CTRL_SITE[1]</td><td>DSP[0].RSTALUMODE</td></tr>

<tr><td>CELL[0].IMUX_CTRL_SITE[2]</td><td>DSP[0].RSTCTRL</td></tr>

<tr><td>CELL[0].IMUX_CTRL_SITE[3]</td><td>DSP[0].RSTC</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>DSP[0].A[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>DSP[0].B[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>DSP[0].C[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>DSP[0].C[20]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>DSP[0].C[40]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>DSP[0].CEB1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>DSP[0].A[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>DSP[0].B[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[8]</td><td>DSP[0].C[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[9]</td><td>DSP[0].C[21]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[10]</td><td>DSP[0].C[41]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[11]</td><td>DSP[0].CEB2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[12]</td><td>DSP[0].A[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[13]</td><td>DSP[0].B[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[14]</td><td>DSP[0].C[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[15]</td><td>DSP[0].C[22]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[16]</td><td>DSP[0].C[42]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[17]</td><td>DSP[0].CEA1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[18]</td><td>DSP[0].A[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[19]</td><td>DSP[0].B[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[20]</td><td>DSP[0].C[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[21]</td><td>DSP[0].C[23]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[22]</td><td>DSP[0].C[43]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[23]</td><td>DSP[0].CEA2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[24]</td><td>DSP[1].A[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[25]</td><td>DSP[1].B[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[26]</td><td>DSP[1].C[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[27]</td><td>DSP[1].C[20]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[28]</td><td>DSP[1].C[40]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[29]</td><td>DSP[1].CEB1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[30]</td><td>DSP[1].A[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[31]</td><td>DSP[1].B[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[32]</td><td>DSP[1].C[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[33]</td><td>DSP[1].C[21]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[34]</td><td>DSP[1].C[41]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[35]</td><td>DSP[1].CEB2</td></tr>

<tr><td>CELL[0].IMUX_IMUX[36]</td><td>DSP[1].A[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[37]</td><td>DSP[1].B[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[38]</td><td>DSP[1].C[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[39]</td><td>DSP[1].C[22]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[40]</td><td>DSP[1].C[42]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[41]</td><td>DSP[1].CEA1</td></tr>

<tr><td>CELL[0].IMUX_IMUX[42]</td><td>DSP[1].A[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[43]</td><td>DSP[1].B[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[44]</td><td>DSP[1].C[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[45]</td><td>DSP[1].C[23]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[46]</td><td>DSP[1].C[43]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[47]</td><td>DSP[1].CEA2</td></tr>

<tr><td>CELL[0].OUT_BEL[0]</td><td>DSP[0].P[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[1]</td><td>DSP[0].P[20]</td></tr>

<tr><td>CELL[0].OUT_BEL[2]</td><td>DSP[0].P[40]</td></tr>

<tr><td>CELL[0].OUT_BEL[3]</td><td>DSP[1].P[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[4]</td><td>DSP[1].P[20]</td></tr>

<tr><td>CELL[0].OUT_BEL[5]</td><td>DSP[1].P[40]</td></tr>

<tr><td>CELL[0].OUT_BEL[6]</td><td>DSP[0].P[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[7]</td><td>DSP[0].P[21]</td></tr>

<tr><td>CELL[0].OUT_BEL[8]</td><td>DSP[0].P[41]</td></tr>

<tr><td>CELL[0].OUT_BEL[9]</td><td>DSP[1].P[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[10]</td><td>DSP[1].P[21]</td></tr>

<tr><td>CELL[0].OUT_BEL[11]</td><td>DSP[1].P[41]</td></tr>

<tr><td>CELL[0].OUT_BEL[13]</td><td>DSP[0].P[22]</td></tr>

<tr><td>CELL[0].OUT_BEL[14]</td><td>DSP[0].P[42]</td></tr>

<tr><td>CELL[0].OUT_BEL[15]</td><td>DSP[1].P[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[16]</td><td>DSP[1].P[22]</td></tr>

<tr><td>CELL[0].OUT_BEL[17]</td><td>DSP[1].P[42]</td></tr>

<tr><td>CELL[0].OUT_BEL[19]</td><td>DSP[0].P[23]</td></tr>

<tr><td>CELL[0].OUT_BEL[20]</td><td>DSP[0].P[2]</td></tr>

<tr><td>CELL[0].OUT_BEL[21]</td><td>DSP[1].P[3]</td></tr>

<tr><td>CELL[0].OUT_BEL[22]</td><td>DSP[1].P[23]</td></tr>

<tr><td>CELL[0].OUT_BEL[23]</td><td>DSP[0].P[3]</td></tr>

<tr><td>CELL[1].IMUX_CLK[0]</td><td>DSP[0].CLK</td></tr>

<tr><td>CELL[1].IMUX_CTRL_SITE[0]</td><td>DSP[0].RSTP</td></tr>

<tr><td>CELL[1].IMUX_CTRL_SITE[1]</td><td>DSP[0].RSTM</td></tr>

<tr><td>CELL[1].IMUX_CTRL_SITE[2]</td><td>DSP[0].RSTB</td></tr>

<tr><td>CELL[1].IMUX_CTRL_SITE[3]</td><td>DSP[0].RSTA</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[0]</td><td>DSP[0].TESTM</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[1]</td><td>DSP[0].TESTP</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[2]</td><td>DSP[0].SCANINM</td></tr>

<tr><td>CELL[1].IMUX_BYP_SITE[3]</td><td>DSP[0].SCANINP</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>DSP[0].A[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>DSP[0].B[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>DSP[0].C[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>DSP[0].C[24]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>DSP[0].C[44]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>DSP[0].CEALUMODE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>DSP[0].A[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>DSP[0].B[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>DSP[0].C[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>DSP[0].C[25]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>DSP[0].C[45]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[11]</td><td>DSP[0].CECTRL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>DSP[0].A[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>DSP[0].B[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>DSP[0].C[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[15]</td><td>DSP[0].C[26]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>DSP[0].C[46]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>DSP[0].CECARRYIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>DSP[0].A[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[19]</td><td>DSP[0].B[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[20]</td><td>DSP[0].C[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>DSP[0].C[27]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[22]</td><td>DSP[0].C[47]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[23]</td><td>DSP[0].CEMULTCARRYIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[24]</td><td>DSP[1].A[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>DSP[1].B[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>DSP[1].C[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[27]</td><td>DSP[1].C[24]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[28]</td><td>DSP[1].C[44]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>DSP[1].CEALUMODE</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>DSP[1].A[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[31]</td><td>DSP[1].B[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[32]</td><td>DSP[1].C[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[33]</td><td>DSP[1].C[25]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[34]</td><td>DSP[1].C[45]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[35]</td><td>DSP[1].CECTRL</td></tr>

<tr><td>CELL[1].IMUX_IMUX[36]</td><td>DSP[1].A[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[37]</td><td>DSP[1].B[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[38]</td><td>DSP[1].C[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[39]</td><td>DSP[1].C[26]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[40]</td><td>DSP[1].C[46]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[41]</td><td>DSP[1].CECARRYIN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[42]</td><td>DSP[1].A[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[43]</td><td>DSP[1].B[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[44]</td><td>DSP[1].C[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[45]</td><td>DSP[1].C[27]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[46]</td><td>DSP[1].C[47]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[47]</td><td>DSP[1].CEMULTCARRYIN</td></tr>

<tr><td>CELL[1].OUT_BEL[0]</td><td>DSP[0].P[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[1]</td><td>DSP[0].P[24]</td></tr>

<tr><td>CELL[1].OUT_BEL[2]</td><td>DSP[0].P[44]</td></tr>

<tr><td>CELL[1].OUT_BEL[3]</td><td>DSP[1].P[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[4]</td><td>DSP[1].P[24]</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>DSP[1].P[44]</td></tr>

<tr><td>CELL[1].OUT_BEL[6]</td><td>DSP[0].P[5]</td></tr>

<tr><td>CELL[1].OUT_BEL[7]</td><td>DSP[0].P[25]</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DSP[0].P[45]</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>DSP[1].P[5]</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>DSP[1].P[25]</td></tr>

<tr><td>CELL[1].OUT_BEL[11]</td><td>DSP[1].P[45]</td></tr>

<tr><td>CELL[1].OUT_BEL[12]</td><td>DSP[0].P[6]</td></tr>

<tr><td>CELL[1].OUT_BEL[13]</td><td>DSP[0].P[26]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>DSP[0].P[46]</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>DSP[1].P[6]</td></tr>

<tr><td>CELL[1].OUT_BEL[16]</td><td>DSP[1].P[26]</td></tr>

<tr><td>CELL[1].OUT_BEL[17]</td><td>DSP[1].P[46]</td></tr>

<tr><td>CELL[1].OUT_BEL[18]</td><td>DSP[0].P[7]</td></tr>

<tr><td>CELL[1].OUT_BEL[19]</td><td>DSP[0].P[27]</td></tr>

<tr><td>CELL[1].OUT_BEL[20]</td><td>DSP[0].P[47]</td></tr>

<tr><td>CELL[1].OUT_BEL[21]</td><td>DSP[1].P[7]</td></tr>

<tr><td>CELL[1].OUT_BEL[22]</td><td>DSP[1].P[27]</td></tr>

<tr><td>CELL[1].OUT_BEL[23]</td><td>DSP[1].P[47]</td></tr>

<tr><td>CELL[2].IMUX_CTRL_SITE[0]</td><td>DSP[0].CEP</td></tr>

<tr><td>CELL[2].IMUX_CTRL_SITE[1]</td><td>DSP[1].CEP</td></tr>

<tr><td>CELL[2].IMUX_CTRL_SITE[2]</td><td>DSP[0].CEM</td></tr>

<tr><td>CELL[2].IMUX_CTRL_SITE[3]</td><td>DSP[1].CEM</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[0]</td><td>DSP[0].LFSREN</td></tr>

<tr><td>CELL[2].IMUX_BYP_SITE[1]</td><td>DSP[1].LFSREN</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>DSP[0].A[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>DSP[0].B[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[2]</td><td>DSP[0].C[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[3]</td><td>DSP[0].C[28]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>DSP[0].ALUMODE[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[5]</td><td>DSP[0].CARRYINSEL[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>DSP[0].A[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[7]</td><td>DSP[0].B[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[8]</td><td>DSP[0].C[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[9]</td><td>DSP[0].C[29]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[10]</td><td>DSP[0].ALUMODE[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[11]</td><td>DSP[0].CARRYINSEL[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[12]</td><td>DSP[0].A[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[13]</td><td>DSP[0].B[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[14]</td><td>DSP[0].C[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[15]</td><td>DSP[0].C[30]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[16]</td><td>DSP[0].ALUMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[17]</td><td>DSP[0].CARRYINSEL[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[18]</td><td>DSP[0].A[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[19]</td><td>DSP[0].B[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[20]</td><td>DSP[0].C[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[21]</td><td>DSP[0].C[31]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[22]</td><td>DSP[0].ALUMODE[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[23]</td><td>DSP[0].CEC</td></tr>

<tr><td>CELL[2].IMUX_IMUX[24]</td><td>DSP[1].A[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[25]</td><td>DSP[1].B[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[26]</td><td>DSP[1].C[8]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[27]</td><td>DSP[1].C[28]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[28]</td><td>DSP[1].ALUMODE[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[29]</td><td>DSP[1].CARRYINSEL[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[30]</td><td>DSP[1].A[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[31]</td><td>DSP[1].B[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[32]</td><td>DSP[1].C[9]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[33]</td><td>DSP[1].C[29]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[34]</td><td>DSP[1].ALUMODE[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[35]</td><td>DSP[1].CARRYINSEL[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[36]</td><td>DSP[1].A[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[37]</td><td>DSP[1].B[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[38]</td><td>DSP[1].C[10]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[39]</td><td>DSP[1].C[30]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[40]</td><td>DSP[1].ALUMODE[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[41]</td><td>DSP[1].CARRYINSEL[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[42]</td><td>DSP[1].A[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[43]</td><td>DSP[1].B[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[44]</td><td>DSP[1].C[11]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[45]</td><td>DSP[1].C[31]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[46]</td><td>DSP[1].ALUMODE[3]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[47]</td><td>DSP[1].CEC</td></tr>

<tr><td>CELL[2].OUT_BEL[0]</td><td>DSP[0].P[8]</td></tr>

<tr><td>CELL[2].OUT_BEL[1]</td><td>DSP[0].P[28]</td></tr>

<tr><td>CELL[2].OUT_BEL[2]</td><td>DSP[0].P[43]</td></tr>

<tr><td>CELL[2].OUT_BEL[3]</td><td>DSP[1].P[8]</td></tr>

<tr><td>CELL[2].OUT_BEL[4]</td><td>DSP[1].P[28]</td></tr>

<tr><td>CELL[2].OUT_BEL[5]</td><td>DSP[1].P[43]</td></tr>

<tr><td>CELL[2].OUT_BEL[6]</td><td>DSP[0].P[9]</td></tr>

<tr><td>CELL[2].OUT_BEL[7]</td><td>DSP[0].P[29]</td></tr>

<tr><td>CELL[2].OUT_BEL[8]</td><td>DSP[0].UNDERFLOW</td></tr>

<tr><td>CELL[2].OUT_BEL[9]</td><td>DSP[1].P[9]</td></tr>

<tr><td>CELL[2].OUT_BEL[10]</td><td>DSP[1].P[29]</td></tr>

<tr><td>CELL[2].OUT_BEL[11]</td><td>DSP[0].OVERFLOW</td></tr>

<tr><td>CELL[2].OUT_BEL[12]</td><td>DSP[0].P[10]</td></tr>

<tr><td>CELL[2].OUT_BEL[13]</td><td>DSP[0].P[30]</td></tr>

<tr><td>CELL[2].OUT_BEL[14]</td><td>DSP[0].PATTERNDETECT</td></tr>

<tr><td>CELL[2].OUT_BEL[15]</td><td>DSP[1].P[10]</td></tr>

<tr><td>CELL[2].OUT_BEL[16]</td><td>DSP[1].P[30]</td></tr>

<tr><td>CELL[2].OUT_BEL[17]</td><td>DSP[0].SCANOUTM</td></tr>

<tr><td>CELL[2].OUT_BEL[18]</td><td>DSP[0].P[11]</td></tr>

<tr><td>CELL[2].OUT_BEL[19]</td><td>DSP[0].P[31]</td></tr>

<tr><td>CELL[2].OUT_BEL[20]</td><td>DSP[0].PATTERNBDETECT</td></tr>

<tr><td>CELL[2].OUT_BEL[21]</td><td>DSP[1].P[11]</td></tr>

<tr><td>CELL[2].OUT_BEL[22]</td><td>DSP[1].P[31]</td></tr>

<tr><td>CELL[2].OUT_BEL[23]</td><td>DSP[0].SCANOUTP</td></tr>

<tr><td>CELL[3].IMUX_CLK[0]</td><td>DSP[1].CLK</td></tr>

<tr><td>CELL[3].IMUX_CTRL_SITE[0]</td><td>DSP[1].RSTALLCARRYIN</td></tr>

<tr><td>CELL[3].IMUX_CTRL_SITE[1]</td><td>DSP[1].RSTALUMODE</td></tr>

<tr><td>CELL[3].IMUX_CTRL_SITE[2]</td><td>DSP[1].RSTCTRL</td></tr>

<tr><td>CELL[3].IMUX_CTRL_SITE[3]</td><td>DSP[1].RSTC</td></tr>

<tr><td>CELL[3].IMUX_BYP_SITE[0]</td><td>DSP[1].TESTM</td></tr>

<tr><td>CELL[3].IMUX_BYP_SITE[1]</td><td>DSP[1].TESTP</td></tr>

<tr><td>CELL[3].IMUX_BYP_SITE[2]</td><td>DSP[1].SCANINM</td></tr>

<tr><td>CELL[3].IMUX_BYP_SITE[3]</td><td>DSP[1].SCANINP</td></tr>

<tr><td>CELL[3].IMUX_IMUX[0]</td><td>DSP[0].A[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[1]</td><td>DSP[0].B[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[2]</td><td>DSP[0].C[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[3]</td><td>DSP[0].C[32]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[4]</td><td>DSP[0].OPMODE[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[5]</td><td>DSP[0].OPMODE[4]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[6]</td><td>DSP[0].A[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[7]</td><td>DSP[0].B[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[8]</td><td>DSP[0].C[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[9]</td><td>DSP[0].C[33]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[10]</td><td>DSP[0].OPMODE[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[11]</td><td>DSP[0].OPMODE[5]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[12]</td><td>DSP[0].A[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[13]</td><td>DSP[0].B[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[14]</td><td>DSP[0].C[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[15]</td><td>DSP[0].C[34]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[16]</td><td>DSP[0].OPMODE[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[17]</td><td>DSP[0].OPMODE[6]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[18]</td><td>DSP[0].A[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[19]</td><td>DSP[0].B[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[20]</td><td>DSP[0].C[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[21]</td><td>DSP[0].C[35]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[22]</td><td>DSP[0].OPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[23]</td><td>DSP[0].CARRYIN</td></tr>

<tr><td>CELL[3].IMUX_IMUX[24]</td><td>DSP[1].A[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[25]</td><td>DSP[1].B[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[26]</td><td>DSP[1].C[12]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[27]</td><td>DSP[1].C[32]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[28]</td><td>DSP[1].OPMODE[0]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[29]</td><td>DSP[1].OPMODE[4]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[30]</td><td>DSP[1].A[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[31]</td><td>DSP[1].B[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[32]</td><td>DSP[1].C[13]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[33]</td><td>DSP[1].C[33]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[34]</td><td>DSP[1].OPMODE[1]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[35]</td><td>DSP[1].OPMODE[5]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[36]</td><td>DSP[1].A[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[37]</td><td>DSP[1].B[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[38]</td><td>DSP[1].C[14]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[39]</td><td>DSP[1].C[34]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[40]</td><td>DSP[1].OPMODE[2]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[41]</td><td>DSP[1].OPMODE[6]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[42]</td><td>DSP[1].A[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[43]</td><td>DSP[1].B[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[44]</td><td>DSP[1].C[15]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[45]</td><td>DSP[1].C[35]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[46]</td><td>DSP[1].OPMODE[3]</td></tr>

<tr><td>CELL[3].IMUX_IMUX[47]</td><td>DSP[1].CARRYIN</td></tr>

<tr><td>CELL[3].OUT_BEL[0]</td><td>DSP[0].P[12]</td></tr>

<tr><td>CELL[3].OUT_BEL[1]</td><td>DSP[0].P[32]</td></tr>

<tr><td>CELL[3].OUT_BEL[2]</td><td>DSP[1].CARRYOUT[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[3]</td><td>DSP[1].P[12]</td></tr>

<tr><td>CELL[3].OUT_BEL[4]</td><td>DSP[1].P[32]</td></tr>

<tr><td>CELL[3].OUT_BEL[5]</td><td>DSP[0].CARRYOUT[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[6]</td><td>DSP[0].P[13]</td></tr>

<tr><td>CELL[3].OUT_BEL[7]</td><td>DSP[0].P[33]</td></tr>

<tr><td>CELL[3].OUT_BEL[8]</td><td>DSP[1].CARRYOUT[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[9]</td><td>DSP[1].P[13]</td></tr>

<tr><td>CELL[3].OUT_BEL[10]</td><td>DSP[1].P[33]</td></tr>

<tr><td>CELL[3].OUT_BEL[11]</td><td>DSP[0].CARRYOUT[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[12]</td><td>DSP[0].P[14]</td></tr>

<tr><td>CELL[3].OUT_BEL[13]</td><td>DSP[0].P[34]</td></tr>

<tr><td>CELL[3].OUT_BEL[14]</td><td>DSP[1].CARRYOUT[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[15]</td><td>DSP[1].P[14]</td></tr>

<tr><td>CELL[3].OUT_BEL[16]</td><td>DSP[1].P[34]</td></tr>

<tr><td>CELL[3].OUT_BEL[17]</td><td>DSP[0].CARRYOUT[2]</td></tr>

<tr><td>CELL[3].OUT_BEL[18]</td><td>DSP[0].P[15]</td></tr>

<tr><td>CELL[3].OUT_BEL[19]</td><td>DSP[0].P[35]</td></tr>

<tr><td>CELL[3].OUT_BEL[20]</td><td>DSP[1].CARRYOUT[3]</td></tr>

<tr><td>CELL[3].OUT_BEL[21]</td><td>DSP[1].P[15]</td></tr>

<tr><td>CELL[3].OUT_BEL[22]</td><td>DSP[1].P[35]</td></tr>

<tr><td>CELL[3].OUT_BEL[23]</td><td>DSP[0].CARRYOUT[3]</td></tr>

<tr><td>CELL[4].IMUX_CTRL_SITE[0]</td><td>DSP[1].RSTP</td></tr>

<tr><td>CELL[4].IMUX_CTRL_SITE[1]</td><td>DSP[1].RSTM</td></tr>

<tr><td>CELL[4].IMUX_CTRL_SITE[2]</td><td>DSP[1].RSTB</td></tr>

<tr><td>CELL[4].IMUX_CTRL_SITE[3]</td><td>DSP[1].RSTA</td></tr>

<tr><td>CELL[4].IMUX_IMUX[0]</td><td>DSP[0].A[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[1]</td><td>DSP[0].B[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[2]</td><td>DSP[0].C[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[3]</td><td>DSP[0].C[36]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[4]</td><td>DSP[0].A[20]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[5]</td><td>DSP[1].A[20]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[6]</td><td>DSP[0].A[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[7]</td><td>DSP[0].B[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[8]</td><td>DSP[0].C[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[9]</td><td>DSP[0].C[37]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[10]</td><td>DSP[0].A[21]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[11]</td><td>DSP[1].A[21]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[12]</td><td>DSP[0].A[18]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[13]</td><td>DSP[0].A[28]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[14]</td><td>DSP[0].C[18]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[15]</td><td>DSP[0].C[38]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[16]</td><td>DSP[0].A[22]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[17]</td><td>DSP[1].A[22]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[18]</td><td>DSP[0].A[19]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[19]</td><td>DSP[0].A[29]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[20]</td><td>DSP[0].C[19]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[21]</td><td>DSP[0].C[39]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[22]</td><td>DSP[0].A[23]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[23]</td><td>DSP[1].A[23]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[24]</td><td>DSP[1].A[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[25]</td><td>DSP[1].B[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[26]</td><td>DSP[1].C[16]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[27]</td><td>DSP[1].C[36]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[28]</td><td>DSP[0].A[24]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[29]</td><td>DSP[1].A[24]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[30]</td><td>DSP[1].A[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[31]</td><td>DSP[1].B[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[32]</td><td>DSP[1].C[17]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[33]</td><td>DSP[1].C[37]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[34]</td><td>DSP[0].A[25]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[35]</td><td>DSP[1].A[25]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[36]</td><td>DSP[1].A[18]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[37]</td><td>DSP[1].A[28]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[38]</td><td>DSP[1].C[18]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[39]</td><td>DSP[1].C[38]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[40]</td><td>DSP[0].A[26]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[41]</td><td>DSP[1].A[26]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[42]</td><td>DSP[1].A[19]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[43]</td><td>DSP[1].A[29]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[44]</td><td>DSP[1].C[19]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[45]</td><td>DSP[1].C[39]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[46]</td><td>DSP[0].A[27]</td></tr>

<tr><td>CELL[4].IMUX_IMUX[47]</td><td>DSP[1].A[27]</td></tr>

<tr><td>CELL[4].OUT_BEL[0]</td><td>DSP[0].P[16]</td></tr>

<tr><td>CELL[4].OUT_BEL[1]</td><td>DSP[0].P[36]</td></tr>

<tr><td>CELL[4].OUT_BEL[2]</td><td>DSP[1].P[18]</td></tr>

<tr><td>CELL[4].OUT_BEL[3]</td><td>DSP[1].P[16]</td></tr>

<tr><td>CELL[4].OUT_BEL[4]</td><td>DSP[1].P[36]</td></tr>

<tr><td>CELL[4].OUT_BEL[6]</td><td>DSP[0].P[17]</td></tr>

<tr><td>CELL[4].OUT_BEL[7]</td><td>DSP[0].P[37]</td></tr>

<tr><td>CELL[4].OUT_BEL[8]</td><td>DSP[1].UNDERFLOW</td></tr>

<tr><td>CELL[4].OUT_BEL[9]</td><td>DSP[1].P[17]</td></tr>

<tr><td>CELL[4].OUT_BEL[10]</td><td>DSP[1].P[37]</td></tr>

<tr><td>CELL[4].OUT_BEL[11]</td><td>DSP[1].OVERFLOW</td></tr>

<tr><td>CELL[4].OUT_BEL[12]</td><td>DSP[0].P[18]</td></tr>

<tr><td>CELL[4].OUT_BEL[13]</td><td>DSP[0].P[38]</td></tr>

<tr><td>CELL[4].OUT_BEL[14]</td><td>DSP[1].PATTERNDETECT</td></tr>

<tr><td>CELL[4].OUT_BEL[16]</td><td>DSP[1].P[38]</td></tr>

<tr><td>CELL[4].OUT_BEL[17]</td><td>DSP[1].SCANOUTM</td></tr>

<tr><td>CELL[4].OUT_BEL[18]</td><td>DSP[0].P[19]</td></tr>

<tr><td>CELL[4].OUT_BEL[19]</td><td>DSP[0].P[39]</td></tr>

<tr><td>CELL[4].OUT_BEL[20]</td><td>DSP[1].PATTERNBDETECT</td></tr>

<tr><td>CELL[4].OUT_BEL[21]</td><td>DSP[1].P[19]</td></tr>

<tr><td>CELL[4].OUT_BEL[22]</td><td>DSP[1].P[39]</td></tr>

<tr><td>CELL[4].OUT_BEL[23]</td><td>DSP[1].SCANOUTP</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 DSP rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][63]" title="MAIN[0][27][63]">
<a href="#virtex5-DSP-DSP[0]-MASK[21]">DSP[0]:  MASK bit 21</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][62]" title="MAIN[0][26][62]">
<a href="#virtex5-DSP-DSP[0]-USE_MULT[1]">DSP[0]:  USE_MULT bit 1</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][62]" title="MAIN[0][27][62]">
<a href="#virtex5-DSP-DSP[0]-B_INPUT[0]">DSP[0]:  B_INPUT bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][61]" title="MAIN[0][26][61]">
<a href="#virtex5-DSP-DSP[0]-MASK[20]">DSP[0]:  MASK bit 20</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][61]" title="MAIN[0][27][61]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[20]">DSP[0]:  PATTERN bit 20</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][60]" title="MAIN[0][26][60]">
<a href="#virtex5-DSP-DSP[0]-MASK[19]">DSP[0]:  MASK bit 19</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][60]" title="MAIN[0][27][60]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[19]">DSP[0]:  PATTERN bit 19</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][58]" title="MAIN[0][26][58]">
<a href="#virtex5-DSP-DSP[0]-MASK[18]">DSP[0]:  MASK bit 18</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][57]" title="MAIN[0][26][57]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[18]">DSP[0]:  PATTERN bit 18</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][57]" title="MAIN[0][27][57]">
<a href="#virtex5-DSP-DSP[0]-BREG[0]">DSP[0]:  BREG bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][56]" title="MAIN[0][26][56]">
<a href="#virtex5-DSP-DSP[0]-AREG[1]">DSP[0]:  AREG bit 1</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][56]" title="MAIN[0][27][56]">
<a href="#virtex5-DSP-DSP[0]-AREG[0]">DSP[0]:  AREG bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][55]" title="MAIN[0][27][55]">
<a href="#virtex5-DSP-DSP[0]-AREG[2]">DSP[0]:  AREG bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][54]" title="MAIN[0][26][54]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[17]">DSP[0]:  PATTERN bit 17</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][53]" title="MAIN[0][27][53]">
<a href="#virtex5-DSP-DSP[0]-MASK[17]">DSP[0]:  MASK bit 17</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][51]" title="MAIN[0][26][51]">
<a href="#virtex5-DSP-DSP[0]-MASK[16]">DSP[0]:  MASK bit 16</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][51]" title="MAIN[0][27][51]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[16]">DSP[0]:  PATTERN bit 16</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][49]" title="MAIN[0][26][49]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[15]">DSP[0]:  PATTERN bit 15</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][48]" title="MAIN[0][26][48]">
<a href="#virtex5-DSP-DSP[0]-MASK[15]">DSP[0]:  MASK bit 15</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][45]" title="MAIN[0][26][45]">
<a href="#virtex5-DSP-DSP[0]-MASK[14]">DSP[0]:  MASK bit 14</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][45]" title="MAIN[0][27][45]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[14]">DSP[0]:  PATTERN bit 14</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][43]" title="MAIN[0][26][43]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[13]">DSP[0]:  PATTERN bit 13</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][43]" title="MAIN[0][27][43]">
<a href="#virtex5-DSP-DSP[0]-MASK[13]">DSP[0]:  MASK bit 13</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][41]" title="MAIN[0][26][41]">
<a href="#virtex5-DSP-DSP[0]-MASK[12]">DSP[0]:  MASK bit 12</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][41]" title="MAIN[0][27][41]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[12]">DSP[0]:  PATTERN bit 12</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][39]" title="MAIN[0][27][39]">
<a href="#virtex5-DSP-DSP[0]-USE_SIMD[1]">DSP[0]:  USE_SIMD bit 1</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][32]" title="MAIN[0][26][32]">
<a href="#virtex5-DSP-DSP[0]-CARRYINSELREG">DSP[0]: ! CARRYINSELREG</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][31]" title="MAIN[0][26][31]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[5]">DSP[0]: !invert OPMODE[5]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][31]" title="MAIN[0][27][31]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[6]">DSP[0]: !invert OPMODE[6]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][30]" title="MAIN[0][26][30]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[4]">DSP[0]: !invert OPMODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][29]" title="MAIN[0][26][29]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[11]">DSP[0]:  PATTERN bit 11</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][29]" title="MAIN[0][27][29]">
<a href="#virtex5-DSP-DSP[0]-MASK[11]">DSP[0]:  MASK bit 11</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][27]" title="MAIN[0][27][27]">
<a href="#virtex5-DSP-DSP[0]-MASK[10]">DSP[0]:  MASK bit 10</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][26]" title="MAIN[0][26][26]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[9]">DSP[0]:  PATTERN bit 9</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][26]" title="MAIN[0][27][26]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[10]">DSP[0]:  PATTERN bit 10</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][25]" title="MAIN[0][26][25]">
<a href="#virtex5-DSP-DSP[0]-MASK[9]">DSP[0]:  MASK bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][24]" title="MAIN[0][27][24]">
<a href="#virtex5-DSP-DSP[0]-MASK[8]">DSP[0]:  MASK bit 8</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][23]" title="MAIN[0][27][23]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[8]">DSP[0]:  PATTERN bit 8</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][20]" title="MAIN[0][26][20]">
<a href="#virtex5-DSP-DSP[0]-MASK[7]">DSP[0]:  MASK bit 7</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][20]" title="MAIN[0][27][20]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[7]">DSP[0]:  PATTERN bit 7</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][18]" title="MAIN[0][26][18]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[6]">DSP[0]:  PATTERN bit 6</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][18]" title="MAIN[0][27][18]">
<a href="#virtex5-DSP-DSP[0]-MASK[6]">DSP[0]:  MASK bit 6</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][15]" title="MAIN[0][26][15]">
<a href="#virtex5-DSP-DSP[0]-MULTCARRYINREG">DSP[0]: ! MULTCARRYINREG</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][14]" title="MAIN[0][27][14]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[5]">DSP[0]:  PATTERN bit 5</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][13]" title="MAIN[0][27][13]">
<a href="#virtex5-DSP-DSP[0]-MASK[5]">DSP[0]:  MASK bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][12]" title="MAIN[0][26][12]">
<a href="#virtex5-DSP-DSP[0]-inpinv-CARRYIN">DSP[0]: !invert CARRYIN</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][12]" title="MAIN[0][27][12]">
<a href="#virtex5-DSP-DSP[0]-CARRYINREG">DSP[0]: ! CARRYINREG</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][11]" title="MAIN[0][26][11]">
<a href="#virtex5-DSP-DSP[0]-MASK[4]">DSP[0]:  MASK bit 4</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][11]" title="MAIN[0][27][11]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[4]">DSP[0]:  PATTERN bit 4</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][10]" title="MAIN[0][27][10]">
<a href="#virtex5-DSP-DSP[0]-SCAN_IN_SET_M">DSP[0]: ! SCAN_IN_SET_M</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][9]" title="MAIN[0][27][9]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[3]">DSP[0]:  PATTERN bit 3</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][8]" title="MAIN[0][26][8]">
<a href="#virtex5-DSP-DSP[0]-SCAN_IN_SETVAL_M[0]">DSP[0]:  SCAN_IN_SETVAL_M bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][8]" title="MAIN[0][27][8]">
<a href="#virtex5-DSP-DSP[0]-MASK[3]">DSP[0]:  MASK bit 3</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][7]" title="MAIN[0][26][7]">
<a href="#virtex5-DSP-DSP[0]-TEST_SETVAL_M[0]">DSP[0]:  TEST_SETVAL_M bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][7]" title="MAIN[0][27][7]">
<a href="#virtex5-DSP-DSP[0]-TEST_SET_M">DSP[0]: ! TEST_SET_M</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][6]" title="MAIN[0][26][6]">
<a href="#virtex5-DSP-DSP[0]-MASK[2]">DSP[0]:  MASK bit 2</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][6]" title="MAIN[0][27][6]">
<a href="#virtex5-DSP-DSP[0]-MREG">DSP[0]: ! MREG</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][5]" title="MAIN[0][26][5]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[2]">DSP[0]:  PATTERN bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][3]" title="MAIN[0][26][3]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[1]">DSP[0]:  PATTERN bit 1</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][3]" title="MAIN[0][27][3]">
<a href="#virtex5-DSP-DSP[0]-MASK[1]">DSP[0]:  MASK bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][2]" title="MAIN[0][26][2]">
<a href="#virtex5-DSP-DSP[0]-MASK[0]">DSP[0]:  MASK bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][2]" title="MAIN[0][27][2]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[0]">DSP[0]:  PATTERN bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][26][1]" title="MAIN[0][26][1]">
<a href="#virtex5-DSP-DSP[0]-ROUNDING_LSB_MASK[0]">DSP[0]:  ROUNDING_LSB_MASK bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[0][27][1]" title="MAIN[0][27][1]">
<a href="#virtex5-DSP-DSP[0]-SCAN_IN_SET_P">DSP[0]: ! SCAN_IN_SET_P</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[0][27][0]" title="MAIN[0][27][0]">
<a href="#virtex5-DSP-DSP[0]-SCAN_IN_SETVAL_P[0]">DSP[0]:  SCAN_IN_SETVAL_P bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][63]" title="MAIN[1][27][63]">
<a href="#virtex5-DSP-DSP[0]-LFSR_EN_SET">DSP[0]: ! LFSR_EN_SET</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][62]" title="MAIN[1][26][62]">
<a href="#virtex5-DSP-DSP[0]-OPMODEREG">DSP[0]: ! OPMODEREG</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][62]" title="MAIN[1][27][62]">
<a href="#virtex5-DSP-DSP[0]-LFSR_EN_SETVAL[0]">DSP[0]:  LFSR_EN_SETVAL bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][61]" title="MAIN[1][27][61]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[1]">DSP[0]: !invert OPMODE[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][60]" title="MAIN[1][26][60]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[3]">DSP[0]: !invert OPMODE[3]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][60]" title="MAIN[1][27][60]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[0]">DSP[0]: !invert OPMODE[0]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][58]" title="MAIN[1][26][58]">
<a href="#virtex5-DSP-DSP[0]-inpinv-OPMODE[2]">DSP[0]: !invert OPMODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][56]" title="MAIN[1][26][56]">
<a href="#virtex5-DSP-DSP[0]-USE_SIMD[2]">DSP[0]:  USE_SIMD bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][53]" title="MAIN[1][27][53]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[35]">DSP[0]:  PATTERN bit 35</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][52]" title="MAIN[1][26][52]">
<a href="#virtex5-DSP-DSP[0]-MASK[34]">DSP[0]:  MASK bit 34</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][52]" title="MAIN[1][27][52]">
<a href="#virtex5-DSP-DSP[0]-MASK[35]">DSP[0]:  MASK bit 35</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][51]" title="MAIN[1][26][51]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[34]">DSP[0]:  PATTERN bit 34</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][50]" title="MAIN[1][27][50]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[33]">DSP[0]:  PATTERN bit 33</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][49]" title="MAIN[1][26][49]">
<a href="#virtex5-DSP-DSP[0]-MASK[33]">DSP[0]:  MASK bit 33</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][47]" title="MAIN[1][27][47]">
<a href="#virtex5-DSP-DSP[0]-MASK[32]">DSP[0]:  MASK bit 32</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][46]" title="MAIN[1][27][46]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[32]">DSP[0]:  PATTERN bit 32</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][45]" title="MAIN[1][26][45]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[31]">DSP[0]:  PATTERN bit 31</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][45]" title="MAIN[1][27][45]">
<a href="#virtex5-DSP-DSP[0]-MASK[31]">DSP[0]:  MASK bit 31</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][42]" title="MAIN[1][26][42]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[30]">DSP[0]:  PATTERN bit 30</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][42]" title="MAIN[1][27][42]">
<a href="#virtex5-DSP-DSP[0]-MASK[30]">DSP[0]:  MASK bit 30</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][36]" title="MAIN[1][26][36]">
<a href="#virtex5-DSP-DSP[0]-MASK[29]">DSP[0]:  MASK bit 29</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][36]" title="MAIN[1][27][36]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[29]">DSP[0]:  PATTERN bit 29</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][35]" title="MAIN[1][26][35]">
<a href="#virtex5-DSP-DSP[0]-MASK[28]">DSP[0]:  MASK bit 28</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][34]" title="MAIN[1][27][34]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[28]">DSP[0]:  PATTERN bit 28</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][32]" title="MAIN[1][26][32]">
<a href="#virtex5-DSP-DSP[0]-MASK[27]">DSP[0]:  MASK bit 27</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][32]" title="MAIN[1][27][32]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[27]">DSP[0]:  PATTERN bit 27</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][30]" title="MAIN[1][26][30]">
<a href="#virtex5-DSP-DSP[0]-MASK[26]">DSP[0]:  MASK bit 26</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][29]" title="MAIN[1][26][29]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[26]">DSP[0]:  PATTERN bit 26</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][27]" title="MAIN[1][27][27]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[25]">DSP[0]:  PATTERN bit 25</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][26]" title="MAIN[1][27][26]">
<a href="#virtex5-DSP-DSP[0]-MASK[25]">DSP[0]:  MASK bit 25</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][25]" title="MAIN[1][26][25]">
<a href="#virtex5-DSP-DSP[0]-MASK[24]">DSP[0]:  MASK bit 24</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][24]" title="MAIN[1][27][24]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[24]">DSP[0]:  PATTERN bit 24</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][22]" title="MAIN[1][26][22]">
<a href="#virtex5-DSP-DSP[0]-USE_MULT[0]">DSP[0]:  USE_MULT bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][22]" title="MAIN[1][27][22]">
<a href="#virtex5-DSP-DSP[0]-USE_PATTERN_DETECT">DSP[0]:  USE_PATTERN_DETECT</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][20]" title="MAIN[1][26][20]">
<a href="#virtex5-DSP-DSP[0]-inpinv-CLK">DSP[0]: !invert CLK</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][18]" title="MAIN[1][26][18]">
<a href="#virtex5-DSP-DSP[0]-AUTORESET_PATTERN_DETECT_OPTINV">DSP[0]:  AUTORESET_PATTERN_DETECT_OPTINV</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][17]" title="MAIN[1][26][17]">
<a href="#virtex5-DSP-DSP[0]-TEST_SET_P">DSP[0]: ! TEST_SET_P</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][17]" title="MAIN[1][27][17]">
<a href="#virtex5-DSP-DSP[0]-TEST_SETVAL_P[0]">DSP[0]:  TEST_SETVAL_P bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][16]" title="MAIN[1][26][16]">
<a href="#virtex5-DSP-DSP[0]-AUTORESET_PATTERN_DETECT">DSP[0]:  AUTORESET_PATTERN_DETECT</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][16]" title="MAIN[1][27][16]">
<a href="#virtex5-DSP-DSP[0]-AUTORESET_OVER_UNDER_FLOW">DSP[0]:  AUTORESET_OVER_UNDER_FLOW</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][15]" title="MAIN[1][26][15]">
<a href="#virtex5-DSP-DSP[0]-CLOCK_INVERT_M">DSP[0]:  CLOCK_INVERT_M</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][14]" title="MAIN[1][27][14]">
<a href="#virtex5-DSP-DSP[0]-CLOCK_INVERT_P">DSP[0]:  CLOCK_INVERT_P</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][13]" title="MAIN[1][27][13]">
<a href="#virtex5-DSP-DSP[0]-USE_SIMD[0]">DSP[0]:  USE_SIMD bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][6]" title="MAIN[1][26][6]">
<a href="#virtex5-DSP-DSP[0]-PREG">DSP[0]: ! PREG</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][5]" title="MAIN[1][26][5]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[23]">DSP[0]:  PATTERN bit 23</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][3]" title="MAIN[1][26][3]">
<a href="#virtex5-DSP-DSP[0]-MASK[23]">DSP[0]:  MASK bit 23</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][3]" title="MAIN[1][27][3]">
<a href="#virtex5-DSP-DSP[0]-BREG[1]">DSP[0]:  BREG bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][2]" title="MAIN[1][26][2]">
<a href="#virtex5-DSP-DSP[0]-MASK[22]">DSP[0]:  MASK bit 22</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][2]" title="MAIN[1][27][2]">
<a href="#virtex5-DSP-DSP[0]-A_INPUT[0]">DSP[0]:  A_INPUT bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][26][1]" title="MAIN[1][26][1]">
<a href="#virtex5-DSP-DSP[0]-BREG[2]">DSP[0]:  BREG bit 2</a>
</td>
<td id="virtex5-DSP-bit-MAIN[1][27][1]" title="MAIN[1][27][1]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[22]">DSP[0]:  PATTERN bit 22</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[1][27][0]" title="MAIN[1][27][0]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[21]">DSP[0]:  PATTERN bit 21</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][63]" title="MAIN[2][27][63]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[5]">DSP[1]: !invert OPMODE[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][62]" title="MAIN[2][27][62]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[4]">DSP[1]: !invert OPMODE[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][61]" title="MAIN[2][26][61]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[11]">DSP[1]:  PATTERN bit 11</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][61]" title="MAIN[2][27][61]">
<a href="#virtex5-DSP-DSP[1]-MASK[11]">DSP[1]:  MASK bit 11</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][58]" title="MAIN[2][26][58]">
<a href="#virtex5-DSP-DSP[1]-MASK[10]">DSP[1]:  MASK bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][57]" title="MAIN[2][26][57]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[10]">DSP[1]:  PATTERN bit 10</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][57]" title="MAIN[2][27][57]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[9]">DSP[1]:  PATTERN bit 9</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][56]" title="MAIN[2][26][56]">
<a href="#virtex5-DSP-DSP[1]-MASK[8]">DSP[1]:  MASK bit 8</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][56]" title="MAIN[2][27][56]">
<a href="#virtex5-DSP-DSP[1]-MASK[9]">DSP[1]:  MASK bit 9</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][55]" title="MAIN[2][27][55]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[8]">DSP[1]:  PATTERN bit 8</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][53]" title="MAIN[2][27][53]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[7]">DSP[1]:  PATTERN bit 7</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][52]" title="MAIN[2][27][52]">
<a href="#virtex5-DSP-DSP[1]-MASK[7]">DSP[1]:  MASK bit 7</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][51]" title="MAIN[2][27][51]">
<a href="#virtex5-DSP-DSP[1]-MASK[6]">DSP[1]:  MASK bit 6</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][50]" title="MAIN[2][27][50]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[6]">DSP[1]:  PATTERN bit 6</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][46]" title="MAIN[2][26][46]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[5]">DSP[1]:  PATTERN bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][45]" title="MAIN[2][26][45]">
<a href="#virtex5-DSP-DSP[1]-MASK[5]">DSP[1]:  MASK bit 5</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][45]" title="MAIN[2][27][45]">
<a href="#virtex5-DSP-DSP[1]-MULTCARRYINREG">DSP[1]: ! MULTCARRYINREG</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][43]" title="MAIN[2][26][43]">
<a href="#virtex5-DSP-DSP[1]-MASK[4]">DSP[1]:  MASK bit 4</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][43]" title="MAIN[2][27][43]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[4]">DSP[1]:  PATTERN bit 4</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][42]" title="MAIN[2][26][42]">
<a href="#virtex5-DSP-DSP[1]-inpinv-CARRYIN">DSP[1]: !invert CARRYIN</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][42]" title="MAIN[2][27][42]">
<a href="#virtex5-DSP-DSP[1]-CARRYINREG">DSP[1]: ! CARRYINREG</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][41]" title="MAIN[2][26][41]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[3]">DSP[1]:  PATTERN bit 3</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][41]" title="MAIN[2][27][41]">
<a href="#virtex5-DSP-DSP[1]-MASK[3]">DSP[1]:  MASK bit 3</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][40]" title="MAIN[2][27][40]">
<a href="#virtex5-DSP-DSP[1]-SCAN_IN_SETVAL_M[0]">DSP[1]:  SCAN_IN_SETVAL_M bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][39]" title="MAIN[2][27][39]">
<a href="#virtex5-DSP-DSP[1]-SCAN_IN_SET_M">DSP[1]: ! SCAN_IN_SET_M</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][38]" title="MAIN[2][26][38]">
<a href="#virtex5-DSP-DSP[1]-MASK[2]">DSP[1]:  MASK bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][37]" title="MAIN[2][26][37]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[2]">DSP[1]:  PATTERN bit 2</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][37]" title="MAIN[2][27][37]">
<a href="#virtex5-DSP-DSP[1]-TEST_SETVAL_M[0]">DSP[1]:  TEST_SETVAL_M bit 0</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][36]" title="MAIN[2][26][36]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[1]">DSP[1]:  PATTERN bit 1</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][36]" title="MAIN[2][27][36]">
<a href="#virtex5-DSP-DSP[1]-TEST_SET_M">DSP[1]: ! TEST_SET_M</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][35]" title="MAIN[2][26][35]">
<a href="#virtex5-DSP-DSP[1]-MASK[1]">DSP[1]:  MASK bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][34]" title="MAIN[2][26][34]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[0]">DSP[1]:  PATTERN bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][34]" title="MAIN[2][27][34]">
<a href="#virtex5-DSP-DSP[1]-MASK[0]">DSP[1]:  MASK bit 0</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][33]" title="MAIN[2][26][33]">
<a href="#virtex5-DSP-DSP[1]-ROUNDING_LSB_MASK[0]">DSP[1]:  ROUNDING_LSB_MASK bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][33]" title="MAIN[2][27][33]">
<a href="#virtex5-DSP-DSP[1]-SCAN_IN_SET_P">DSP[1]: ! SCAN_IN_SET_P</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][32]" title="MAIN[2][26][32]">
<a href="#virtex5-DSP-DSP[1]-SCAN_IN_SETVAL_P[0]">DSP[1]:  SCAN_IN_SETVAL_P bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][32]" title="MAIN[2][27][32]">
<a href="#virtex5-DSP-DSP[1]-MREG">DSP[1]: ! MREG</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][31]" title="MAIN[2][26][31]">
<a href="#virtex5-DSP-DSP[0]-SEL_PATTERN[0]">DSP[0]:  SEL_PATTERN bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][31]" title="MAIN[2][27][31]">
<a href="#virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK[1]">DSP[0]:  SEL_ROUNDING_MASK bit 1</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][30]" title="MAIN[2][26][30]">
<a href="#virtex5-DSP-DSP[0]-SEL_MASK[0]">DSP[0]:  SEL_MASK bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][29]" title="MAIN[2][26][29]">
<a href="#virtex5-DSP-DSP[0]-inpinv-ALUMODE[0]">DSP[0]: !invert ALUMODE[0]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][29]" title="MAIN[2][27][29]">
<a href="#virtex5-DSP-DSP[0]-SEL_ROUNDING_MASK[0]">DSP[0]:  SEL_ROUNDING_MASK bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][27]" title="MAIN[2][26][27]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[47]">DSP[0]:  PATTERN bit 47</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][27]" title="MAIN[2][27][27]">
<a href="#virtex5-DSP-DSP[0]-MASK[47]">DSP[0]:  MASK bit 47</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][26]" title="MAIN[2][26][26]">
<a href="#virtex5-DSP-DSP[0]-MASK[46]">DSP[0]:  MASK bit 46</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][25]" title="MAIN[2][26][25]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[46]">DSP[0]:  PATTERN bit 46</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][23]" title="MAIN[2][27][23]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[45]">DSP[0]:  PATTERN bit 45</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][22]" title="MAIN[2][27][22]">
<a href="#virtex5-DSP-DSP[0]-MASK[45]">DSP[0]:  MASK bit 45</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][21]" title="MAIN[2][27][21]">
<a href="#virtex5-DSP-DSP[0]-MASK[44]">DSP[0]:  MASK bit 44</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][20]" title="MAIN[2][27][20]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[44]">DSP[0]:  PATTERN bit 44</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][18]" title="MAIN[2][26][18]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[43]">DSP[0]:  PATTERN bit 43</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][17]" title="MAIN[2][26][17]">
<a href="#virtex5-DSP-DSP[0]-MASK[43]">DSP[0]:  MASK bit 43</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][16]" title="MAIN[2][26][16]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[42]">DSP[0]:  PATTERN bit 42</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][16]" title="MAIN[2][27][16]">
<a href="#virtex5-DSP-DSP[0]-MASK[42]">DSP[0]:  MASK bit 42</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][11]" title="MAIN[2][26][11]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[41]">DSP[0]:  PATTERN bit 41</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][11]" title="MAIN[2][27][11]">
<a href="#virtex5-DSP-DSP[0]-MASK[41]">DSP[0]:  MASK bit 41</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][10]" title="MAIN[2][27][10]">
<a href="#virtex5-DSP-DSP[0]-MASK[40]">DSP[0]:  MASK bit 40</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][9]" title="MAIN[2][27][9]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[40]">DSP[0]:  PATTERN bit 40</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][8]" title="MAIN[2][26][8]">
<a href="#virtex5-DSP-DSP[0]-ALUMODEREG">DSP[0]: ! ALUMODEREG</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][7]" title="MAIN[2][26][7]">
<a href="#virtex5-DSP-DSP[0]-inpinv-ALUMODE[2]">DSP[0]: !invert ALUMODE[2]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][7]" title="MAIN[2][27][7]">
<a href="#virtex5-DSP-DSP[0]-inpinv-ALUMODE[1]">DSP[0]: !invert ALUMODE[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][6]" title="MAIN[2][26][6]">
<a href="#virtex5-DSP-DSP[0]-MASK[39]">DSP[0]:  MASK bit 39</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][6]" title="MAIN[2][27][6]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[39]">DSP[0]:  PATTERN bit 39</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][5]" title="MAIN[2][26][5]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[38]">DSP[0]:  PATTERN bit 38</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][3]" title="MAIN[2][26][3]">
<a href="#virtex5-DSP-DSP[0]-MASK[38]">DSP[0]:  MASK bit 38</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][3]" title="MAIN[2][27][3]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[37]">DSP[0]:  PATTERN bit 37</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][2]" title="MAIN[2][26][2]">
<a href="#virtex5-DSP-DSP[0]-CREG">DSP[0]: ! CREG</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][2]" title="MAIN[2][27][2]">
<a href="#virtex5-DSP-DSP[0]-MASK[37]">DSP[0]:  MASK bit 37</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][26][1]" title="MAIN[2][26][1]">
<a href="#virtex5-DSP-DSP[0]-inpinv-ALUMODE[3]">DSP[0]: !invert ALUMODE[3]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[2][27][1]" title="MAIN[2][27][1]">
<a href="#virtex5-DSP-DSP[0]-MASK[36]">DSP[0]:  MASK bit 36</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[2][27][0]" title="MAIN[2][27][0]">
<a href="#virtex5-DSP-DSP[0]-PATTERN[36]">DSP[0]:  PATTERN bit 36</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][62]" title="MAIN[3][26][62]">
<a href="#virtex5-DSP-DSP[1]-MASK[26]">DSP[1]:  MASK bit 26</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][61]" title="MAIN[3][26][61]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[26]">DSP[1]:  PATTERN bit 26</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][60]" title="MAIN[3][26][60]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[25]">DSP[1]:  PATTERN bit 25</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][58]" title="MAIN[3][26][58]">
<a href="#virtex5-DSP-DSP[1]-MASK[25]">DSP[1]:  MASK bit 25</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][57]" title="MAIN[3][27][57]">
<a href="#virtex5-DSP-DSP[1]-MASK[24]">DSP[1]:  MASK bit 24</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][56]" title="MAIN[3][27][56]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[24]">DSP[1]:  PATTERN bit 24</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][52]" title="MAIN[3][26][52]">
<a href="#virtex5-DSP-DSP[1]-inpinv-CLK">DSP[1]: !invert CLK</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][50]" title="MAIN[3][27][50]">
<a href="#virtex5-DSP-DSP[1]-AUTORESET_PATTERN_DETECT_OPTINV">DSP[1]:  AUTORESET_PATTERN_DETECT_OPTINV</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][49]" title="MAIN[3][26][49]">
<a href="#virtex5-DSP-DSP[1]-TEST_SET_P">DSP[1]: ! TEST_SET_P</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][48]" title="MAIN[3][26][48]">
<a href="#virtex5-DSP-DSP[1]-AUTORESET_OVER_UNDER_FLOW">DSP[1]:  AUTORESET_OVER_UNDER_FLOW</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][47]" title="MAIN[3][26][47]">
<a href="#virtex5-DSP-DSP[1]-TEST_SETVAL_P[0]">DSP[1]:  TEST_SETVAL_P bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][47]" title="MAIN[3][27][47]">
<a href="#virtex5-DSP-DSP[1]-AUTORESET_PATTERN_DETECT">DSP[1]:  AUTORESET_PATTERN_DETECT</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][46]" title="MAIN[3][26][46]">
<a href="#virtex5-DSP-DSP[1]-CLOCK_INVERT_M">DSP[1]:  CLOCK_INVERT_M</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][45]" title="MAIN[3][26][45]">
<a href="#virtex5-DSP-DSP[1]-CLOCK_INVERT_P">DSP[1]:  CLOCK_INVERT_P</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][45]" title="MAIN[3][27][45]">
<a href="#virtex5-DSP-DSP[1]-USE_SIMD[0]">DSP[1]:  USE_SIMD bit 0</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][38]" title="MAIN[3][26][38]">
<a href="#virtex5-DSP-DSP[1]-PREG">DSP[1]: ! PREG</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][37]" title="MAIN[3][27][37]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[23]">DSP[1]:  PATTERN bit 23</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][36]" title="MAIN[3][26][36]">
<a href="#virtex5-DSP-DSP[1]-BREG[1]">DSP[1]:  BREG bit 1</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][36]" title="MAIN[3][27][36]">
<a href="#virtex5-DSP-DSP[1]-MASK[23]">DSP[1]:  MASK bit 23</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][35]" title="MAIN[3][26][35]">
<a href="#virtex5-DSP-DSP[1]-A_INPUT[0]">DSP[1]:  A_INPUT bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][34]" title="MAIN[3][26][34]">
<a href="#virtex5-DSP-DSP[1]-MASK[22]">DSP[1]:  MASK bit 22</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][34]" title="MAIN[3][27][34]">
<a href="#virtex5-DSP-DSP[1]-BREG[2]">DSP[1]:  BREG bit 2</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][33]" title="MAIN[3][26][33]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[22]">DSP[1]:  PATTERN bit 22</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][32]" title="MAIN[3][26][32]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[21]">DSP[1]:  PATTERN bit 21</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][31]" title="MAIN[3][26][31]">
<a href="#virtex5-DSP-DSP[1]-MASK[21]">DSP[1]:  MASK bit 21</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][29]" title="MAIN[3][27][29]">
<a href="#virtex5-DSP-DSP[1]-MASK[20]">DSP[1]:  MASK bit 20</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][28]" title="MAIN[3][26][28]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[20]">DSP[1]:  PATTERN bit 20</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][26]" title="MAIN[3][26][26]">
<a href="#virtex5-DSP-DSP[1]-MASK[19]">DSP[1]:  MASK bit 19</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][26]" title="MAIN[3][27][26]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[19]">DSP[1]:  PATTERN bit 19</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][25]" title="MAIN[3][26][25]">
<a href="#virtex5-DSP-DSP[1]-MASK[18]">DSP[1]:  MASK bit 18</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][24]" title="MAIN[3][27][24]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[18]">DSP[1]:  PATTERN bit 18</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][23]" title="MAIN[3][27][23]">
<a href="#virtex5-DSP-DSP[1]-USE_PATTERN_DETECT">DSP[1]:  USE_PATTERN_DETECT</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][22]" title="MAIN[3][26][22]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[17]">DSP[1]:  PATTERN bit 17</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][22]" title="MAIN[3][27][22]">
<a href="#virtex5-DSP-DSP[1]-USE_MULT[0]">DSP[1]:  USE_MULT bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][21]" title="MAIN[3][26][21]">
<a href="#virtex5-DSP-DSP[1]-MASK[17]">DSP[1]:  MASK bit 17</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][20]" title="MAIN[3][26][20]">
<a href="#virtex5-DSP-DSP[1]-MASK[16]">DSP[1]:  MASK bit 16</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][18]" title="MAIN[3][26][18]">
<a href="#virtex5-DSP-DSP[1]-B_INPUT[0]">DSP[1]:  B_INPUT bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][18]" title="MAIN[3][27][18]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[16]">DSP[1]:  PATTERN bit 16</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][17]" title="MAIN[3][26][17]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[15]">DSP[1]:  PATTERN bit 15</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][17]" title="MAIN[3][27][17]">
<a href="#virtex5-DSP-DSP[1]-MASK[15]">DSP[1]:  MASK bit 15</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][16]" title="MAIN[3][26][16]">
<a href="#virtex5-DSP-DSP[1]-BREG[0]">DSP[1]:  BREG bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][16]" title="MAIN[3][27][16]">
<a href="#virtex5-DSP-DSP[1]-USE_MULT[1]">DSP[1]:  USE_MULT bit 1</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][15]" title="MAIN[3][26][15]">
<a href="#virtex5-DSP-DSP[1]-AREG[0]">DSP[1]:  AREG bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][14]" title="MAIN[3][27][14]">
<a href="#virtex5-DSP-DSP[1]-MASK[14]">DSP[1]:  MASK bit 14</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][13]" title="MAIN[3][27][13]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[14]">DSP[1]:  PATTERN bit 14</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][12]" title="MAIN[3][26][12]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[13]">DSP[1]:  PATTERN bit 13</a>
</td>
<td id="virtex5-DSP-bit-MAIN[3][27][12]" title="MAIN[3][27][12]">
<a href="#virtex5-DSP-DSP[1]-AREG[2]">DSP[1]:  AREG bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][11]" title="MAIN[3][26][11]">
<a href="#virtex5-DSP-DSP[1]-MASK[13]">DSP[1]:  MASK bit 13</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][9]" title="MAIN[3][27][9]">
<a href="#virtex5-DSP-DSP[1]-MASK[12]">DSP[1]:  MASK bit 12</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][8]" title="MAIN[3][27][8]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[12]">DSP[1]:  PATTERN bit 12</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][26][7]" title="MAIN[3][26][7]">
<a href="#virtex5-DSP-DSP[1]-AREG[1]">DSP[1]:  AREG bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][6]" title="MAIN[3][27][6]">
<a href="#virtex5-DSP-DSP[1]-USE_SIMD[1]">DSP[1]:  USE_SIMD bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][1]" title="MAIN[3][27][1]">
<a href="#virtex5-DSP-DSP[1]-CARRYINSELREG">DSP[1]: ! CARRYINSELREG</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[3][27][0]" title="MAIN[3][27][0]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[6]">DSP[1]: !invert OPMODE[6]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 DSP rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][62]" title="MAIN[4][26][62]">
<a href="#virtex5-DSP-DSP[1]-SEL_MASK[0]">DSP[1]:  SEL_MASK bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][62]" title="MAIN[4][27][62]">
<a href="#virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK[1]">DSP[1]:  SEL_ROUNDING_MASK bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][61]" title="MAIN[4][26][61]">
<a href="#virtex5-DSP-DSP[1]-SEL_ROUNDING_MASK[0]">DSP[1]:  SEL_ROUNDING_MASK bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][61]" title="MAIN[4][27][61]">
<a href="#virtex5-DSP-DSP[1]-SEL_PATTERN[0]">DSP[1]:  SEL_PATTERN bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][60]" title="MAIN[4][26][60]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[47]">DSP[1]:  PATTERN bit 47</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][58]" title="MAIN[4][26][58]">
<a href="#virtex5-DSP-DSP[1]-MASK[47]">DSP[1]:  MASK bit 47</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][57]" title="MAIN[4][26][57]">
<a href="#virtex5-DSP-DSP[1]-MASK[46]">DSP[1]:  MASK bit 46</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][57]" title="MAIN[4][27][57]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[46]">DSP[1]:  PATTERN bit 46</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][56]" title="MAIN[4][26][56]">
<a href="#virtex5-DSP-DSP[1]-LFSR_EN_SETVAL[0]">DSP[1]:  LFSR_EN_SETVAL bit 0</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][56]" title="MAIN[4][27][56]">
<a href="#virtex5-DSP-DSP[1]-LFSR_EN_SET">DSP[1]: ! LFSR_EN_SET</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][55]" title="MAIN[4][27][55]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[45]">DSP[1]:  PATTERN bit 45</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][54]" title="MAIN[4][26][54]">
<a href="#virtex5-DSP-DSP[1]-MASK[45]">DSP[1]:  MASK bit 45</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][53]" title="MAIN[4][27][53]">
<a href="#virtex5-DSP-DSP[1]-MASK[44]">DSP[1]:  MASK bit 44</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][52]" title="MAIN[4][26][52]">
<a href="#virtex5-DSP-DSP[1]-inpinv-ALUMODE[0]">DSP[1]: !invert ALUMODE[0]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][52]" title="MAIN[4][27][52]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[44]">DSP[1]:  PATTERN bit 44</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][51]" title="MAIN[4][26][51]">
<a href="#virtex5-DSP-DSP[1]-ALUMODEREG">DSP[1]: ! ALUMODEREG</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][51]" title="MAIN[4][27][51]">
<a href="#virtex5-DSP-DSP[1]-inpinv-ALUMODE[1]">DSP[1]: !invert ALUMODE[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][50]" title="MAIN[4][27][50]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[43]">DSP[1]:  PATTERN bit 43</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][49]" title="MAIN[4][26][49]">
<a href="#virtex5-DSP-DSP[1]-MASK[43]">DSP[1]:  MASK bit 43</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][48]" title="MAIN[4][26][48]">
<a href="#virtex5-DSP-DSP[1]-MASK[42]">DSP[1]:  MASK bit 42</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][47]" title="MAIN[4][26][47]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[42]">DSP[1]:  PATTERN bit 42</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][47]" title="MAIN[4][27][47]">
<a href="#virtex5-DSP-DSP[1]-inpinv-ALUMODE[2]">DSP[1]: !invert ALUMODE[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][46]" title="MAIN[4][26][46]">
<a href="#virtex5-DSP-DSP[1]-CREG">DSP[1]: ! CREG</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][46]" title="MAIN[4][27][46]">
<a href="#virtex5-DSP-DSP[1]-inpinv-ALUMODE[3]">DSP[1]: !invert ALUMODE[3]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][43]" title="MAIN[4][26][43]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[41]">DSP[1]:  PATTERN bit 41</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][43]" title="MAIN[4][27][43]">
<a href="#virtex5-DSP-DSP[1]-MASK[41]">DSP[1]:  MASK bit 41</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][42]" title="MAIN[4][26][42]">
<a href="#virtex5-DSP-DSP[1]-MASK[40]">DSP[1]:  MASK bit 40</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][41]" title="MAIN[4][26][41]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[40]">DSP[1]:  PATTERN bit 40</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][41]" title="MAIN[4][27][41]">
<a href="#virtex5-DSP-DSP[1]-OPMODEREG">DSP[1]: ! OPMODEREG</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][40]" title="MAIN[4][27][40]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[0]">DSP[1]: !invert OPMODE[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][39]" title="MAIN[4][27][39]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[1]">DSP[1]: !invert OPMODE[1]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][38]" title="MAIN[4][26][38]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[39]">DSP[1]:  PATTERN bit 39</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][37]" title="MAIN[4][26][37]">
<a href="#virtex5-DSP-DSP[1]-MASK[39]">DSP[1]:  MASK bit 39</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][37]" title="MAIN[4][27][37]">
<a href="#virtex5-DSP-DSP[1]-MASK[38]">DSP[1]:  MASK bit 38</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][36]" title="MAIN[4][26][36]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[3]">DSP[1]: !invert OPMODE[3]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][36]" title="MAIN[4][27][36]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[38]">DSP[1]:  PATTERN bit 38</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][35]" title="MAIN[4][26][35]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[37]">DSP[1]:  PATTERN bit 37</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][34]" title="MAIN[4][26][34]">
<a href="#virtex5-DSP-DSP[1]-inpinv-OPMODE[2]">DSP[1]: !invert OPMODE[2]</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][34]" title="MAIN[4][27][34]">
<a href="#virtex5-DSP-DSP[1]-MASK[37]">DSP[1]:  MASK bit 37</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][33]" title="MAIN[4][27][33]">
<a href="#virtex5-DSP-DSP[1]-MASK[36]">DSP[1]:  MASK bit 36</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][32]" title="MAIN[4][27][32]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[36]">DSP[1]:  PATTERN bit 36</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][23]" title="MAIN[4][27][23]">
<a href="#virtex5-DSP-DSP[1]-USE_SIMD[2]">DSP[1]:  USE_SIMD bit 2</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][21]" title="MAIN[4][26][21]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[35]">DSP[1]:  PATTERN bit 35</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][20]" title="MAIN[4][26][20]">
<a href="#virtex5-DSP-DSP[1]-MASK[34]">DSP[1]:  MASK bit 34</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][20]" title="MAIN[4][27][20]">
<a href="#virtex5-DSP-DSP[1]-MASK[35]">DSP[1]:  MASK bit 35</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][18]" title="MAIN[4][26][18]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[33]">DSP[1]:  PATTERN bit 33</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][18]" title="MAIN[4][27][18]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[34]">DSP[1]:  PATTERN bit 34</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][17]" title="MAIN[4][26][17]">
<a href="#virtex5-DSP-DSP[1]-MASK[33]">DSP[1]:  MASK bit 33</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][15]" title="MAIN[4][26][15]">
<a href="#virtex5-DSP-DSP[1]-MASK[32]">DSP[1]:  MASK bit 32</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][14]" title="MAIN[4][27][14]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[32]">DSP[1]:  PATTERN bit 32</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][13]" title="MAIN[4][27][13]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[31]">DSP[1]:  PATTERN bit 31</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][12]" title="MAIN[4][27][12]">
<a href="#virtex5-DSP-DSP[1]-MASK[31]">DSP[1]:  MASK bit 31</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][10]" title="MAIN[4][27][10]">
<a href="#virtex5-DSP-DSP[1]-MASK[30]">DSP[1]:  MASK bit 30</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][9]" title="MAIN[4][27][9]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[30]">DSP[1]:  PATTERN bit 30</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][5]" title="MAIN[4][26][5]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[29]">DSP[1]:  PATTERN bit 29</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][26][3]" title="MAIN[4][26][3]">
<a href="#virtex5-DSP-DSP[1]-MASK[29]">DSP[1]:  MASK bit 29</a>
</td>
<td id="virtex5-DSP-bit-MAIN[4][27][3]" title="MAIN[4][27][3]">
<a href="#virtex5-DSP-DSP[1]-MASK[28]">DSP[1]:  MASK bit 28</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][2]" title="MAIN[4][27][2]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[28]">DSP[1]:  PATTERN bit 28</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][1]" title="MAIN[4][27][1]">
<a href="#virtex5-DSP-DSP[1]-PATTERN[27]">DSP[1]:  PATTERN bit 27</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-DSP-bit-MAIN[4][27][0]" title="MAIN[4][27][0]">
<a href="#virtex5-DSP-DSP[1]-MASK[27]">DSP[1]:  MASK bit 27</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex5/bram.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex5/clock/index.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex5/bram.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex5/clock/index.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
