
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004951                       # Number of seconds simulated
sim_ticks                                  4950712500                       # Number of ticks simulated
final_tick                                 4950712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 714542                       # Simulator instruction rate (inst/s)
host_op_rate                                  1255677                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1550469391                       # Simulator tick rate (ticks/s)
host_mem_usage                                 934072                       # Number of bytes of host memory used
host_seconds                                     3.19                       # Real time elapsed on the host
sim_insts                                     2281548                       # Number of instructions simulated
sim_ops                                       4009417                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         103296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         602048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             706944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks           200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst            1614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          100                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                100                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks          323186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          20864876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121608354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142796416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     20864876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20864876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         161593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               161593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         484779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20864876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121608354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            142958009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        100                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 711808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  706944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    99                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4950632500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   200                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                  100                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.979592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.336708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.688633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2996     61.14%     61.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1308     26.69%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          243      4.96%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      2.06%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      0.90%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      0.53%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      0.61%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.53%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          126      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4900                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.writebacks          808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst       103296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       602048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.writebacks 163208.831052096037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 20864875.510343208909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121608354.353035047650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst         1614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          100                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.writebacks      3757750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54560250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    355459500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks     18788.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33804.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37786.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    205240000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               413777500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18453.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37203.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     437296.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 35021700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 18595500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                79411080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         390296400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            245322870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              8665440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1882511640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       100547520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2760372150                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            557.570683                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4390303250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3683500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     165100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    261751000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     391582000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4128596000                       # Time in different power states
system.pim_kernerls.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_kernerls.clk_domain.clock             1000                       # Clock period in ticks
system.pim_kernerls.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.pim_kernerls.recv_pim_commands             100                       # The PIM command received from the host-side processor
system.pim_kernerls.sent_pim_commands             100                       # the control commands sent by pim kernel
system.pim_kernerls.computing_counts              100                       # the counts of the computing progress
system.pim_kernerls.read_packets                  100                       # the amount of pim kernel read
system.pim_kernerls.write_packets                 100                       # the amount of pim kernel write
system.pim_kernerls.read_retry                    200                       # the amount of pim kernel read retry
system.pim_kernerls.write_retry                     0                       # the amount of pim kernel write retry
system.pim_kernerls.retry_failed                    0                       # the amount of failed pim kernel requests
system.pim_kernerls.active_cycle               109257                       # the active cycles of the kernel
system.pim_kernerls.retry_cycle                   100                       # the retry cycles of the kernel
system.pim_kernerls.totalEnergy                   100                       # total energy consumed by MAGIC operations (pJ)
system.pim_kernerls.totalComputeCycles         100000                       # total cycles spent computing MAGIC operations
system.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      536243                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      197042                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           883                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            58                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3039363                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9901425                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2281548                       # Number of instructions committed
system.cpu.committedOps                       4009417                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               3944912                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  87889                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       23816                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       345991                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      3944912                       # number of integer instructions
system.cpu.num_fp_insts                         87889                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             7868469                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3418058                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               125049                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               65976                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              2464977                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1935456                       # number of times the CC registers were written
system.cpu.num_mem_refs                        732744                       # number of memory refs
system.cpu.num_load_insts                      536111                       # Number of load instructions
system.cpu.num_store_insts                     196633                       # Number of store instructions
system.cpu.num_idle_cycles               218314.999956                       # Number of idle cycles
system.cpu.num_busy_cycles               9683110.000044                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.977951                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.022049                       # Percentage of idle cycles
system.cpu.Branches                            394005                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 20846      0.52%      0.52% # Class of executed instruction
system.cpu.op_class::IntAlu                   3164669     78.93%     79.45% # Class of executed instruction
system.cpu.op_class::IntMult                     4534      0.11%     79.56% # Class of executed instruction
system.cpu.op_class::IntDiv                     35496      0.89%     80.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3303      0.08%     80.53% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.53% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1344      0.03%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6188      0.15%     80.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                    13448      0.34%     81.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                    14902      0.37%     81.43% # Class of executed instruction
system.cpu.op_class::SimdMisc                   10770      0.27%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                   1173      0.03%     81.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.72% # Class of executed instruction
system.cpu.op_class::MemRead                   514679     12.84%     94.56% # Class of executed instruction
system.cpu.op_class::MemWrite                  183658      4.58%     99.14% # Class of executed instruction
system.cpu.op_class::FloatMemRead               21432      0.53%     99.68% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              12975      0.32%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    4009417                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.940736                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              732885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.501024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.940736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2947647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2947647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       522291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       194487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         194487                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       716778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           716778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       716778                       # number of overall hits
system.cpu.dcache.overall_hits::total          716778                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13852                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16107                       # number of overall misses
system.cpu.dcache.overall_misses::total         16107                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    808342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    808342500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    136795500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    136795500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    945138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    945138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    945138000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    945138000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       536143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       536143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       196742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       196742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       732885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       732885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       732885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       732885                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025836                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011462                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021978                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58355.652613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58355.652613                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60663.192905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60663.192905                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58678.711119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58678.711119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58678.711119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58678.711119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3171                       # number of writebacks
system.cpu.dcache.writebacks::total              3171                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13852                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2255                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        16107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        16107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16107                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    794490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    794490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    929031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    929031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    929031000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    929031000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021978                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57355.652613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57355.652613                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59663.192905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59663.192905                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57678.711119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57678.711119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57678.711119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57678.711119                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15495                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.292286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3039363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1716                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1771.190559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.292286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.918540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12159168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12159168                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3037647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3037647                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3037647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3037647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3037647                       # number of overall hits
system.cpu.icache.overall_hits::total         3037647                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1716                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1716                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1716                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1716                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1716                       # number of overall misses
system.cpu.icache.overall_misses::total          1716                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142069500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142069500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142069500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142069500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142069500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142069500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3039363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3039363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3039363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3039363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3039363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3039363                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000565                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000565                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82791.083916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82791.083916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82791.083916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82791.083916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82791.083916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82791.083916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1204                       # number of writebacks
system.cpu.icache.writebacks::total              1204                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1716                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1716                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    140353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    140353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    140353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    140353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    140353500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    140353500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81791.083916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81791.083916                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81791.083916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81791.083916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81791.083916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81791.083916                       # average overall mshr miss latency
system.cpu.icache.replacements                   1204                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6533.243291                       # Cycle average of tags in use
system.l2.tags.total_refs                       34521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.132293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       765.883122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5767.360169                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.176006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.199379                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8992                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.333282                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    287189                       # Number of tag accesses
system.l2.tags.data_accesses                   287189                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         3171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3171                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1204                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   827                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          5873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5873                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6700                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6802                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data                6700                       # number of overall hits
system.l2.overall_hits::total                    6802                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            1428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1428                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1614                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         7979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7979                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9407                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1614                       # number of overall misses
system.l2.overall_misses::.cpu.data              9407                       # number of overall misses
system.l2.overall_misses::total                 11021                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    122468000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     122468000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    136697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136697000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    711987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    711987500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    136697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    834455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        971152500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    136697000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    834455500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       971152500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         3171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1204                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          2255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        13852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            16107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           16107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17823                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.633259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633259                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940559                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.576018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576018                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.940559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.584032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.618358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.584032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.618358                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85761.904762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85761.904762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84694.547708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84694.547708                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89232.673267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89232.673267                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 84694.547708                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88705.804188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88118.364940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84694.547708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88705.804188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88118.364940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data         1428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1428                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1614                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7979                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11021                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    108188000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    108188000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    120557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    120557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    632197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    632197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    120557000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    740385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    860942500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    120557000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    740385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    860942500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.633259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.633259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576018                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.584032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.618358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.584032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.618358                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75761.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75761.904762                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74694.547708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74694.547708                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79232.673267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79232.673267                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74694.547708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78705.804188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78118.364940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74694.547708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78705.804188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78118.364940                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         11321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9593                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1428                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9593                       # Transaction distribution
system.membus.trans_dist::PIMRead                 200                       # Transaction distribution
system.membus.trans_dist::PIMWrite                100                       # Transaction distribution
system.membus.trans_dist::PIMReadResp             200                       # Transaction distribution
system.membus.trans_dist::PIMWriteResp            100                       # Transaction distribution
system.membus.pkt_count_system.pim_kernerls.master_port::system.mem_ctrls.port          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.pim_kernerls.master_port::total          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        22042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::system.mem_ctrls.port         2400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::total         2400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       705344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       705344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  707744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11021                       # Request fanout histogram
system.membus.reqLayer1.occupancy            11550500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             538250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59548250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        34522                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        16799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4950712500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1204                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       186880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1233792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17822     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21636000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2574000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24160500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
