# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejerc_files_clk.srcs/sources_1/new/sim_clk_file.vhd" \

# Do not sort compile order
nosort
