// LPC1114 register and bit definitions.
//
// Copyright (c) 2014 Rowley Associates Limited.
//
// This file may be distributed under the terms of the License Agreement
// provided with this software.
//
// THIS FILE IS PROVIDED AS IS WITH NO WARRANTY OF ANY KIND, INCLUDING THE
// WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#ifndef LPC1114_h
#define LPC1114_h


#ifndef I2C0_BASE_ADDRESS
#define I2C0_BASE_ADDRESS 0x40000000
#endif

#define I2C0CONSET (*(volatile unsigned char *)0x40000000)
#define I2C0CONSET_OFFSET 0x0
#define I2C0CONSET_AA_MASK 0x4
#define I2C0CONSET_AA 0x4
#define I2C0CONSET_AA_BIT 2
#define I2C0CONSET_SI_MASK 0x8
#define I2C0CONSET_SI 0x8
#define I2C0CONSET_SI_BIT 3
#define I2C0CONSET_STO_MASK 0x10
#define I2C0CONSET_STO 0x10
#define I2C0CONSET_STO_BIT 4
#define I2C0CONSET_STA_MASK 0x20
#define I2C0CONSET_STA 0x20
#define I2C0CONSET_STA_BIT 5
#define I2C0CONSET_I2EN_MASK 0x40
#define I2C0CONSET_I2EN 0x40
#define I2C0CONSET_I2EN_BIT 6

#define I2C0STAT (*(volatile unsigned char *)0x40000004)
#define I2C0STAT_OFFSET 0x4
#define I2C0STAT_Status_MASK 0xF8
#define I2C0STAT_Status_BIT 3

#define I2C0DAT (*(volatile unsigned char *)0x40000008)
#define I2C0DAT_OFFSET 0x8

#define I2C0ADR0 (*(volatile unsigned char *)0x4000000C)
#define I2C0ADR0_OFFSET 0xC
#define I2C0ADR0_GC_MASK 0x1
#define I2C0ADR0_GC 0x1
#define I2C0ADR0_GC_BIT 0
#define I2C0ADR0_Address_MASK 0xFE
#define I2C0ADR0_Address_BIT 1

#define I2C0SCLH (*(volatile unsigned short *)0x40000010)
#define I2C0SCLH_OFFSET 0x10

#define I2C0SCLL (*(volatile unsigned short *)0x40000014)
#define I2C0SCLL_OFFSET 0x14

#define I2C0CONCLR (*(volatile unsigned char *)0x40000018)
#define I2C0CONCLR_OFFSET 0x18
#define I2C0CONCLR_AAC_MASK 0x4
#define I2C0CONCLR_AAC 0x4
#define I2C0CONCLR_AAC_BIT 2
#define I2C0CONCLR_SIC_MASK 0x8
#define I2C0CONCLR_SIC 0x8
#define I2C0CONCLR_SIC_BIT 3
#define I2C0CONCLR_STAC_MASK 0x20
#define I2C0CONCLR_STAC 0x20
#define I2C0CONCLR_STAC_BIT 5
#define I2C0CONCLR_I2ENC_MASK 0x40
#define I2C0CONCLR_I2ENC 0x40
#define I2C0CONCLR_I2ENC_BIT 6

#define I2C0MMCTRL (*(volatile unsigned char *)0x4000001C)
#define I2C0MMCTRL_OFFSET 0x1C
#define I2C0MMCTRL_MM_ENA_MASK 0x1
#define I2C0MMCTRL_MM_ENA 0x1
#define I2C0MMCTRL_MM_ENA_BIT 0
#define I2C0MMCTRL_ENA_SCL_MASK 0x2
#define I2C0MMCTRL_ENA_SCL 0x2
#define I2C0MMCTRL_ENA_SCL_BIT 1
#define I2C0MMCTRL_MATCH_ALL_MASK 0x4
#define I2C0MMCTRL_MATCH_ALL 0x4
#define I2C0MMCTRL_MATCH_ALL_BIT 2

#define I2C0ADR1 (*(volatile unsigned char *)0x40000020)
#define I2C0ADR1_OFFSET 0x20
#define I2C0ADR1_GC_MASK 0x1
#define I2C0ADR1_GC 0x1
#define I2C0ADR1_GC_BIT 0
#define I2C0ADR1_Address_MASK 0xFE
#define I2C0ADR1_Address_BIT 1

#define I2C0ADR2 (*(volatile unsigned char *)0x40000024)
#define I2C0ADR2_OFFSET 0x24
#define I2C0ADR2_GC_MASK 0x1
#define I2C0ADR2_GC 0x1
#define I2C0ADR2_GC_BIT 0
#define I2C0ADR2_Address_MASK 0xFE
#define I2C0ADR2_Address_BIT 1

#define I2C0ADR3 (*(volatile unsigned char *)0x40000028)
#define I2C0ADR3_OFFSET 0x28
#define I2C0ADR3_GC_MASK 0x1
#define I2C0ADR3_GC 0x1
#define I2C0ADR3_GC_BIT 0
#define I2C0ADR3_Address_MASK 0xFE
#define I2C0ADR3_Address_BIT 1

#define I2C0DATA_BUFFER (*(volatile unsigned char *)0x4000002C)
#define I2C0DATA_BUFFER_OFFSET 0x2C

#define I2C0MASK0 (*(volatile unsigned long *)0x40000030)
#define I2C0MASK0_OFFSET 0x30
#define I2C0MASK0_MASK_MASK 0xFE
#define I2C0MASK0_MASK_BIT 1

#define I2C0MASK1 (*(volatile unsigned long *)0x40000034)
#define I2C0MASK1_OFFSET 0x34
#define I2C0MASK1_MASK_MASK 0xFE
#define I2C0MASK1_MASK_BIT 1

#define I2C0MASK2 (*(volatile unsigned long *)0x40000038)
#define I2C0MASK2_OFFSET 0x38
#define I2C0MASK2_MASK_MASK 0xFE
#define I2C0MASK2_MASK_BIT 1

#define I2C0MASK3 (*(volatile unsigned long *)0x4000003C)
#define I2C0MASK3_OFFSET 0x3C
#define I2C0MASK3_MASK_MASK 0xFE
#define I2C0MASK3_MASK_BIT 1

#ifndef WDT_BASE_ADDRESS
#define WDT_BASE_ADDRESS 0x40004000
#endif

#define WDMOD (*(volatile unsigned long *)0x40004000)
#define WDMOD_OFFSET 0x0
#define WDMOD_WDEN_MASK 0x1
#define WDMOD_WDEN 0x1
#define WDMOD_WDEN_BIT 0
#define WDMOD_WDRESET_MASK 0x2
#define WDMOD_WDRESET 0x2
#define WDMOD_WDRESET_BIT 1
#define WDMOD_WDTOF_MASK 0x4
#define WDMOD_WDTOF 0x4
#define WDMOD_WDTOF_BIT 2
#define WDMOD_WDINT_MASK 0x8
#define WDMOD_WDINT 0x8
#define WDMOD_WDINT_BIT 3

#define WDTC (*(volatile unsigned long *)0x40004004)
#define WDTC_OFFSET 0x4

#define WDFEED (*(volatile unsigned long *)0x40004008)
#define WDFEED_OFFSET 0x8

#define WDTV (*(volatile unsigned long *)0x4000400C)
#define WDTV_OFFSET 0xC

#ifndef UART0_BASE_ADDRESS
#define UART0_BASE_ADDRESS 0x40008000
#endif

#define U0RBR (*(volatile unsigned char *)0x40008000)
#define U0RBR_OFFSET 0x0

#define U0THR (*(volatile unsigned char *)0x40008000)
#define U0THR_OFFSET 0x0

#define U0DLL (*(volatile unsigned char *)0x40008000)
#define U0DLL_OFFSET 0x0

#define U0DLM (*(volatile unsigned char *)0x40008004)
#define U0DLM_OFFSET 0x4

#define U0IER (*(volatile unsigned long *)0x40008004)
#define U0IER_OFFSET 0x4
#define U0IER_RBR_Interrupt_Enable_MASK 0x1
#define U0IER_RBR_Interrupt_Enable 0x1
#define U0IER_RBR_Interrupt_Enable_BIT 0
#define U0IER_THRE_Interrupt_Enable_MASK 0x2
#define U0IER_THRE_Interrupt_Enable 0x2
#define U0IER_THRE_Interrupt_Enable_BIT 1
#define U0IER_Rx_Line_Status_Interrupt_Enable_MASK 0x4
#define U0IER_Rx_Line_Status_Interrupt_Enable 0x4
#define U0IER_Rx_Line_Status_Interrupt_Enable_BIT 2
#define U0IER_ABEOIntEn_MASK 0x100
#define U0IER_ABEOIntEn 0x100
#define U0IER_ABEOIntEn_BIT 8
#define U0IER_ABTOIntEn_MASK 0x200
#define U0IER_ABTOIntEn 0x200
#define U0IER_ABTOIntEn_BIT 9

#define U0IIR (*(volatile unsigned long *)0x40008008)
#define U0IIR_OFFSET 0x8
#define U0IIR_IntStatus_MASK 0x1
#define U0IIR_IntStatus 0x1
#define U0IIR_IntStatus_BIT 0
#define U0IIR_IntId_MASK 0xE
#define U0IIR_IntId_BIT 1
#define U0IIR_FIFO_Enable_MASK 0xC0
#define U0IIR_FIFO_Enable_BIT 6
#define U0IIR_ABEOInt_MASK 0x100
#define U0IIR_ABEOInt 0x100
#define U0IIR_ABEOInt_BIT 8
#define U0IIR_ABTOInt_MASK 0x200
#define U0IIR_ABTOInt 0x200
#define U0IIR_ABTOInt_BIT 9

#define U0FCR (*(volatile unsigned char *)0x40008008)
#define U0FCR_OFFSET 0x8
#define U0FCR_FIFO_Enable_MASK 0x1
#define U0FCR_FIFO_Enable 0x1
#define U0FCR_FIFO_Enable_BIT 0
#define U0FCR_Rx_FIFO_Reset_MASK 0x2
#define U0FCR_Rx_FIFO_Reset 0x2
#define U0FCR_Rx_FIFO_Reset_BIT 1
#define U0FCR_Tx_FIFO_Reset_MASK 0x4
#define U0FCR_Tx_FIFO_Reset 0x4
#define U0FCR_Tx_FIFO_Reset_BIT 2
#define U0FCR_Rx_Trigger_Level_Select_MASK 0xC0
#define U0FCR_Rx_Trigger_Level_Select_BIT 6

#define U0LCR (*(volatile unsigned char *)0x4000800C)
#define U0LCR_OFFSET 0xC
#define U0LCR_Word_Length_Select_MASK 0x3
#define U0LCR_Word_Length_Select_BIT 0
#define U0LCR_Stop_Bit_Select_MASK 0x4
#define U0LCR_Stop_Bit_Select 0x4
#define U0LCR_Stop_Bit_Select_BIT 2
#define U0LCR_Parity_Enable_MASK 0x8
#define U0LCR_Parity_Enable 0x8
#define U0LCR_Parity_Enable_BIT 3
#define U0LCR_Parity_Select_MASK 0x30
#define U0LCR_Parity_Select_BIT 4
#define U0LCR_Break_Control_MASK 0x40
#define U0LCR_Break_Control 0x40
#define U0LCR_Break_Control_BIT 6
#define U0LCR_Divisor_Latch_Access_Bit_MASK 0x80
#define U0LCR_Divisor_Latch_Access_Bit 0x80
#define U0LCR_Divisor_Latch_Access_Bit_BIT 7

#define U0MCR (*(volatile unsigned char *)0x40008010)
#define U0MCR_OFFSET 0x10
#define U0MCR_DTR_Control_MASK 0x1
#define U0MCR_DTR_Control 0x1
#define U0MCR_DTR_Control_BIT 0
#define U0MCR_RTS_Control_MASK 0x2
#define U0MCR_RTS_Control 0x2
#define U0MCR_RTS_Control_BIT 1
#define U0MCR_Loopback_Mode_Select_MASK 0x10
#define U0MCR_Loopback_Mode_Select 0x10
#define U0MCR_Loopback_Mode_Select_BIT 4
#define U0MCR_RTSen_MASK 0x40
#define U0MCR_RTSen 0x40
#define U0MCR_RTSen_BIT 6
#define U0MCR_CTSen_MASK 0x80
#define U0MCR_CTSen 0x80
#define U0MCR_CTSen_BIT 7

#define U0LSR (*(volatile unsigned char *)0x40008014)
#define U0LSR_OFFSET 0x14
#define U0LSR_RDR_MASK 0x1
#define U0LSR_RDR 0x1
#define U0LSR_RDR_BIT 0
#define U0LSR_OE_MASK 0x2
#define U0LSR_OE 0x2
#define U0LSR_OE_BIT 1
#define U0LSR_PE_MASK 0x4
#define U0LSR_PE 0x4
#define U0LSR_PE_BIT 2
#define U0LSR_FE_MASK 0x8
#define U0LSR_FE 0x8
#define U0LSR_FE_BIT 3
#define U0LSR_BI_MASK 0x10
#define U0LSR_BI 0x10
#define U0LSR_BI_BIT 4
#define U0LSR_THRE_MASK 0x20
#define U0LSR_THRE 0x20
#define U0LSR_THRE_BIT 5
#define U0LSR_TEMT_MASK 0x40
#define U0LSR_TEMT 0x40
#define U0LSR_TEMT_BIT 6
#define U0LSR_RXFE_MASK 0x80
#define U0LSR_RXFE 0x80
#define U0LSR_RXFE_BIT 7

#define U0MSR (*(volatile unsigned char *)0x40008018)
#define U0MSR_OFFSET 0x18
#define U0MSR_Delta_CTS_MASK 0x1
#define U0MSR_Delta_CTS 0x1
#define U0MSR_Delta_CTS_BIT 0
#define U0MSR_Delta_DSR_MASK 0x2
#define U0MSR_Delta_DSR 0x2
#define U0MSR_Delta_DSR_BIT 1
#define U0MSR_Trailing_Edge_RI_MASK 0x4
#define U0MSR_Trailing_Edge_RI 0x4
#define U0MSR_Trailing_Edge_RI_BIT 2
#define U0MSR_Delta_DCD_MASK 0x8
#define U0MSR_Delta_DCD 0x8
#define U0MSR_Delta_DCD_BIT 3
#define U0MSR_CTS_MASK 0x10
#define U0MSR_CTS 0x10
#define U0MSR_CTS_BIT 4
#define U0MSR_DSR_MASK 0x20
#define U0MSR_DSR 0x20
#define U0MSR_DSR_BIT 5
#define U0MSR_RI_MASK 0x40
#define U0MSR_RI 0x40
#define U0MSR_RI_BIT 6
#define U0MSR_DCD_MASK 0x80
#define U0MSR_DCD 0x80
#define U0MSR_DCD_BIT 7

#define U0SCR (*(volatile unsigned char *)0x4000801C)
#define U0SCR_OFFSET 0x1C

#define U0ACR (*(volatile unsigned long *)0x40008020)
#define U0ACR_OFFSET 0x20
#define U0ACR_Start_MASK 0x1
#define U0ACR_Start 0x1
#define U0ACR_Start_BIT 0
#define U0ACR_Mode_MASK 0x2
#define U0ACR_Mode 0x2
#define U0ACR_Mode_BIT 1
#define U0ACR_AutoRestart_MASK 0x4
#define U0ACR_AutoRestart 0x4
#define U0ACR_AutoRestart_BIT 2
#define U0ACR_ABEOIntClr_MASK 0x100
#define U0ACR_ABEOIntClr 0x100
#define U0ACR_ABEOIntClr_BIT 8
#define U0ACR_ABTOIntClr_MASK 0x200
#define U0ACR_ABTOIntClr 0x200
#define U0ACR_ABTOIntClr_BIT 9

#define U0FDR (*(volatile unsigned long *)0x40008028)
#define U0FDR_OFFSET 0x28
#define U0FDR_DIVADDVAL_MASK 0xF
#define U0FDR_DIVADDVAL_BIT 0
#define U0FDR_MULVAL_MASK 0xF0
#define U0FDR_MULVAL_BIT 4

#define U0TER (*(volatile unsigned char *)0x40008030)
#define U0TER_OFFSET 0x30
#define U0TER_TXEN_MASK 0x80
#define U0TER_TXEN 0x80
#define U0TER_TXEN_BIT 7

#define U0RS485CTRL (*(volatile unsigned long *)0x4000804C)
#define U0RS485CTRL_OFFSET 0x4C
#define U0RS485CTRL_NMMEN_MASK 0x1
#define U0RS485CTRL_NMMEN 0x1
#define U0RS485CTRL_NMMEN_BIT 0
#define U0RS485CTRL_RXDIS_MASK 0x2
#define U0RS485CTRL_RXDIS 0x2
#define U0RS485CTRL_RXDIS_BIT 1
#define U0RS485CTRL_AADEN_MASK 0x4
#define U0RS485CTRL_AADEN 0x4
#define U0RS485CTRL_AADEN_BIT 2
#define U0RS485CTRL_SEL_MASK 0x8
#define U0RS485CTRL_SEL 0x8
#define U0RS485CTRL_SEL_BIT 3
#define U0RS485CTRL_DCTRL_MASK 0x10
#define U0RS485CTRL_DCTRL 0x10
#define U0RS485CTRL_DCTRL_BIT 4
#define U0RS485CTRL_OINV_MASK 0x20
#define U0RS485CTRL_OINV 0x20
#define U0RS485CTRL_OINV_BIT 5

#define U0RS485ADRMATCH (*(volatile unsigned long *)0x40008050)
#define U0RS485ADRMATCH_OFFSET 0x50

#define U0RS485DLY (*(volatile unsigned long *)0x40008054)
#define U0RS485DLY_OFFSET 0x54

#define U0FIFOLVL (*(volatile unsigned long *)0x40008058)
#define U0FIFOLVL_OFFSET 0x58
#define U0FIFOLVL_RXFIFILVL_MASK 0xF
#define U0FIFOLVL_RXFIFILVL_BIT 0
#define U0FIFOLVL_TXFIFOLVL_MASK 0xF00
#define U0FIFOLVL_TXFIFOLVL_BIT 8

#ifndef CT16B0_BASE_ADDRESS
#define CT16B0_BASE_ADDRESS 0x4000C000
#endif

#define TMR16B0IR (*(volatile unsigned char *)0x4000C000)
#define TMR16B0IR_OFFSET 0x0
#define TMR16B0IR_MR0_MASK 0x1
#define TMR16B0IR_MR0 0x1
#define TMR16B0IR_MR0_BIT 0
#define TMR16B0IR_MR1_MASK 0x2
#define TMR16B0IR_MR1 0x2
#define TMR16B0IR_MR1_BIT 1
#define TMR16B0IR_MR2_MASK 0x4
#define TMR16B0IR_MR2 0x4
#define TMR16B0IR_MR2_BIT 2
#define TMR16B0IR_MR3_MASK 0x8
#define TMR16B0IR_MR3 0x8
#define TMR16B0IR_MR3_BIT 3
#define TMR16B0IR_CR0_MASK 0x10
#define TMR16B0IR_CR0 0x10
#define TMR16B0IR_CR0_BIT 4

#define TMR16B0TCR (*(volatile unsigned char *)0x4000C004)
#define TMR16B0TCR_OFFSET 0x4
#define TMR16B0TCR_Counter_Enable_MASK 0x1
#define TMR16B0TCR_Counter_Enable 0x1
#define TMR16B0TCR_Counter_Enable_BIT 0
#define TMR16B0TCR_Counter_Reset_MASK 0x2
#define TMR16B0TCR_Counter_Reset 0x2
#define TMR16B0TCR_Counter_Reset_BIT 1

#define TMR16B0TC (*(volatile unsigned short *)0x4000C008)
#define TMR16B0TC_OFFSET 0x8

#define TMR16B0PR (*(volatile unsigned short *)0x4000C00C)
#define TMR16B0PR_OFFSET 0xC

#define TMR16B0PC (*(volatile unsigned short *)0x4000C010)
#define TMR16B0PC_OFFSET 0x10

#define TMR16B0MCR (*(volatile unsigned short *)0x4000C014)
#define TMR16B0MCR_OFFSET 0x14
#define TMR16B0MCR_MR0I_MASK 0x1
#define TMR16B0MCR_MR0I 0x1
#define TMR16B0MCR_MR0I_BIT 0
#define TMR16B0MCR_MR0R_MASK 0x2
#define TMR16B0MCR_MR0R 0x2
#define TMR16B0MCR_MR0R_BIT 1
#define TMR16B0MCR_MR0S_MASK 0x4
#define TMR16B0MCR_MR0S 0x4
#define TMR16B0MCR_MR0S_BIT 2
#define TMR16B0MCR_MR1I_MASK 0x8
#define TMR16B0MCR_MR1I 0x8
#define TMR16B0MCR_MR1I_BIT 3
#define TMR16B0MCR_MR1R_MASK 0x10
#define TMR16B0MCR_MR1R 0x10
#define TMR16B0MCR_MR1R_BIT 4
#define TMR16B0MCR_MR1S_MASK 0x20
#define TMR16B0MCR_MR1S 0x20
#define TMR16B0MCR_MR1S_BIT 5
#define TMR16B0MCR_MR2I_MASK 0x40
#define TMR16B0MCR_MR2I 0x40
#define TMR16B0MCR_MR2I_BIT 6
#define TMR16B0MCR_MR2R_MASK 0x80
#define TMR16B0MCR_MR2R 0x80
#define TMR16B0MCR_MR2R_BIT 7
#define TMR16B0MCR_MR2S_MASK 0x100
#define TMR16B0MCR_MR2S 0x100
#define TMR16B0MCR_MR2S_BIT 8
#define TMR16B0MCR_MR3I_MASK 0x200
#define TMR16B0MCR_MR3I 0x200
#define TMR16B0MCR_MR3I_BIT 9
#define TMR16B0MCR_MR3R_MASK 0x400
#define TMR16B0MCR_MR3R 0x400
#define TMR16B0MCR_MR3R_BIT 10
#define TMR16B0MCR_MR3S_MASK 0x800
#define TMR16B0MCR_MR3S 0x800
#define TMR16B0MCR_MR3S_BIT 11

#define TMR16B0MR0 (*(volatile unsigned short *)0x4000C018)
#define TMR16B0MR0_OFFSET 0x18

#define TMR16B0MR1 (*(volatile unsigned short *)0x4000C01C)
#define TMR16B0MR1_OFFSET 0x1C

#define TMR16B0MR2 (*(volatile unsigned short *)0x4000C020)
#define TMR16B0MR2_OFFSET 0x20

#define TMR16B0MR3 (*(volatile unsigned short *)0x4000C024)
#define TMR16B0MR3_OFFSET 0x24

#define TMR16B0CCR (*(volatile unsigned short *)0x4000C028)
#define TMR16B0CCR_OFFSET 0x28
#define TMR16B0CCR_CAP0RE_MASK 0x1
#define TMR16B0CCR_CAP0RE 0x1
#define TMR16B0CCR_CAP0RE_BIT 0
#define TMR16B0CCR_CAP0FE_MASK 0x2
#define TMR16B0CCR_CAP0FE 0x2
#define TMR16B0CCR_CAP0FE_BIT 1
#define TMR16B0CCR_CAP0I_MASK 0x4
#define TMR16B0CCR_CAP0I 0x4
#define TMR16B0CCR_CAP0I_BIT 2

#define TMR16B0CR0 (*(volatile unsigned short *)0x4000C02C)
#define TMR16B0CR0_OFFSET 0x2C

#define TMR16B0EMR (*(volatile unsigned short *)0x4000C03C)
#define TMR16B0EMR_OFFSET 0x3C
#define TMR16B0EMR_EM0_MASK 0x1
#define TMR16B0EMR_EM0 0x1
#define TMR16B0EMR_EM0_BIT 0
#define TMR16B0EMR_EMC0_MASK 0x30
#define TMR16B0EMR_EMC0_BIT 4
#define TMR16B0EMR_EM1_MASK 0x2
#define TMR16B0EMR_EM1 0x2
#define TMR16B0EMR_EM1_BIT 1
#define TMR16B0EMR_EMC1_MASK 0xC0
#define TMR16B0EMR_EMC1_BIT 6
#define TMR16B0EMR_EM2_MASK 0x4
#define TMR16B0EMR_EM2 0x4
#define TMR16B0EMR_EM2_BIT 2
#define TMR16B0EMR_EMC2_MASK 0x300
#define TMR16B0EMR_EMC2_BIT 8
#define TMR16B0EMR_EM3_MASK 0x8
#define TMR16B0EMR_EM3 0x8
#define TMR16B0EMR_EM3_BIT 3
#define TMR16B0EMR_EMC3_MASK 0xC00
#define TMR16B0EMR_EMC3_BIT 10

#define TMR16B0CTCR (*(volatile unsigned long *)0x4000C070)
#define TMR16B0CTCR_OFFSET 0x70
#define TMR16B0CTCR_Counter_Timer_Mode_MASK 0x3
#define TMR16B0CTCR_Counter_Timer_Mode_BIT 0
#define TMR16B0CTCR_Count_Input_Select_MASK 0xC
#define TMR16B0CTCR_Count_Input_Select_BIT 2

#define TMR16B0PWMC (*(volatile unsigned long *)0x4000C074)
#define TMR16B0PWMC_OFFSET 0x74
#define TMR16B0PWMC_PWM0_MASK 0x1
#define TMR16B0PWMC_PWM0 0x1
#define TMR16B0PWMC_PWM0_BIT 0
#define TMR16B0PWMC_PWM1_MASK 0x2
#define TMR16B0PWMC_PWM1 0x2
#define TMR16B0PWMC_PWM1_BIT 1
#define TMR16B0PWMC_PWM2_MASK 0x4
#define TMR16B0PWMC_PWM2 0x4
#define TMR16B0PWMC_PWM2_BIT 2
#define TMR16B0PWMC_PWM3_MASK 0x8
#define TMR16B0PWMC_PWM3 0x8
#define TMR16B0PWMC_PWM3_BIT 3

#ifndef CT16B1_BASE_ADDRESS
#define CT16B1_BASE_ADDRESS 0x40010000
#endif

#define TMR16B1IR (*(volatile unsigned char *)0x40010000)
#define TMR16B1IR_OFFSET 0x0
#define TMR16B1IR_MR0_MASK 0x1
#define TMR16B1IR_MR0 0x1
#define TMR16B1IR_MR0_BIT 0
#define TMR16B1IR_MR1_MASK 0x2
#define TMR16B1IR_MR1 0x2
#define TMR16B1IR_MR1_BIT 1
#define TMR16B1IR_MR2_MASK 0x4
#define TMR16B1IR_MR2 0x4
#define TMR16B1IR_MR2_BIT 2
#define TMR16B1IR_MR3_MASK 0x8
#define TMR16B1IR_MR3 0x8
#define TMR16B1IR_MR3_BIT 3
#define TMR16B1IR_CR0_MASK 0x10
#define TMR16B1IR_CR0 0x10
#define TMR16B1IR_CR0_BIT 4

#define TMR16B1TCR (*(volatile unsigned char *)0x40010004)
#define TMR16B1TCR_OFFSET 0x4
#define TMR16B1TCR_Counter_Enable_MASK 0x1
#define TMR16B1TCR_Counter_Enable 0x1
#define TMR16B1TCR_Counter_Enable_BIT 0
#define TMR16B1TCR_Counter_Reset_MASK 0x2
#define TMR16B1TCR_Counter_Reset 0x2
#define TMR16B1TCR_Counter_Reset_BIT 1

#define TMR16B1TC (*(volatile unsigned short *)0x40010008)
#define TMR16B1TC_OFFSET 0x8

#define TMR16B1PR (*(volatile unsigned short *)0x4001000C)
#define TMR16B1PR_OFFSET 0xC

#define TMR16B1PC (*(volatile unsigned short *)0x40010010)
#define TMR16B1PC_OFFSET 0x10

#define TMR16B1MCR (*(volatile unsigned short *)0x40010014)
#define TMR16B1MCR_OFFSET 0x14
#define TMR16B1MCR_MR0I_MASK 0x1
#define TMR16B1MCR_MR0I 0x1
#define TMR16B1MCR_MR0I_BIT 0
#define TMR16B1MCR_MR0R_MASK 0x2
#define TMR16B1MCR_MR0R 0x2
#define TMR16B1MCR_MR0R_BIT 1
#define TMR16B1MCR_MR0S_MASK 0x4
#define TMR16B1MCR_MR0S 0x4
#define TMR16B1MCR_MR0S_BIT 2
#define TMR16B1MCR_MR1I_MASK 0x8
#define TMR16B1MCR_MR1I 0x8
#define TMR16B1MCR_MR1I_BIT 3
#define TMR16B1MCR_MR1R_MASK 0x10
#define TMR16B1MCR_MR1R 0x10
#define TMR16B1MCR_MR1R_BIT 4
#define TMR16B1MCR_MR1S_MASK 0x20
#define TMR16B1MCR_MR1S 0x20
#define TMR16B1MCR_MR1S_BIT 5
#define TMR16B1MCR_MR2I_MASK 0x40
#define TMR16B1MCR_MR2I 0x40
#define TMR16B1MCR_MR2I_BIT 6
#define TMR16B1MCR_MR2R_MASK 0x80
#define TMR16B1MCR_MR2R 0x80
#define TMR16B1MCR_MR2R_BIT 7
#define TMR16B1MCR_MR2S_MASK 0x100
#define TMR16B1MCR_MR2S 0x100
#define TMR16B1MCR_MR2S_BIT 8
#define TMR16B1MCR_MR3I_MASK 0x200
#define TMR16B1MCR_MR3I 0x200
#define TMR16B1MCR_MR3I_BIT 9
#define TMR16B1MCR_MR3R_MASK 0x400
#define TMR16B1MCR_MR3R 0x400
#define TMR16B1MCR_MR3R_BIT 10
#define TMR16B1MCR_MR3S_MASK 0x800
#define TMR16B1MCR_MR3S 0x800
#define TMR16B1MCR_MR3S_BIT 11

#define TMR16B1MR0 (*(volatile unsigned short *)0x40010018)
#define TMR16B1MR0_OFFSET 0x18

#define TMR16B1MR1 (*(volatile unsigned short *)0x4001001C)
#define TMR16B1MR1_OFFSET 0x1C

#define TMR16B1MR2 (*(volatile unsigned short *)0x40010020)
#define TMR16B1MR2_OFFSET 0x20

#define TMR16B1MR3 (*(volatile unsigned short *)0x40010024)
#define TMR16B1MR3_OFFSET 0x24

#define TMR16B1CCR (*(volatile unsigned short *)0x40010028)
#define TMR16B1CCR_OFFSET 0x28
#define TMR16B1CCR_CAP0RE_MASK 0x1
#define TMR16B1CCR_CAP0RE 0x1
#define TMR16B1CCR_CAP0RE_BIT 0
#define TMR16B1CCR_CAP0FE_MASK 0x2
#define TMR16B1CCR_CAP0FE 0x2
#define TMR16B1CCR_CAP0FE_BIT 1
#define TMR16B1CCR_CAP0I_MASK 0x4
#define TMR16B1CCR_CAP0I 0x4
#define TMR16B1CCR_CAP0I_BIT 2

#define TMR16B1CR0 (*(volatile unsigned short *)0x4001002C)
#define TMR16B1CR0_OFFSET 0x2C

#define TMR16B1EMR (*(volatile unsigned short *)0x4001003C)
#define TMR16B1EMR_OFFSET 0x3C
#define TMR16B1EMR_EM0_MASK 0x1
#define TMR16B1EMR_EM0 0x1
#define TMR16B1EMR_EM0_BIT 0
#define TMR16B1EMR_EMC0_MASK 0x30
#define TMR16B1EMR_EMC0_BIT 4
#define TMR16B1EMR_EM1_MASK 0x2
#define TMR16B1EMR_EM1 0x2
#define TMR16B1EMR_EM1_BIT 1
#define TMR16B1EMR_EMC1_MASK 0xC0
#define TMR16B1EMR_EMC1_BIT 6
#define TMR16B1EMR_EM2_MASK 0x4
#define TMR16B1EMR_EM2 0x4
#define TMR16B1EMR_EM2_BIT 2
#define TMR16B1EMR_EMC2_MASK 0x300
#define TMR16B1EMR_EMC2_BIT 8
#define TMR16B1EMR_EM3_MASK 0x8
#define TMR16B1EMR_EM3 0x8
#define TMR16B1EMR_EM3_BIT 3
#define TMR16B1EMR_EMC3_MASK 0xC00
#define TMR16B1EMR_EMC3_BIT 10

#define TMR16B1CTCR (*(volatile unsigned long *)0x40010070)
#define TMR16B1CTCR_OFFSET 0x70
#define TMR16B1CTCR_Counter_Timer_Mode_MASK 0x3
#define TMR16B1CTCR_Counter_Timer_Mode_BIT 0
#define TMR16B1CTCR_Count_Input_Select_MASK 0xC
#define TMR16B1CTCR_Count_Input_Select_BIT 2

#define TMR16B1PWMC (*(volatile unsigned long *)0x40010074)
#define TMR16B1PWMC_OFFSET 0x74
#define TMR16B1PWMC_PWM0_MASK 0x1
#define TMR16B1PWMC_PWM0 0x1
#define TMR16B1PWMC_PWM0_BIT 0
#define TMR16B1PWMC_PWM1_MASK 0x2
#define TMR16B1PWMC_PWM1 0x2
#define TMR16B1PWMC_PWM1_BIT 1
#define TMR16B1PWMC_PWM2_MASK 0x4
#define TMR16B1PWMC_PWM2 0x4
#define TMR16B1PWMC_PWM2_BIT 2
#define TMR16B1PWMC_PWM3_MASK 0x8
#define TMR16B1PWMC_PWM3 0x8
#define TMR16B1PWMC_PWM3_BIT 3

#ifndef CT32B0_BASE_ADDRESS
#define CT32B0_BASE_ADDRESS 0x40014000
#endif

#define TMR32B0IR (*(volatile unsigned char *)0x40014000)
#define TMR32B0IR_OFFSET 0x0
#define TMR32B0IR_MR0_MASK 0x1
#define TMR32B0IR_MR0 0x1
#define TMR32B0IR_MR0_BIT 0
#define TMR32B0IR_MR1_MASK 0x2
#define TMR32B0IR_MR1 0x2
#define TMR32B0IR_MR1_BIT 1
#define TMR32B0IR_MR2_MASK 0x4
#define TMR32B0IR_MR2 0x4
#define TMR32B0IR_MR2_BIT 2
#define TMR32B0IR_MR3_MASK 0x8
#define TMR32B0IR_MR3 0x8
#define TMR32B0IR_MR3_BIT 3
#define TMR32B0IR_CR0_MASK 0x10
#define TMR32B0IR_CR0 0x10
#define TMR32B0IR_CR0_BIT 4

#define TMR32B0TCR (*(volatile unsigned char *)0x40014004)
#define TMR32B0TCR_OFFSET 0x4
#define TMR32B0TCR_Counter_Enable_MASK 0x1
#define TMR32B0TCR_Counter_Enable 0x1
#define TMR32B0TCR_Counter_Enable_BIT 0
#define TMR32B0TCR_Counter_Reset_MASK 0x2
#define TMR32B0TCR_Counter_Reset 0x2
#define TMR32B0TCR_Counter_Reset_BIT 1

#define TMR32B0TC (*(volatile unsigned long *)0x40014008)
#define TMR32B0TC_OFFSET 0x8

#define TMR32B0PR (*(volatile unsigned long *)0x4001400C)
#define TMR32B0PR_OFFSET 0xC

#define TMR32B0PC (*(volatile unsigned long *)0x40014010)
#define TMR32B0PC_OFFSET 0x10

#define TMR32B0MCR (*(volatile unsigned short *)0x40014014)
#define TMR32B0MCR_OFFSET 0x14
#define TMR32B0MCR_MR0I_MASK 0x1
#define TMR32B0MCR_MR0I 0x1
#define TMR32B0MCR_MR0I_BIT 0
#define TMR32B0MCR_MR0R_MASK 0x2
#define TMR32B0MCR_MR0R 0x2
#define TMR32B0MCR_MR0R_BIT 1
#define TMR32B0MCR_MR0S_MASK 0x4
#define TMR32B0MCR_MR0S 0x4
#define TMR32B0MCR_MR0S_BIT 2
#define TMR32B0MCR_MR1I_MASK 0x8
#define TMR32B0MCR_MR1I 0x8
#define TMR32B0MCR_MR1I_BIT 3
#define TMR32B0MCR_MR1R_MASK 0x10
#define TMR32B0MCR_MR1R 0x10
#define TMR32B0MCR_MR1R_BIT 4
#define TMR32B0MCR_MR1S_MASK 0x20
#define TMR32B0MCR_MR1S 0x20
#define TMR32B0MCR_MR1S_BIT 5
#define TMR32B0MCR_MR2I_MASK 0x40
#define TMR32B0MCR_MR2I 0x40
#define TMR32B0MCR_MR2I_BIT 6
#define TMR32B0MCR_MR2R_MASK 0x80
#define TMR32B0MCR_MR2R 0x80
#define TMR32B0MCR_MR2R_BIT 7
#define TMR32B0MCR_MR2S_MASK 0x100
#define TMR32B0MCR_MR2S 0x100
#define TMR32B0MCR_MR2S_BIT 8
#define TMR32B0MCR_MR3I_MASK 0x200
#define TMR32B0MCR_MR3I 0x200
#define TMR32B0MCR_MR3I_BIT 9
#define TMR32B0MCR_MR3R_MASK 0x400
#define TMR32B0MCR_MR3R 0x400
#define TMR32B0MCR_MR3R_BIT 10
#define TMR32B0MCR_MR3S_MASK 0x800
#define TMR32B0MCR_MR3S 0x800
#define TMR32B0MCR_MR3S_BIT 11

#define TMR32B0MR0 (*(volatile unsigned long *)0x40014018)
#define TMR32B0MR0_OFFSET 0x18

#define TMR32B0MR1 (*(volatile unsigned long *)0x4001401C)
#define TMR32B0MR1_OFFSET 0x1C

#define TMR32B0MR2 (*(volatile unsigned long *)0x40014020)
#define TMR32B0MR2_OFFSET 0x20

#define TMR32B0MR3 (*(volatile unsigned long *)0x40014024)
#define TMR32B0MR3_OFFSET 0x24

#define TMR32B0CCR (*(volatile unsigned short *)0x40014028)
#define TMR32B0CCR_OFFSET 0x28
#define TMR32B0CCR_CAP0RE_MASK 0x1
#define TMR32B0CCR_CAP0RE 0x1
#define TMR32B0CCR_CAP0RE_BIT 0
#define TMR32B0CCR_CAP0FE_MASK 0x2
#define TMR32B0CCR_CAP0FE 0x2
#define TMR32B0CCR_CAP0FE_BIT 1
#define TMR32B0CCR_CAP0I_MASK 0x4
#define TMR32B0CCR_CAP0I 0x4
#define TMR32B0CCR_CAP0I_BIT 2

#define TMR32B0CR0 (*(volatile unsigned long *)0x4001402C)
#define TMR32B0CR0_OFFSET 0x2C

#define TMR32B0EMR (*(volatile unsigned short *)0x4001403C)
#define TMR32B0EMR_OFFSET 0x3C
#define TMR32B0EMR_EM0_MASK 0x1
#define TMR32B0EMR_EM0 0x1
#define TMR32B0EMR_EM0_BIT 0
#define TMR32B0EMR_EMC0_MASK 0x30
#define TMR32B0EMR_EMC0_BIT 4
#define TMR32B0EMR_EM1_MASK 0x2
#define TMR32B0EMR_EM1 0x2
#define TMR32B0EMR_EM1_BIT 1
#define TMR32B0EMR_EMC1_MASK 0xC0
#define TMR32B0EMR_EMC1_BIT 6
#define TMR32B0EMR_EM2_MASK 0x4
#define TMR32B0EMR_EM2 0x4
#define TMR32B0EMR_EM2_BIT 2
#define TMR32B0EMR_EMC2_MASK 0x300
#define TMR32B0EMR_EMC2_BIT 8
#define TMR32B0EMR_EM3_MASK 0x8
#define TMR32B0EMR_EM3 0x8
#define TMR32B0EMR_EM3_BIT 3
#define TMR32B0EMR_EMC3_MASK 0xC00
#define TMR32B0EMR_EMC3_BIT 10

#define TMR32B0CTCR (*(volatile unsigned long *)0x40014070)
#define TMR32B0CTCR_OFFSET 0x70
#define TMR32B0CTCR_Counter_Timer_Mode_MASK 0x3
#define TMR32B0CTCR_Counter_Timer_Mode_BIT 0
#define TMR32B0CTCR_Count_Input_Select_MASK 0xC
#define TMR32B0CTCR_Count_Input_Select_BIT 2

#define TMR32B0PWMC (*(volatile unsigned long *)0x40014074)
#define TMR32B0PWMC_OFFSET 0x74
#define TMR32B0PWMC_PWM0_MASK 0x1
#define TMR32B0PWMC_PWM0 0x1
#define TMR32B0PWMC_PWM0_BIT 0
#define TMR32B0PWMC_PWM1_MASK 0x2
#define TMR32B0PWMC_PWM1 0x2
#define TMR32B0PWMC_PWM1_BIT 1
#define TMR32B0PWMC_PWM2_MASK 0x4
#define TMR32B0PWMC_PWM2 0x4
#define TMR32B0PWMC_PWM2_BIT 2
#define TMR32B0PWMC_PWM3_MASK 0x8
#define TMR32B0PWMC_PWM3 0x8
#define TMR32B0PWMC_PWM3_BIT 3

#ifndef CT32B1_BASE_ADDRESS
#define CT32B1_BASE_ADDRESS 0x40018000
#endif

#define TMR32B1IR (*(volatile unsigned char *)0x40018000)
#define TMR32B1IR_OFFSET 0x0
#define TMR32B1IR_MR0_MASK 0x1
#define TMR32B1IR_MR0 0x1
#define TMR32B1IR_MR0_BIT 0
#define TMR32B1IR_MR1_MASK 0x2
#define TMR32B1IR_MR1 0x2
#define TMR32B1IR_MR1_BIT 1
#define TMR32B1IR_MR2_MASK 0x4
#define TMR32B1IR_MR2 0x4
#define TMR32B1IR_MR2_BIT 2
#define TMR32B1IR_MR3_MASK 0x8
#define TMR32B1IR_MR3 0x8
#define TMR32B1IR_MR3_BIT 3
#define TMR32B1IR_CR0_MASK 0x10
#define TMR32B1IR_CR0 0x10
#define TMR32B1IR_CR0_BIT 4

#define TMR32B1TCR (*(volatile unsigned char *)0x40018004)
#define TMR32B1TCR_OFFSET 0x4
#define TMR32B1TCR_Counter_Enable_MASK 0x1
#define TMR32B1TCR_Counter_Enable 0x1
#define TMR32B1TCR_Counter_Enable_BIT 0
#define TMR32B1TCR_Counter_Reset_MASK 0x2
#define TMR32B1TCR_Counter_Reset 0x2
#define TMR32B1TCR_Counter_Reset_BIT 1

#define TMR32B1TC (*(volatile unsigned long *)0x40018008)
#define TMR32B1TC_OFFSET 0x8

#define TMR32B1PR (*(volatile unsigned long *)0x4001800C)
#define TMR32B1PR_OFFSET 0xC

#define TMR32B1PC (*(volatile unsigned long *)0x40018010)
#define TMR32B1PC_OFFSET 0x10

#define TMR32B1MCR (*(volatile unsigned short *)0x40018014)
#define TMR32B1MCR_OFFSET 0x14
#define TMR32B1MCR_MR0I_MASK 0x1
#define TMR32B1MCR_MR0I 0x1
#define TMR32B1MCR_MR0I_BIT 0
#define TMR32B1MCR_MR0R_MASK 0x2
#define TMR32B1MCR_MR0R 0x2
#define TMR32B1MCR_MR0R_BIT 1
#define TMR32B1MCR_MR0S_MASK 0x4
#define TMR32B1MCR_MR0S 0x4
#define TMR32B1MCR_MR0S_BIT 2
#define TMR32B1MCR_MR1I_MASK 0x8
#define TMR32B1MCR_MR1I 0x8
#define TMR32B1MCR_MR1I_BIT 3
#define TMR32B1MCR_MR1R_MASK 0x10
#define TMR32B1MCR_MR1R 0x10
#define TMR32B1MCR_MR1R_BIT 4
#define TMR32B1MCR_MR1S_MASK 0x20
#define TMR32B1MCR_MR1S 0x20
#define TMR32B1MCR_MR1S_BIT 5
#define TMR32B1MCR_MR2I_MASK 0x40
#define TMR32B1MCR_MR2I 0x40
#define TMR32B1MCR_MR2I_BIT 6
#define TMR32B1MCR_MR2R_MASK 0x80
#define TMR32B1MCR_MR2R 0x80
#define TMR32B1MCR_MR2R_BIT 7
#define TMR32B1MCR_MR2S_MASK 0x100
#define TMR32B1MCR_MR2S 0x100
#define TMR32B1MCR_MR2S_BIT 8
#define TMR32B1MCR_MR3I_MASK 0x200
#define TMR32B1MCR_MR3I 0x200
#define TMR32B1MCR_MR3I_BIT 9
#define TMR32B1MCR_MR3R_MASK 0x400
#define TMR32B1MCR_MR3R 0x400
#define TMR32B1MCR_MR3R_BIT 10
#define TMR32B1MCR_MR3S_MASK 0x800
#define TMR32B1MCR_MR3S 0x800
#define TMR32B1MCR_MR3S_BIT 11

#define TMR32B1MR0 (*(volatile unsigned long *)0x40018018)
#define TMR32B1MR0_OFFSET 0x18

#define TMR32B1MR1 (*(volatile unsigned long *)0x4001801C)
#define TMR32B1MR1_OFFSET 0x1C

#define TMR32B1MR2 (*(volatile unsigned long *)0x40018020)
#define TMR32B1MR2_OFFSET 0x20

#define TMR32B1MR3 (*(volatile unsigned long *)0x40018024)
#define TMR32B1MR3_OFFSET 0x24

#define TMR32B1CCR (*(volatile unsigned short *)0x40018028)
#define TMR32B1CCR_OFFSET 0x28
#define TMR32B1CCR_CAP0RE_MASK 0x1
#define TMR32B1CCR_CAP0RE 0x1
#define TMR32B1CCR_CAP0RE_BIT 0
#define TMR32B1CCR_CAP0FE_MASK 0x2
#define TMR32B1CCR_CAP0FE 0x2
#define TMR32B1CCR_CAP0FE_BIT 1
#define TMR32B1CCR_CAP0I_MASK 0x4
#define TMR32B1CCR_CAP0I 0x4
#define TMR32B1CCR_CAP0I_BIT 2

#define TMR32B1CR0 (*(volatile unsigned long *)0x4001802C)
#define TMR32B1CR0_OFFSET 0x2C

#define TMR32B1EMR (*(volatile unsigned short *)0x4001803C)
#define TMR32B1EMR_OFFSET 0x3C
#define TMR32B1EMR_EM0_MASK 0x1
#define TMR32B1EMR_EM0 0x1
#define TMR32B1EMR_EM0_BIT 0
#define TMR32B1EMR_EMC0_MASK 0x30
#define TMR32B1EMR_EMC0_BIT 4
#define TMR32B1EMR_EM1_MASK 0x2
#define TMR32B1EMR_EM1 0x2
#define TMR32B1EMR_EM1_BIT 1
#define TMR32B1EMR_EMC1_MASK 0xC0
#define TMR32B1EMR_EMC1_BIT 6
#define TMR32B1EMR_EM2_MASK 0x4
#define TMR32B1EMR_EM2 0x4
#define TMR32B1EMR_EM2_BIT 2
#define TMR32B1EMR_EMC2_MASK 0x300
#define TMR32B1EMR_EMC2_BIT 8
#define TMR32B1EMR_EM3_MASK 0x8
#define TMR32B1EMR_EM3 0x8
#define TMR32B1EMR_EM3_BIT 3
#define TMR32B1EMR_EMC3_MASK 0xC00
#define TMR32B1EMR_EMC3_BIT 10

#define TMR32B1CTCR (*(volatile unsigned long *)0x40018070)
#define TMR32B1CTCR_OFFSET 0x70
#define TMR32B1CTCR_Counter_Timer_Mode_MASK 0x3
#define TMR32B1CTCR_Counter_Timer_Mode_BIT 0
#define TMR32B1CTCR_Count_Input_Select_MASK 0xC
#define TMR32B1CTCR_Count_Input_Select_BIT 2

#define TMR32B1PWMC (*(volatile unsigned long *)0x40018074)
#define TMR32B1PWMC_OFFSET 0x74
#define TMR32B1PWMC_PWM0_MASK 0x1
#define TMR32B1PWMC_PWM0 0x1
#define TMR32B1PWMC_PWM0_BIT 0
#define TMR32B1PWMC_PWM1_MASK 0x2
#define TMR32B1PWMC_PWM1 0x2
#define TMR32B1PWMC_PWM1_BIT 1
#define TMR32B1PWMC_PWM2_MASK 0x4
#define TMR32B1PWMC_PWM2 0x4
#define TMR32B1PWMC_PWM2_BIT 2
#define TMR32B1PWMC_PWM3_MASK 0x8
#define TMR32B1PWMC_PWM3 0x8
#define TMR32B1PWMC_PWM3_BIT 3

#ifndef AD0_BASE_ADDRESS
#define AD0_BASE_ADDRESS 0x4001C000
#endif

#define AD0CR (*(volatile unsigned *)0x4001C000)
#define AD0CR_OFFSET 0x0
#define AD0CR_SEL_MASK 0xFF
#define AD0CR_SEL_BIT 0
#define AD0CR_CLKDIV_MASK 0xFF00
#define AD0CR_CLKDIV_BIT 8
#define AD0CR_BURST_MASK 0x10000
#define AD0CR_BURST 0x10000
#define AD0CR_BURST_BIT 16
#define AD0CR_CLKS_MASK 0xE0000
#define AD0CR_CLKS_BIT 17
#define AD0CR_PDN_MASK 0x200000
#define AD0CR_PDN 0x200000
#define AD0CR_PDN_BIT 21
#define AD0CR_START_MASK 0x7000000
#define AD0CR_START_BIT 24
#define AD0CR_EDGE_MASK 0x8000000
#define AD0CR_EDGE 0x8000000
#define AD0CR_EDGE_BIT 27

#define AD0GDR (*(volatile unsigned *)0x4001C004)
#define AD0GDR_OFFSET 0x4
#define AD0GDR_RESULT_MASK 0xFFC0
#define AD0GDR_RESULT_BIT 6
#define AD0GDR_CHN_MASK 0x7000000
#define AD0GDR_CHN_BIT 24
#define AD0GDR_OVERUN_MASK 0x40000000
#define AD0GDR_OVERUN 0x40000000
#define AD0GDR_OVERUN_BIT 30
#define AD0GDR_DONE_MASK 0x80000000
#define AD0GDR_DONE 0x80000000
#define AD0GDR_DONE_BIT 31

#define AD0INTEN (*(volatile unsigned *)0x4001C00C)
#define AD0INTEN_OFFSET 0xC
#define AD0INTEN_ADINTEN0_MASK 0x1
#define AD0INTEN_ADINTEN0 0x1
#define AD0INTEN_ADINTEN0_BIT 0
#define AD0INTEN_ADINTEN1_MASK 0x2
#define AD0INTEN_ADINTEN1 0x2
#define AD0INTEN_ADINTEN1_BIT 1
#define AD0INTEN_ADINTEN2_MASK 0x4
#define AD0INTEN_ADINTEN2 0x4
#define AD0INTEN_ADINTEN2_BIT 2
#define AD0INTEN_ADINTEN3_MASK 0x8
#define AD0INTEN_ADINTEN3 0x8
#define AD0INTEN_ADINTEN3_BIT 3
#define AD0INTEN_ADINTEN4_MASK 0x10
#define AD0INTEN_ADINTEN4 0x10
#define AD0INTEN_ADINTEN4_BIT 4
#define AD0INTEN_ADINTEN5_MASK 0x20
#define AD0INTEN_ADINTEN5 0x20
#define AD0INTEN_ADINTEN5_BIT 5
#define AD0INTEN_ADINTEN6_MASK 0x40
#define AD0INTEN_ADINTEN6 0x40
#define AD0INTEN_ADINTEN6_BIT 6
#define AD0INTEN_ADINTEN7_MASK 0x80
#define AD0INTEN_ADINTEN7 0x80
#define AD0INTEN_ADINTEN7_BIT 7
#define AD0INTEN_ADGINTEN_MASK 0x100
#define AD0INTEN_ADGINTEN 0x100
#define AD0INTEN_ADGINTEN_BIT 8

#define AD0DR0 (*(volatile unsigned *)0x4001C010)
#define AD0DR0_OFFSET 0x10
#define AD0DR0_RESULT_MASK 0xFFC0
#define AD0DR0_RESULT_BIT 6
#define AD0DR0_OVERRUN_MASK 0x40000000
#define AD0DR0_OVERRUN 0x40000000
#define AD0DR0_OVERRUN_BIT 30
#define AD0DR0_DONE_MASK 0x80000000
#define AD0DR0_DONE 0x80000000
#define AD0DR0_DONE_BIT 31

#define AD0DR1 (*(volatile unsigned *)0x4001C014)
#define AD0DR1_OFFSET 0x14
#define AD0DR1_RESULT_MASK 0xFFC0
#define AD0DR1_RESULT_BIT 6
#define AD0DR1_OVERRUN_MASK 0x40000000
#define AD0DR1_OVERRUN 0x40000000
#define AD0DR1_OVERRUN_BIT 30
#define AD0DR1_DONE_MASK 0x80000000
#define AD0DR1_DONE 0x80000000
#define AD0DR1_DONE_BIT 31

#define AD0DR2 (*(volatile unsigned *)0x4001C018)
#define AD0DR2_OFFSET 0x18
#define AD0DR2_RESULT_MASK 0xFFC0
#define AD0DR2_RESULT_BIT 6
#define AD0DR2_OVERRUN_MASK 0x40000000
#define AD0DR2_OVERRUN 0x40000000
#define AD0DR2_OVERRUN_BIT 30
#define AD0DR2_DONE_MASK 0x80000000
#define AD0DR2_DONE 0x80000000
#define AD0DR2_DONE_BIT 31

#define AD0DR3 (*(volatile unsigned *)0x4001C01C)
#define AD0DR3_OFFSET 0x1C
#define AD0DR3_RESULT_MASK 0xFFC0
#define AD0DR3_RESULT_BIT 6
#define AD0DR3_OVERRUN_MASK 0x40000000
#define AD0DR3_OVERRUN 0x40000000
#define AD0DR3_OVERRUN_BIT 30
#define AD0DR3_DONE_MASK 0x80000000
#define AD0DR3_DONE 0x80000000
#define AD0DR3_DONE_BIT 31

#define AD0DR4 (*(volatile unsigned *)0x4001C020)
#define AD0DR4_OFFSET 0x20
#define AD0DR4_RESULT_MASK 0xFFC0
#define AD0DR4_RESULT_BIT 6
#define AD0DR4_OVERRUN_MASK 0x40000000
#define AD0DR4_OVERRUN 0x40000000
#define AD0DR4_OVERRUN_BIT 30
#define AD0DR4_DONE_MASK 0x80000000
#define AD0DR4_DONE 0x80000000
#define AD0DR4_DONE_BIT 31

#define AD0DR5 (*(volatile unsigned *)0x4001C024)
#define AD0DR5_OFFSET 0x24
#define AD0DR5_RESULT_MASK 0xFFC0
#define AD0DR5_RESULT_BIT 6
#define AD0DR5_OVERRUN_MASK 0x40000000
#define AD0DR5_OVERRUN 0x40000000
#define AD0DR5_OVERRUN_BIT 30
#define AD0DR5_DONE_MASK 0x80000000
#define AD0DR5_DONE 0x80000000
#define AD0DR5_DONE_BIT 31

#define AD0DR6 (*(volatile unsigned *)0x4001C028)
#define AD0DR6_OFFSET 0x28
#define AD0DR6_RESULT_MASK 0xFFC0
#define AD0DR6_RESULT_BIT 6
#define AD0DR6_OVERRUN_MASK 0x40000000
#define AD0DR6_OVERRUN 0x40000000
#define AD0DR6_OVERRUN_BIT 30
#define AD0DR6_DONE_MASK 0x80000000
#define AD0DR6_DONE 0x80000000
#define AD0DR6_DONE_BIT 31

#define AD0DR7 (*(volatile unsigned *)0x4001C02C)
#define AD0DR7_OFFSET 0x2C
#define AD0DR7_RESULT_MASK 0xFFC0
#define AD0DR7_RESULT_BIT 6
#define AD0DR7_OVERRUN_MASK 0x40000000
#define AD0DR7_OVERRUN 0x40000000
#define AD0DR7_OVERRUN_BIT 30
#define AD0DR7_DONE_MASK 0x80000000
#define AD0DR7_DONE 0x80000000
#define AD0DR7_DONE_BIT 31

#define AD0STAT (*(volatile unsigned *)0x4001C030)
#define AD0STAT_OFFSET 0x30
#define AD0STAT_DONE0_MASK 0x1
#define AD0STAT_DONE0 0x1
#define AD0STAT_DONE0_BIT 0
#define AD0STAT_DONE1_MASK 0x2
#define AD0STAT_DONE1 0x2
#define AD0STAT_DONE1_BIT 1
#define AD0STAT_DONE2_MASK 0x4
#define AD0STAT_DONE2 0x4
#define AD0STAT_DONE2_BIT 2
#define AD0STAT_DONE3_MASK 0x8
#define AD0STAT_DONE3 0x8
#define AD0STAT_DONE3_BIT 3
#define AD0STAT_DONE4_MASK 0x10
#define AD0STAT_DONE4 0x10
#define AD0STAT_DONE4_BIT 4
#define AD0STAT_DONE5_MASK 0x20
#define AD0STAT_DONE5 0x20
#define AD0STAT_DONE5_BIT 5
#define AD0STAT_DONE6_MASK 0x40
#define AD0STAT_DONE6 0x40
#define AD0STAT_DONE6_BIT 6
#define AD0STAT_DONE7_MASK 0x80
#define AD0STAT_DONE7 0x80
#define AD0STAT_DONE7_BIT 7
#define AD0STAT_OVERRUN0_MASK 0x100
#define AD0STAT_OVERRUN0 0x100
#define AD0STAT_OVERRUN0_BIT 8
#define AD0STAT_OVERRUN1_MASK 0x200
#define AD0STAT_OVERRUN1 0x200
#define AD0STAT_OVERRUN1_BIT 9
#define AD0STAT_OVERRUN2_MASK 0x400
#define AD0STAT_OVERRUN2 0x400
#define AD0STAT_OVERRUN2_BIT 10
#define AD0STAT_OVERRUN3_MASK 0x800
#define AD0STAT_OVERRUN3 0x800
#define AD0STAT_OVERRUN3_BIT 11
#define AD0STAT_OVERRUN4_MASK 0x1000
#define AD0STAT_OVERRUN4 0x1000
#define AD0STAT_OVERRUN4_BIT 12
#define AD0STAT_OVERRUN5_MASK 0x2000
#define AD0STAT_OVERRUN5 0x2000
#define AD0STAT_OVERRUN5_BIT 13
#define AD0STAT_OVERRUN6_MASK 0x4000
#define AD0STAT_OVERRUN6 0x4000
#define AD0STAT_OVERRUN6_BIT 14
#define AD0STAT_OVERRUN7_MASK 0x8000
#define AD0STAT_OVERRUN7 0x8000
#define AD0STAT_OVERRUN7_BIT 15
#define AD0STAT_ADINT_MASK 0x10000
#define AD0STAT_ADINT 0x10000
#define AD0STAT_ADINT_BIT 16

#ifndef PMU_BASE_ADDRESS
#define PMU_BASE_ADDRESS 0x40038000
#endif

#define PCON (*(volatile unsigned *)0x40038000)
#define PCON_OFFSET 0x0
#define PCON_DPDEN_MASK 0x1
#define PCON_DPDEN 0x1
#define PCON_DPDEN_BIT 0
#define PCON_DPDFLAG_MASK 0x800
#define PCON_DPDFLAG 0x800
#define PCON_DPDFLAG_BIT 11

#define GPREG0 (*(volatile unsigned *)0x40038004)
#define GPREG0_OFFSET 0x4

#define GPREG1 (*(volatile unsigned *)0x40038008)
#define GPREG1_OFFSET 0x8

#define GPREG2 (*(volatile unsigned *)0x4003800C)
#define GPREG2_OFFSET 0xC

#define GPREG3 (*(volatile unsigned *)0x40038010)
#define GPREG3_OFFSET 0x10

#define GPREG4 (*(volatile unsigned *)0x40038014)
#define GPREG4_OFFSET 0x14
#define GPREG4_WAKEUPHYS_MASK 0x400
#define GPREG4_WAKEUPHYS 0x400
#define GPREG4_WAKEUPHYS_BIT 10
#define GPREG4_GPDATA_MASK 0xFFFFF800
#define GPREG4_GPDATA_BIT 11

#ifndef FLASH_BASE_ADDRESS
#define FLASH_BASE_ADDRESS 0x4003C000
#endif

#define FLASHCFG (*(volatile unsigned *)0x4003C010)
#define FLASHCFG_OFFSET 0x10
#define FLASHCFG_FLASHTIM_MASK 0x3
#define FLASHCFG_FLASHTIM_BIT 0

#ifndef SSP0_BASE_ADDRESS
#define SSP0_BASE_ADDRESS 0x40040000
#endif

#define SSP0CR0 (*(volatile unsigned long *)0x40040000)
#define SSP0CR0_OFFSET 0x0
#define SSP0CR0_SCR_MASK 0xFF00
#define SSP0CR0_SCR_BIT 8
#define SSP0CR0_CPHA_MASK 0x80
#define SSP0CR0_CPHA 0x80
#define SSP0CR0_CPHA_BIT 7
#define SSP0CR0_CPOL_MASK 0x40
#define SSP0CR0_CPOL 0x40
#define SSP0CR0_CPOL_BIT 6
#define SSP0CR0_FRF_MASK 0x30
#define SSP0CR0_FRF_BIT 4
#define SSP0CR0_DSS_MASK 0xF
#define SSP0CR0_DSS_BIT 0

#define SSP0CR1 (*(volatile unsigned long *)0x40040004)
#define SSP0CR1_OFFSET 0x4
#define SSP0CR1_SOD_MASK 0x8
#define SSP0CR1_SOD 0x8
#define SSP0CR1_SOD_BIT 3
#define SSP0CR1_MS_MASK 0x4
#define SSP0CR1_MS 0x4
#define SSP0CR1_MS_BIT 2
#define SSP0CR1_SSE_MASK 0x2
#define SSP0CR1_SSE 0x2
#define SSP0CR1_SSE_BIT 1
#define SSP0CR1_LBM_MASK 0x1
#define SSP0CR1_LBM 0x1
#define SSP0CR1_LBM_BIT 0

#define SSP0DR (*(volatile unsigned long *)0x40040008)
#define SSP0DR_OFFSET 0x8

#define SSP0SR (*(volatile unsigned long *)0x4004000C)
#define SSP0SR_OFFSET 0xC
#define SSP0SR_BSY_MASK 0x10
#define SSP0SR_BSY 0x10
#define SSP0SR_BSY_BIT 4
#define SSP0SR_RFF_MASK 0x8
#define SSP0SR_RFF 0x8
#define SSP0SR_RFF_BIT 3
#define SSP0SR_RNE_MASK 0x4
#define SSP0SR_RNE 0x4
#define SSP0SR_RNE_BIT 2
#define SSP0SR_TNF_MASK 0x2
#define SSP0SR_TNF 0x2
#define SSP0SR_TNF_BIT 1
#define SSP0SR_TFE_MASK 0x1
#define SSP0SR_TFE 0x1
#define SSP0SR_TFE_BIT 0

#define SSP0CPSR (*(volatile unsigned long *)0x40040010)
#define SSP0CPSR_OFFSET 0x10
#define SSP0CPSR_CPSDVSR_MASK 0xFF
#define SSP0CPSR_CPSDVSR_BIT 0

#define SSP0IMSC (*(volatile unsigned long *)0x40040014)
#define SSP0IMSC_OFFSET 0x14
#define SSP0IMSC_TXIM_MASK 0x8
#define SSP0IMSC_TXIM 0x8
#define SSP0IMSC_TXIM_BIT 3
#define SSP0IMSC_RXIM_MASK 0x4
#define SSP0IMSC_RXIM 0x4
#define SSP0IMSC_RXIM_BIT 2
#define SSP0IMSC_RTIM_MASK 0x2
#define SSP0IMSC_RTIM 0x2
#define SSP0IMSC_RTIM_BIT 1
#define SSP0IMSC_RORIM_MASK 0x1
#define SSP0IMSC_RORIM 0x1
#define SSP0IMSC_RORIM_BIT 0

#define SSP0RIS (*(volatile unsigned long *)0x40040018)
#define SSP0RIS_OFFSET 0x18
#define SSP0RIS_TXRIS_MASK 0x8
#define SSP0RIS_TXRIS 0x8
#define SSP0RIS_TXRIS_BIT 3
#define SSP0RIS_RXRIS_MASK 0x4
#define SSP0RIS_RXRIS 0x4
#define SSP0RIS_RXRIS_BIT 2
#define SSP0RIS_RTRIS_MASK 0x2
#define SSP0RIS_RTRIS 0x2
#define SSP0RIS_RTRIS_BIT 1
#define SSP0RIS_RORRIS_MASK 0x1
#define SSP0RIS_RORRIS 0x1
#define SSP0RIS_RORRIS_BIT 0

#define SSP0MIS (*(volatile unsigned long *)0x4004001C)
#define SSP0MIS_OFFSET 0x1C
#define SSP0MIS_TXMIS_MASK 0x8
#define SSP0MIS_TXMIS 0x8
#define SSP0MIS_TXMIS_BIT 3
#define SSP0MIS_RXMIS_MASK 0x4
#define SSP0MIS_RXMIS 0x4
#define SSP0MIS_RXMIS_BIT 2
#define SSP0MIS_RTMIS_MASK 0x2
#define SSP0MIS_RTMIS 0x2
#define SSP0MIS_RTMIS_BIT 1
#define SSP0MIS_RORMIS_MASK 0x1
#define SSP0MIS_RORMIS 0x1
#define SSP0MIS_RORMIS_BIT 0

#define SSP0ICR (*(volatile unsigned long *)0x40040020)
#define SSP0ICR_OFFSET 0x20
#define SSP0ICR_RTIC_MASK 0x2
#define SSP0ICR_RTIC 0x2
#define SSP0ICR_RTIC_BIT 1
#define SSP0ICR_RORIC_MASK 0x1
#define SSP0ICR_RORIC 0x1
#define SSP0ICR_RORIC_BIT 0

#ifndef IOCON_BASE_ADDRESS
#define IOCON_BASE_ADDRESS 0x40044000
#endif

#define IOCON_PIO2_6 (*(volatile unsigned *)0x40044000)
#define IOCON_PIO2_6_OFFSET 0x0
#define IOCON_PIO2_6_FUNC_MASK 0x7
#define IOCON_PIO2_6_FUNC_BIT 0
#define IOCON_PIO2_6_MODE_MASK 0x18
#define IOCON_PIO2_6_MODE_BIT 3
#define IOCON_PIO2_6_HYS_MASK 0x20
#define IOCON_PIO2_6_HYS 0x20
#define IOCON_PIO2_6_HYS_BIT 5

#define IOCON_PIO2_0 (*(volatile unsigned *)0x40044008)
#define IOCON_PIO2_0_OFFSET 0x8
#define IOCON_PIO2_0_FUNC_MASK 0x7
#define IOCON_PIO2_0_FUNC_BIT 0
#define IOCON_PIO2_0_MODE_MASK 0x18
#define IOCON_PIO2_0_MODE_BIT 3
#define IOCON_PIO2_0_HYS_MASK 0x20
#define IOCON_PIO2_0_HYS 0x20
#define IOCON_PIO2_0_HYS_BIT 5

#define IOCON_nRESET_PIO0_0 (*(volatile unsigned *)0x4004400C)
#define IOCON_nRESET_PIO0_0_OFFSET 0xC
#define IOCON_nRESET_PIO0_0_FUNC_MASK 0x7
#define IOCON_nRESET_PIO0_0_FUNC_BIT 0
#define IOCON_nRESET_PIO0_0_MODE_MASK 0x18
#define IOCON_nRESET_PIO0_0_MODE_BIT 3
#define IOCON_nRESET_PIO0_0_HYS_MASK 0x20
#define IOCON_nRESET_PIO0_0_HYS 0x20
#define IOCON_nRESET_PIO0_0_HYS_BIT 5

#define IOCON_PIO0_1 (*(volatile unsigned *)0x40044010)
#define IOCON_PIO0_1_OFFSET 0x10
#define IOCON_PIO0_1_FUNC_MASK 0x7
#define IOCON_PIO0_1_FUNC_BIT 0
#define IOCON_PIO0_1_MODE_MASK 0x18
#define IOCON_PIO0_1_MODE_BIT 3
#define IOCON_PIO0_1_HYS_MASK 0x20
#define IOCON_PIO0_1_HYS 0x20
#define IOCON_PIO0_1_HYS_BIT 5

#define IOCON_PIO1_8 (*(volatile unsigned *)0x40044014)
#define IOCON_PIO1_8_OFFSET 0x14
#define IOCON_PIO1_8_FUNC_MASK 0x7
#define IOCON_PIO1_8_FUNC_BIT 0
#define IOCON_PIO1_8_MODE_MASK 0x18
#define IOCON_PIO1_8_MODE_BIT 3
#define IOCON_PIO1_8_HYS_MASK 0x20
#define IOCON_PIO1_8_HYS 0x20
#define IOCON_PIO1_8_HYS_BIT 5

#define IOCON_PIO0_2 (*(volatile unsigned *)0x4004401C)
#define IOCON_PIO0_2_OFFSET 0x1C
#define IOCON_PIO0_2_FUNC_MASK 0x7
#define IOCON_PIO0_2_FUNC_BIT 0
#define IOCON_PIO0_2_MODE_MASK 0x18
#define IOCON_PIO0_2_MODE_BIT 3
#define IOCON_PIO0_2_HYS_MASK 0x20
#define IOCON_PIO0_2_HYS 0x20
#define IOCON_PIO0_2_HYS_BIT 5

#define IOCON_PIO2_7 (*(volatile unsigned *)0x40044020)
#define IOCON_PIO2_7_OFFSET 0x20
#define IOCON_PIO2_7_FUNC_MASK 0x7
#define IOCON_PIO2_7_FUNC_BIT 0
#define IOCON_PIO2_7_MODE_MASK 0x18
#define IOCON_PIO2_7_MODE_BIT 3
#define IOCON_PIO2_7_HYS_MASK 0x20
#define IOCON_PIO2_7_HYS 0x20
#define IOCON_PIO2_7_HYS_BIT 5

#define IOCON_PIO2_8 (*(volatile unsigned *)0x40044024)
#define IOCON_PIO2_8_OFFSET 0x24
#define IOCON_PIO2_8_FUNC_MASK 0x7
#define IOCON_PIO2_8_FUNC_BIT 0
#define IOCON_PIO2_8_MODE_MASK 0x18
#define IOCON_PIO2_8_MODE_BIT 3
#define IOCON_PIO2_8_HYS_MASK 0x20
#define IOCON_PIO2_8_HYS 0x20
#define IOCON_PIO2_8_HYS_BIT 5

#define IOCON_PIO2_1 (*(volatile unsigned *)0x40044028)
#define IOCON_PIO2_1_OFFSET 0x28
#define IOCON_PIO2_1_FUNC_MASK 0x7
#define IOCON_PIO2_1_FUNC_BIT 0
#define IOCON_PIO2_1_MODE_MASK 0x18
#define IOCON_PIO2_1_MODE_BIT 3
#define IOCON_PIO2_1_HYS_MASK 0x20
#define IOCON_PIO2_1_HYS 0x20
#define IOCON_PIO2_1_HYS_BIT 5

#define IOCON_PIO0_3 (*(volatile unsigned *)0x4004402C)
#define IOCON_PIO0_3_OFFSET 0x2C
#define IOCON_PIO0_3_FUNC_MASK 0x7
#define IOCON_PIO0_3_FUNC_BIT 0
#define IOCON_PIO0_3_MODE_MASK 0x18
#define IOCON_PIO0_3_MODE_BIT 3
#define IOCON_PIO0_3_HYS_MASK 0x20
#define IOCON_PIO0_3_HYS 0x20
#define IOCON_PIO0_3_HYS_BIT 5

#define IOCON_PIO0_4 (*(volatile unsigned *)0x40044030)
#define IOCON_PIO0_4_OFFSET 0x30
#define IOCON_PIO0_4_FUNC_MASK 0x7
#define IOCON_PIO0_4_FUNC_BIT 0
#define IOCON_PIO0_4_I2CMODE_MASK 0x300
#define IOCON_PIO0_4_I2CMODE_BIT 8

#define IOCON_PIO0_5 (*(volatile unsigned *)0x40044034)
#define IOCON_PIO0_5_OFFSET 0x34
#define IOCON_PIO0_5_FUNC_MASK 0x7
#define IOCON_PIO0_5_FUNC_BIT 0
#define IOCON_PIO0_5_I2CMODE_MASK 0x300
#define IOCON_PIO0_5_I2CMODE_BIT 8

#define IOCON_PIO1_9 (*(volatile unsigned *)0x40044038)
#define IOCON_PIO1_9_OFFSET 0x38
#define IOCON_PIO1_9_FUNC_MASK 0x7
#define IOCON_PIO1_9_FUNC_BIT 0
#define IOCON_PIO1_9_MODE_MASK 0x18
#define IOCON_PIO1_9_MODE_BIT 3
#define IOCON_PIO1_9_HYS_MASK 0x20
#define IOCON_PIO1_9_HYS 0x20
#define IOCON_PIO1_9_HYS_BIT 5

#define IOCON_PIO3_4 (*(volatile unsigned *)0x4004403C)
#define IOCON_PIO3_4_OFFSET 0x3C
#define IOCON_PIO3_4_FUNC_MASK 0x7
#define IOCON_PIO3_4_FUNC_BIT 0
#define IOCON_PIO3_4_MODE_MASK 0x18
#define IOCON_PIO3_4_MODE_BIT 3
#define IOCON_PIO3_4_HYS_MASK 0x20
#define IOCON_PIO3_4_HYS 0x20
#define IOCON_PIO3_4_HYS_BIT 5

#define IOCON_PIO2_4 (*(volatile unsigned *)0x40044040)
#define IOCON_PIO2_4_OFFSET 0x40
#define IOCON_PIO2_4_FUNC_MASK 0x7
#define IOCON_PIO2_4_FUNC_BIT 0
#define IOCON_PIO2_4_MODE_MASK 0x18
#define IOCON_PIO2_4_MODE_BIT 3
#define IOCON_PIO2_4_HYS_MASK 0x20
#define IOCON_PIO2_4_HYS 0x20
#define IOCON_PIO2_4_HYS_BIT 5

#define IOCON_PIO2_5 (*(volatile unsigned *)0x40044044)
#define IOCON_PIO2_5_OFFSET 0x44
#define IOCON_PIO2_5_FUNC_MASK 0x7
#define IOCON_PIO2_5_FUNC_BIT 0
#define IOCON_PIO2_5_MODE_MASK 0x18
#define IOCON_PIO2_5_MODE_BIT 3
#define IOCON_PIO2_5_HYS_MASK 0x20
#define IOCON_PIO2_5_HYS 0x20
#define IOCON_PIO2_5_HYS_BIT 5

#define IOCON_PIO3_5 (*(volatile unsigned *)0x40044048)
#define IOCON_PIO3_5_OFFSET 0x48
#define IOCON_PIO3_5_FUNC_MASK 0x7
#define IOCON_PIO3_5_FUNC_BIT 0
#define IOCON_PIO3_5_MODE_MASK 0x18
#define IOCON_PIO3_5_MODE_BIT 3
#define IOCON_PIO3_5_HYS_MASK 0x20
#define IOCON_PIO3_5_HYS 0x20
#define IOCON_PIO3_5_HYS_BIT 5

#define IOCON_PIO0_6 (*(volatile unsigned *)0x4004404C)
#define IOCON_PIO0_6_OFFSET 0x4C
#define IOCON_PIO0_6_FUNC_MASK 0x7
#define IOCON_PIO0_6_FUNC_BIT 0
#define IOCON_PIO0_6_MODE_MASK 0x18
#define IOCON_PIO0_6_MODE_BIT 3
#define IOCON_PIO0_6_HYS_MASK 0x20
#define IOCON_PIO0_6_HYS 0x20
#define IOCON_PIO0_6_HYS_BIT 5

#define IOCON_PIO0_7 (*(volatile unsigned *)0x40044050)
#define IOCON_PIO0_7_OFFSET 0x50
#define IOCON_PIO0_7_FUNC_MASK 0x7
#define IOCON_PIO0_7_FUNC_BIT 0
#define IOCON_PIO0_7_MODE_MASK 0x18
#define IOCON_PIO0_7_MODE_BIT 3
#define IOCON_PIO0_7_HYS_MASK 0x20
#define IOCON_PIO0_7_HYS 0x20
#define IOCON_PIO0_7_HYS_BIT 5

#define IOCON_PIO2_9 (*(volatile unsigned *)0x40044054)
#define IOCON_PIO2_9_OFFSET 0x54
#define IOCON_PIO2_9_FUNC_MASK 0x7
#define IOCON_PIO2_9_FUNC_BIT 0
#define IOCON_PIO2_9_MODE_MASK 0x18
#define IOCON_PIO2_9_MODE_BIT 3
#define IOCON_PIO2_9_HYS_MASK 0x20
#define IOCON_PIO2_9_HYS 0x20
#define IOCON_PIO2_9_HYS_BIT 5

#define IOCON_PIO2_10 (*(volatile unsigned *)0x40044058)
#define IOCON_PIO2_10_OFFSET 0x58
#define IOCON_PIO2_10_FUNC_MASK 0x7
#define IOCON_PIO2_10_FUNC_BIT 0
#define IOCON_PIO2_10_MODE_MASK 0x18
#define IOCON_PIO2_10_MODE_BIT 3
#define IOCON_PIO2_10_HYS_MASK 0x20
#define IOCON_PIO2_10_HYS 0x20
#define IOCON_PIO2_10_HYS_BIT 5

#define IOCON_PIO2_2 (*(volatile unsigned *)0x4004405C)
#define IOCON_PIO2_2_OFFSET 0x5C
#define IOCON_PIO2_2_FUNC_MASK 0x7
#define IOCON_PIO2_2_FUNC_BIT 0
#define IOCON_PIO2_2_MODE_MASK 0x18
#define IOCON_PIO2_2_MODE_BIT 3
#define IOCON_PIO2_2_HYS_MASK 0x20
#define IOCON_PIO2_2_HYS 0x20
#define IOCON_PIO2_2_HYS_BIT 5

#define IOCON_PIO0_8 (*(volatile unsigned *)0x40044060)
#define IOCON_PIO0_8_OFFSET 0x60
#define IOCON_PIO0_8_FUNC_MASK 0x7
#define IOCON_PIO0_8_FUNC_BIT 0
#define IOCON_PIO0_8_MODE_MASK 0x18
#define IOCON_PIO0_8_MODE_BIT 3
#define IOCON_PIO0_8_HYS_MASK 0x20
#define IOCON_PIO0_8_HYS 0x20
#define IOCON_PIO0_8_HYS_BIT 5

#define IOCON_PIO0_9 (*(volatile unsigned *)0x40044064)
#define IOCON_PIO0_9_OFFSET 0x64
#define IOCON_PIO0_9_FUNC_MASK 0x7
#define IOCON_PIO0_9_FUNC_BIT 0
#define IOCON_PIO0_9_MODE_MASK 0x18
#define IOCON_PIO0_9_MODE_BIT 3
#define IOCON_PIO0_9_HYS_MASK 0x20
#define IOCON_PIO0_9_HYS 0x20
#define IOCON_PIO0_9_HYS_BIT 5

#define IOCON_JTAG_TCK_PIO0_10 (*(volatile unsigned *)0x40044068)
#define IOCON_JTAG_TCK_PIO0_10_OFFSET 0x68
#define IOCON_JTAG_TCK_PIO0_10_FUNC_MASK 0x7
#define IOCON_JTAG_TCK_PIO0_10_FUNC_BIT 0
#define IOCON_JTAG_TCK_PIO0_10_MODE_MASK 0x18
#define IOCON_JTAG_TCK_PIO0_10_MODE_BIT 3
#define IOCON_JTAG_TCK_PIO0_10_HYS_MASK 0x20
#define IOCON_JTAG_TCK_PIO0_10_HYS 0x20
#define IOCON_JTAG_TCK_PIO0_10_HYS_BIT 5

#define IOCON_PIO1_10 (*(volatile unsigned *)0x4004406C)
#define IOCON_PIO1_10_OFFSET 0x6C
#define IOCON_PIO1_10_FUNC_MASK 0x7
#define IOCON_PIO1_10_FUNC_BIT 0
#define IOCON_PIO1_10_MODE_MASK 0x18
#define IOCON_PIO1_10_MODE_BIT 3
#define IOCON_PIO1_10_HYS_MASK 0x20
#define IOCON_PIO1_10_HYS 0x20
#define IOCON_PIO1_10_HYS_BIT 5
#define IOCON_PIO1_10_ADMODE_MASK 0x80
#define IOCON_PIO1_10_ADMODE 0x80
#define IOCON_PIO1_10_ADMODE_BIT 7

#define IOCON_PIO2_11 (*(volatile unsigned *)0x40044070)
#define IOCON_PIO2_11_OFFSET 0x70
#define IOCON_PIO2_11_FUNC_MASK 0x7
#define IOCON_PIO2_11_FUNC_BIT 0
#define IOCON_PIO2_11_MODE_MASK 0x18
#define IOCON_PIO2_11_MODE_BIT 3
#define IOCON_PIO2_11_HYS_MASK 0x20
#define IOCON_PIO2_11_HYS 0x20
#define IOCON_PIO2_11_HYS_BIT 5

#define IOCON_JTAG_TDI_PIO0_11 (*(volatile unsigned *)0x40044074)
#define IOCON_JTAG_TDI_PIO0_11_OFFSET 0x74
#define IOCON_JTAG_TDI_PIO0_11_FUNC_MASK 0x7
#define IOCON_JTAG_TDI_PIO0_11_FUNC_BIT 0
#define IOCON_JTAG_TDI_PIO0_11_MODE_MASK 0x18
#define IOCON_JTAG_TDI_PIO0_11_MODE_BIT 3
#define IOCON_JTAG_TDI_PIO0_11_HYS_MASK 0x20
#define IOCON_JTAG_TDI_PIO0_11_HYS 0x20
#define IOCON_JTAG_TDI_PIO0_11_HYS_BIT 5
#define IOCON_JTAG_TDI_PIO0_11_ADMODE_MASK 0x80
#define IOCON_JTAG_TDI_PIO0_11_ADMODE 0x80
#define IOCON_JTAG_TDI_PIO0_11_ADMODE_BIT 7

#define IOCON_JTAG_TMS_PIO1_0 (*(volatile unsigned *)0x40044078)
#define IOCON_JTAG_TMS_PIO1_0_OFFSET 0x78
#define IOCON_JTAG_TMS_PIO1_0_FUNC_MASK 0x7
#define IOCON_JTAG_TMS_PIO1_0_FUNC_BIT 0
#define IOCON_JTAG_TMS_PIO1_0_MODE_MASK 0x18
#define IOCON_JTAG_TMS_PIO1_0_MODE_BIT 3
#define IOCON_JTAG_TMS_PIO1_0_HYS_MASK 0x20
#define IOCON_JTAG_TMS_PIO1_0_HYS 0x20
#define IOCON_JTAG_TMS_PIO1_0_HYS_BIT 5
#define IOCON_JTAG_TMS_PIO1_0_ADMODE_MASK 0x80
#define IOCON_JTAG_TMS_PIO1_0_ADMODE 0x80
#define IOCON_JTAG_TMS_PIO1_0_ADMODE_BIT 7

#define IOCON_JTAG_TDO_PIO1_1 (*(volatile unsigned *)0x4004407C)
#define IOCON_JTAG_TDO_PIO1_1_OFFSET 0x7C
#define IOCON_JTAG_TDO_PIO1_1_FUNC_MASK 0x7
#define IOCON_JTAG_TDO_PIO1_1_FUNC_BIT 0
#define IOCON_JTAG_TDO_PIO1_1_MODE_MASK 0x18
#define IOCON_JTAG_TDO_PIO1_1_MODE_BIT 3
#define IOCON_JTAG_TDO_PIO1_1_HYS_MASK 0x20
#define IOCON_JTAG_TDO_PIO1_1_HYS 0x20
#define IOCON_JTAG_TDO_PIO1_1_HYS_BIT 5
#define IOCON_JTAG_TDO_PIO1_1_ADMODE_MASK 0x80
#define IOCON_JTAG_TDO_PIO1_1_ADMODE 0x80
#define IOCON_JTAG_TDO_PIO1_1_ADMODE_BIT 7

#define IOCON_JTAG_nTRST_PIO1_2 (*(volatile unsigned *)0x40044080)
#define IOCON_JTAG_nTRST_PIO1_2_OFFSET 0x80
#define IOCON_JTAG_nTRST_PIO1_2_FUNC_MASK 0x7
#define IOCON_JTAG_nTRST_PIO1_2_FUNC_BIT 0
#define IOCON_JTAG_nTRST_PIO1_2_MODE_MASK 0x18
#define IOCON_JTAG_nTRST_PIO1_2_MODE_BIT 3
#define IOCON_JTAG_nTRST_PIO1_2_HYS_MASK 0x20
#define IOCON_JTAG_nTRST_PIO1_2_HYS 0x20
#define IOCON_JTAG_nTRST_PIO1_2_HYS_BIT 5
#define IOCON_JTAG_nTRST_PIO1_2_ADMODE_MASK 0x80
#define IOCON_JTAG_nTRST_PIO1_2_ADMODE 0x80
#define IOCON_JTAG_nTRST_PIO1_2_ADMODE_BIT 7

#define IOCON_PIO3_0 (*(volatile unsigned *)0x40044084)
#define IOCON_PIO3_0_OFFSET 0x84
#define IOCON_PIO3_0_FUNC_MASK 0x7
#define IOCON_PIO3_0_FUNC_BIT 0
#define IOCON_PIO3_0_MODE_MASK 0x18
#define IOCON_PIO3_0_MODE_BIT 3
#define IOCON_PIO3_0_HYS_MASK 0x20
#define IOCON_PIO3_0_HYS 0x20
#define IOCON_PIO3_0_HYS_BIT 5

#define IOCON_PIO3_1 (*(volatile unsigned *)0x40044088)
#define IOCON_PIO3_1_OFFSET 0x88
#define IOCON_PIO3_1_FUNC_MASK 0x7
#define IOCON_PIO3_1_FUNC_BIT 0
#define IOCON_PIO3_1_MODE_MASK 0x18
#define IOCON_PIO3_1_MODE_BIT 3
#define IOCON_PIO3_1_HYS_MASK 0x20
#define IOCON_PIO3_1_HYS 0x20
#define IOCON_PIO3_1_HYS_BIT 5

#define IOCON_PIO2_3 (*(volatile unsigned *)0x4004408C)
#define IOCON_PIO2_3_OFFSET 0x8C
#define IOCON_PIO2_3_FUNC_MASK 0x7
#define IOCON_PIO2_3_FUNC_BIT 0
#define IOCON_PIO2_3_MODE_MASK 0x18
#define IOCON_PIO2_3_MODE_BIT 3
#define IOCON_PIO2_3_HYS_MASK 0x20
#define IOCON_PIO2_3_HYS 0x20
#define IOCON_PIO2_3_HYS_BIT 5

#define IOCON_SWDIO_PIO1_3 (*(volatile unsigned *)0x40044090)
#define IOCON_SWDIO_PIO1_3_OFFSET 0x90
#define IOCON_SWDIO_PIO1_3_FUNC_MASK 0x7
#define IOCON_SWDIO_PIO1_3_FUNC_BIT 0
#define IOCON_SWDIO_PIO1_3_MODE_MASK 0x18
#define IOCON_SWDIO_PIO1_3_MODE_BIT 3
#define IOCON_SWDIO_PIO1_3_HYS_MASK 0x20
#define IOCON_SWDIO_PIO1_3_HYS 0x20
#define IOCON_SWDIO_PIO1_3_HYS_BIT 5
#define IOCON_SWDIO_PIO1_3_ADMODE_MASK 0x80
#define IOCON_SWDIO_PIO1_3_ADMODE 0x80
#define IOCON_SWDIO_PIO1_3_ADMODE_BIT 7

#define IOCON_PIO1_4 (*(volatile unsigned *)0x40044094)
#define IOCON_PIO1_4_OFFSET 0x94
#define IOCON_PIO1_4_FUNC_MASK 0x7
#define IOCON_PIO1_4_FUNC_BIT 0
#define IOCON_PIO1_4_MODE_MASK 0x18
#define IOCON_PIO1_4_MODE_BIT 3
#define IOCON_PIO1_4_HYS_MASK 0x20
#define IOCON_PIO1_4_HYS 0x20
#define IOCON_PIO1_4_HYS_BIT 5
#define IOCON_PIO1_4_ADMODE_MASK 0x80
#define IOCON_PIO1_4_ADMODE 0x80
#define IOCON_PIO1_4_ADMODE_BIT 7

#define IOCON_PIO1_11 (*(volatile unsigned *)0x40044098)
#define IOCON_PIO1_11_OFFSET 0x98
#define IOCON_PIO1_11_FUNC_MASK 0x7
#define IOCON_PIO1_11_FUNC_BIT 0
#define IOCON_PIO1_11_MODE_MASK 0x18
#define IOCON_PIO1_11_MODE_BIT 3
#define IOCON_PIO1_11_HYS_MASK 0x20
#define IOCON_PIO1_11_HYS 0x20
#define IOCON_PIO1_11_HYS_BIT 5
#define IOCON_PIO1_11_ADMODE_MASK 0x80
#define IOCON_PIO1_11_ADMODE 0x80
#define IOCON_PIO1_11_ADMODE_BIT 7

#define IOCON_PIO3_2 (*(volatile unsigned *)0x4004409C)
#define IOCON_PIO3_2_OFFSET 0x9C
#define IOCON_PIO3_2_FUNC_MASK 0x7
#define IOCON_PIO3_2_FUNC_BIT 0
#define IOCON_PIO3_2_MODE_MASK 0x18
#define IOCON_PIO3_2_MODE_BIT 3
#define IOCON_PIO3_2_HYS_MASK 0x20
#define IOCON_PIO3_2_HYS 0x20
#define IOCON_PIO3_2_HYS_BIT 5

#define IOCON_PIO1_5 (*(volatile unsigned *)0x400440A0)
#define IOCON_PIO1_5_OFFSET 0xA0
#define IOCON_PIO1_5_FUNC_MASK 0x7
#define IOCON_PIO1_5_FUNC_BIT 0
#define IOCON_PIO1_5_MODE_MASK 0x18
#define IOCON_PIO1_5_MODE_BIT 3
#define IOCON_PIO1_5_HYS_MASK 0x20
#define IOCON_PIO1_5_HYS 0x20
#define IOCON_PIO1_5_HYS_BIT 5

#define IOCON_PIO1_6 (*(volatile unsigned *)0x400440A4)
#define IOCON_PIO1_6_OFFSET 0xA4
#define IOCON_PIO1_6_FUNC_MASK 0x7
#define IOCON_PIO1_6_FUNC_BIT 0
#define IOCON_PIO1_6_MODE_MASK 0x18
#define IOCON_PIO1_6_MODE_BIT 3
#define IOCON_PIO1_6_HYS_MASK 0x20
#define IOCON_PIO1_6_HYS 0x20
#define IOCON_PIO1_6_HYS_BIT 5

#define IOCON_PIO1_7 (*(volatile unsigned *)0x400440A8)
#define IOCON_PIO1_7_OFFSET 0xA8
#define IOCON_PIO1_7_FUNC_MASK 0x7
#define IOCON_PIO1_7_FUNC_BIT 0
#define IOCON_PIO1_7_MODE_MASK 0x18
#define IOCON_PIO1_7_MODE_BIT 3
#define IOCON_PIO1_7_HYS_MASK 0x20
#define IOCON_PIO1_7_HYS 0x20
#define IOCON_PIO1_7_HYS_BIT 5

#define IOCON_PIO3_3 (*(volatile unsigned *)0x400440AC)
#define IOCON_PIO3_3_OFFSET 0xAC
#define IOCON_PIO3_3_FUNC_MASK 0x7
#define IOCON_PIO3_3_FUNC_BIT 0
#define IOCON_PIO3_3_MODE_MASK 0x18
#define IOCON_PIO3_3_MODE_BIT 3
#define IOCON_PIO3_3_HYS_MASK 0x20
#define IOCON_PIO3_3_HYS 0x20
#define IOCON_PIO3_3_HYS_BIT 5

#define IOCON_SCK_LOC (*(volatile unsigned *)0x400440B0)
#define IOCON_SCK_LOC_OFFSET 0xB0
#define IOCON_SCK_LOC_SCKLOC_MASK 0x3
#define IOCON_SCK_LOC_SCKLOC_BIT 0

#define IOCON_DSR_LOC (*(volatile unsigned *)0x400440B4)
#define IOCON_DSR_LOC_OFFSET 0xB4
#define IOCON_DSR_LOC_DSRLOC_MASK 0x3
#define IOCON_DSR_LOC_DSRLOC_BIT 0

#define IOCON_DCD_LOC (*(volatile unsigned *)0x400440B8)
#define IOCON_DCD_LOC_OFFSET 0xB8
#define IOCON_DCD_LOC_DCDLOC_MASK 0x3
#define IOCON_DCD_LOC_DCDLOC_BIT 0

#define IOCON_RI_LOC (*(volatile unsigned *)0x400440BC)
#define IOCON_RI_LOC_OFFSET 0xBC
#define IOCON_RI_LOC_RILOC_MASK 0x3
#define IOCON_RI_LOC_RILOC_BIT 0

#ifndef SYSCON_BASE_ADDRESS
#define SYSCON_BASE_ADDRESS 0x40048000
#endif

#define SYSMEMREMAP (*(volatile unsigned *)0x40048000)
#define SYSMEMREMAP_OFFSET 0x0
#define SYSMEMREMAP_MAP_MASK 0x3
#define SYSMEMREMAP_MAP_BIT 0

#define PRESETCTRL (*(volatile unsigned *)0x40048004)
#define PRESETCTRL_OFFSET 0x4
#define PRESETCTRL_SSP0_RST_N_MASK 0x1
#define PRESETCTRL_SSP0_RST_N 0x1
#define PRESETCTRL_SSP0_RST_N_BIT 0
#define PRESETCTRL_I2C_RST_N_MASK 0x2
#define PRESETCTRL_I2C_RST_N 0x2
#define PRESETCTRL_I2C_RST_N_BIT 1
#define PRESETCTRL_SSP1_RST_N_MASK 0x4
#define PRESETCTRL_SSP1_RST_N 0x4
#define PRESETCTRL_SSP1_RST_N_BIT 2

#define SYSPLLCTRL (*(volatile unsigned *)0x40048008)
#define SYSPLLCTRL_OFFSET 0x8
#define SYSPLLCTRL_MSEL_MASK 0x1F
#define SYSPLLCTRL_MSEL_BIT 0
#define SYSPLLCTRL_PSEL_MASK 0x60
#define SYSPLLCTRL_PSEL_BIT 5

#define SYSPLLSTAT (*(volatile unsigned *)0x4004800C)
#define SYSPLLSTAT_OFFSET 0xC
#define SYSPLLSTAT_LOCK_MASK 0x1
#define SYSPLLSTAT_LOCK 0x1
#define SYSPLLSTAT_LOCK_BIT 0

#define SYSOSCCTRL (*(volatile unsigned *)0x40048020)
#define SYSOSCCTRL_OFFSET 0x20
#define SYSOSCCTRL_BYPASS_MASK 0x1
#define SYSOSCCTRL_BYPASS 0x1
#define SYSOSCCTRL_BYPASS_BIT 0
#define SYSOSCCTRL_FREQRANGE_MASK 0x2
#define SYSOSCCTRL_FREQRANGE 0x2
#define SYSOSCCTRL_FREQRANGE_BIT 1

#define WDTOSCCTRL (*(volatile unsigned *)0x40048024)
#define WDTOSCCTRL_OFFSET 0x24
#define WDTOSCCTRL_DIVSEL_MASK 0x1F
#define WDTOSCCTRL_DIVSEL_BIT 0
#define WDTOSCCTRL_FREQSEL_MASK 0x1E0
#define WDTOSCCTRL_FREQSEL_BIT 5

#define IRCCTRL (*(volatile unsigned *)0x40048028)
#define IRCCTRL_OFFSET 0x28
#define IRCCTRL_TRIM_MASK 0xFF
#define IRCCTRL_TRIM_BIT 0

#define SYSRESSTAT (*(volatile unsigned *)0x40048030)
#define SYSRESSTAT_OFFSET 0x30
#define SYSRESSTAT_POR_MASK 0x1
#define SYSRESSTAT_POR 0x1
#define SYSRESSTAT_POR_BIT 0
#define SYSRESSTAT_EXTRST_MASK 0x2
#define SYSRESSTAT_EXTRST 0x2
#define SYSRESSTAT_EXTRST_BIT 1
#define SYSRESSTAT_WDT_MASK 0x4
#define SYSRESSTAT_WDT 0x4
#define SYSRESSTAT_WDT_BIT 2
#define SYSRESSTAT_BOD_MASK 0x8
#define SYSRESSTAT_BOD 0x8
#define SYSRESSTAT_BOD_BIT 3
#define SYSRESSTAT_SYSRST_MASK 0x10
#define SYSRESSTAT_SYSRST 0x10
#define SYSRESSTAT_SYSRST_BIT 4

#define SYSPLLCLKSEL (*(volatile unsigned *)0x40048040)
#define SYSPLLCLKSEL_OFFSET 0x40
#define SYSPLLCLKSEL_SEL_MASK 0x3
#define SYSPLLCLKSEL_SEL_BIT 0

#define SYSPLLCLKUEN (*(volatile unsigned *)0x40048044)
#define SYSPLLCLKUEN_OFFSET 0x44
#define SYSPLLCLKUEN_ENA_MASK 0x1
#define SYSPLLCLKUEN_ENA 0x1
#define SYSPLLCLKUEN_ENA_BIT 0

#define MAINCLKSEL (*(volatile unsigned *)0x40048070)
#define MAINCLKSEL_OFFSET 0x70
#define MAINCLKSEL_SEL_MASK 0x3
#define MAINCLKSEL_SEL_BIT 0

#define MAINCLKUEN (*(volatile unsigned *)0x40048074)
#define MAINCLKUEN_OFFSET 0x74
#define MAINCLKUEN_ENA_MASK 0x1
#define MAINCLKUEN_ENA 0x1
#define MAINCLKUEN_ENA_BIT 0

#define SYSAHBCLKDIV (*(volatile unsigned *)0x40048078)
#define SYSAHBCLKDIV_OFFSET 0x78
#define SYSAHBCLKDIV_DIV_MASK 0xFF
#define SYSAHBCLKDIV_DIV_BIT 0

#define SYSAHBCLKCTRL (*(volatile unsigned *)0x40048080)
#define SYSAHBCLKCTRL_OFFSET 0x80
#define SYSAHBCLKCTRL_SYS_MASK 0x1
#define SYSAHBCLKCTRL_SYS 0x1
#define SYSAHBCLKCTRL_SYS_BIT 0
#define SYSAHBCLKCTRL_ROM_MASK 0x2
#define SYSAHBCLKCTRL_ROM 0x2
#define SYSAHBCLKCTRL_ROM_BIT 1
#define SYSAHBCLKCTRL_RAM_MASK 0x4
#define SYSAHBCLKCTRL_RAM 0x4
#define SYSAHBCLKCTRL_RAM_BIT 2
#define SYSAHBCLKCTRL_FLASHREG_MASK 0x8
#define SYSAHBCLKCTRL_FLASHREG 0x8
#define SYSAHBCLKCTRL_FLASHREG_BIT 3
#define SYSAHBCLKCTRL_FLASHARRAY_MASK 0x10
#define SYSAHBCLKCTRL_FLASHARRAY 0x10
#define SYSAHBCLKCTRL_FLASHARRAY_BIT 4
#define SYSAHBCLKCTRL_I2C_MASK 0x20
#define SYSAHBCLKCTRL_I2C 0x20
#define SYSAHBCLKCTRL_I2C_BIT 5
#define SYSAHBCLKCTRL_GPIO_MASK 0x40
#define SYSAHBCLKCTRL_GPIO 0x40
#define SYSAHBCLKCTRL_GPIO_BIT 6
#define SYSAHBCLKCTRL_CT16B0_MASK 0x80
#define SYSAHBCLKCTRL_CT16B0 0x80
#define SYSAHBCLKCTRL_CT16B0_BIT 7
#define SYSAHBCLKCTRL_CT16B1_MASK 0x100
#define SYSAHBCLKCTRL_CT16B1 0x100
#define SYSAHBCLKCTRL_CT16B1_BIT 8
#define SYSAHBCLKCTRL_CT32B0_MASK 0x200
#define SYSAHBCLKCTRL_CT32B0 0x200
#define SYSAHBCLKCTRL_CT32B0_BIT 9
#define SYSAHBCLKCTRL_CT32B1_MASK 0x400
#define SYSAHBCLKCTRL_CT32B1 0x400
#define SYSAHBCLKCTRL_CT32B1_BIT 10
#define SYSAHBCLKCTRL_SSP0_MASK 0x800
#define SYSAHBCLKCTRL_SSP0 0x800
#define SYSAHBCLKCTRL_SSP0_BIT 11
#define SYSAHBCLKCTRL_UART_MASK 0x1000
#define SYSAHBCLKCTRL_UART 0x1000
#define SYSAHBCLKCTRL_UART_BIT 12
#define SYSAHBCLKCTRL_ADC_MASK 0x2000
#define SYSAHBCLKCTRL_ADC 0x2000
#define SYSAHBCLKCTRL_ADC_BIT 13
#define SYSAHBCLKCTRL_WDT_MASK 0x8000
#define SYSAHBCLKCTRL_WDT 0x8000
#define SYSAHBCLKCTRL_WDT_BIT 15
#define SYSAHBCLKCTRL_IOCON_MASK 0x10000
#define SYSAHBCLKCTRL_IOCON 0x10000
#define SYSAHBCLKCTRL_IOCON_BIT 16
#define SYSAHBCLKCTRL_SSP1_MASK 0x40000
#define SYSAHBCLKCTRL_SSP1 0x40000
#define SYSAHBCLKCTRL_SSP1_BIT 18

#define SSP0CLKDIV (*(volatile unsigned *)0x40048094)
#define SSP0CLKDIV_OFFSET 0x94
#define SSP0CLKDIV_DIV_MASK 0xFF
#define SSP0CLKDIV_DIV_BIT 0

#define UARTCLKDIV (*(volatile unsigned *)0x40048098)
#define UARTCLKDIV_OFFSET 0x98
#define UARTCLKDIV_DIV_MASK 0xFF
#define UARTCLKDIV_DIV_BIT 0

#define SSP1CLKDIV (*(volatile unsigned *)0x4004809C)
#define SSP1CLKDIV_OFFSET 0x9C
#define SSP1CLKDIV_DIV_MASK 0xFF
#define SSP1CLKDIV_DIV_BIT 0

#define WDTCLKSEL (*(volatile unsigned *)0x400480D0)
#define WDTCLKSEL_OFFSET 0xD0
#define WDTCLKSEL_SEL_MASK 0x3
#define WDTCLKSEL_SEL_BIT 0

#define WDTCLKUEN (*(volatile unsigned *)0x400480D4)
#define WDTCLKUEN_OFFSET 0xD4
#define WDTCLKUEN_ENA_MASK 0x1
#define WDTCLKUEN_ENA 0x1
#define WDTCLKUEN_ENA_BIT 0

#define WDTCLKDIV (*(volatile unsigned *)0x400480D8)
#define WDTCLKDIV_OFFSET 0xD8
#define WDTCLKDIV_DIV_MASK 0xFF
#define WDTCLKDIV_DIV_BIT 0

#define CLKOUTCLKSEL (*(volatile unsigned *)0x400480E0)
#define CLKOUTCLKSEL_OFFSET 0xE0
#define CLKOUTCLKSEL_SEL_MASK 0x3
#define CLKOUTCLKSEL_SEL_BIT 0

#define CLKOUTUEN (*(volatile unsigned *)0x400480E4)
#define CLKOUTUEN_OFFSET 0xE4
#define CLKOUTUEN_ENA_MASK 0x1
#define CLKOUTUEN_ENA 0x1
#define CLKOUTUEN_ENA_BIT 0

#define CLKOUTDIV (*(volatile unsigned *)0x400480E8)
#define CLKOUTDIV_OFFSET 0xE8
#define CLKOUTDIV_DIV_MASK 0xFF
#define CLKOUTDIV_DIV_BIT 0

#define PIOPORCAP0 (*(volatile unsigned *)0x40048100)
#define PIOPORCAP0_OFFSET 0x100
#define PIOPORCAP0_CAPPIO0_0_MASK 0x1
#define PIOPORCAP0_CAPPIO0_0 0x1
#define PIOPORCAP0_CAPPIO0_0_BIT 0
#define PIOPORCAP0_CAPPIO0_1_MASK 0x2
#define PIOPORCAP0_CAPPIO0_1 0x2
#define PIOPORCAP0_CAPPIO0_1_BIT 1
#define PIOPORCAP0_CAPPIO0_2_MASK 0x4
#define PIOPORCAP0_CAPPIO0_2 0x4
#define PIOPORCAP0_CAPPIO0_2_BIT 2
#define PIOPORCAP0_CAPPIO0_3_MASK 0x8
#define PIOPORCAP0_CAPPIO0_3 0x8
#define PIOPORCAP0_CAPPIO0_3_BIT 3
#define PIOPORCAP0_CAPPIO0_4_MASK 0x10
#define PIOPORCAP0_CAPPIO0_4 0x10
#define PIOPORCAP0_CAPPIO0_4_BIT 4
#define PIOPORCAP0_CAPPIO0_5_MASK 0x20
#define PIOPORCAP0_CAPPIO0_5 0x20
#define PIOPORCAP0_CAPPIO0_5_BIT 5
#define PIOPORCAP0_CAPPIO0_6_MASK 0x40
#define PIOPORCAP0_CAPPIO0_6 0x40
#define PIOPORCAP0_CAPPIO0_6_BIT 6
#define PIOPORCAP0_CAPPIO0_7_MASK 0x80
#define PIOPORCAP0_CAPPIO0_7 0x80
#define PIOPORCAP0_CAPPIO0_7_BIT 7
#define PIOPORCAP0_CAPPIO0_8_MASK 0x100
#define PIOPORCAP0_CAPPIO0_8 0x100
#define PIOPORCAP0_CAPPIO0_8_BIT 8
#define PIOPORCAP0_CAPPIO0_9_MASK 0x200
#define PIOPORCAP0_CAPPIO0_9 0x200
#define PIOPORCAP0_CAPPIO0_9_BIT 9
#define PIOPORCAP0_CAPPIO0_10_MASK 0x400
#define PIOPORCAP0_CAPPIO0_10 0x400
#define PIOPORCAP0_CAPPIO0_10_BIT 10
#define PIOPORCAP0_CAPPIO0_11_MASK 0x800
#define PIOPORCAP0_CAPPIO0_11 0x800
#define PIOPORCAP0_CAPPIO0_11_BIT 11
#define PIOPORCAP0_CAPPIO1_0_MASK 0x1000
#define PIOPORCAP0_CAPPIO1_0 0x1000
#define PIOPORCAP0_CAPPIO1_0_BIT 12
#define PIOPORCAP0_CAPPIO1_1_MASK 0x2000
#define PIOPORCAP0_CAPPIO1_1 0x2000
#define PIOPORCAP0_CAPPIO1_1_BIT 13
#define PIOPORCAP0_CAPPIO1_2_MASK 0x4000
#define PIOPORCAP0_CAPPIO1_2 0x4000
#define PIOPORCAP0_CAPPIO1_2_BIT 14
#define PIOPORCAP0_CAPPIO1_3_MASK 0x8000
#define PIOPORCAP0_CAPPIO1_3 0x8000
#define PIOPORCAP0_CAPPIO1_3_BIT 15
#define PIOPORCAP0_CAPPIO1_4_MASK 0x10000
#define PIOPORCAP0_CAPPIO1_4 0x10000
#define PIOPORCAP0_CAPPIO1_4_BIT 16
#define PIOPORCAP0_CAPPIO1_5_MASK 0x20000
#define PIOPORCAP0_CAPPIO1_5 0x20000
#define PIOPORCAP0_CAPPIO1_5_BIT 17
#define PIOPORCAP0_CAPPIO1_6_MASK 0x40000
#define PIOPORCAP0_CAPPIO1_6 0x40000
#define PIOPORCAP0_CAPPIO1_6_BIT 18
#define PIOPORCAP0_CAPPIO1_7_MASK 0x80000
#define PIOPORCAP0_CAPPIO1_7 0x80000
#define PIOPORCAP0_CAPPIO1_7_BIT 19
#define PIOPORCAP0_CAPPIO1_8_MASK 0x100000
#define PIOPORCAP0_CAPPIO1_8 0x100000
#define PIOPORCAP0_CAPPIO1_8_BIT 20
#define PIOPORCAP0_CAPPIO1_9_MASK 0x200000
#define PIOPORCAP0_CAPPIO1_9 0x200000
#define PIOPORCAP0_CAPPIO1_9_BIT 21
#define PIOPORCAP0_CAPPIO1_10_MASK 0x400000
#define PIOPORCAP0_CAPPIO1_10 0x400000
#define PIOPORCAP0_CAPPIO1_10_BIT 22
#define PIOPORCAP0_CAPPIO1_11_MASK 0x800000
#define PIOPORCAP0_CAPPIO1_11 0x800000
#define PIOPORCAP0_CAPPIO1_11_BIT 23
#define PIOPORCAP0_CAPPIO2_0_MASK 0x1000000
#define PIOPORCAP0_CAPPIO2_0 0x1000000
#define PIOPORCAP0_CAPPIO2_0_BIT 24
#define PIOPORCAP0_CAPPIO2_1_MASK 0x2000000
#define PIOPORCAP0_CAPPIO2_1 0x2000000
#define PIOPORCAP0_CAPPIO2_1_BIT 25
#define PIOPORCAP0_CAPPIO2_2_MASK 0x4000000
#define PIOPORCAP0_CAPPIO2_2 0x4000000
#define PIOPORCAP0_CAPPIO2_2_BIT 26
#define PIOPORCAP0_CAPPIO2_3_MASK 0x8000000
#define PIOPORCAP0_CAPPIO2_3 0x8000000
#define PIOPORCAP0_CAPPIO2_3_BIT 27
#define PIOPORCAP0_CAPPIO2_4_MASK 0x10000000
#define PIOPORCAP0_CAPPIO2_4 0x10000000
#define PIOPORCAP0_CAPPIO2_4_BIT 28
#define PIOPORCAP0_CAPPIO2_5_MASK 0x20000000
#define PIOPORCAP0_CAPPIO2_5 0x20000000
#define PIOPORCAP0_CAPPIO2_5_BIT 29
#define PIOPORCAP0_CAPPIO2_6_MASK 0x40000000
#define PIOPORCAP0_CAPPIO2_6 0x40000000
#define PIOPORCAP0_CAPPIO2_6_BIT 30
#define PIOPORCAP0_CAPPIO2_7_MASK 0x80000000
#define PIOPORCAP0_CAPPIO2_7 0x80000000
#define PIOPORCAP0_CAPPIO2_7_BIT 31

#define PIOPORCAP1 (*(volatile unsigned *)0x40048104)
#define PIOPORCAP1_OFFSET 0x104
#define PIOPORCAP1_CAPPIO2_8_MASK 0x1
#define PIOPORCAP1_CAPPIO2_8 0x1
#define PIOPORCAP1_CAPPIO2_8_BIT 0
#define PIOPORCAP1_CAPPIO2_9_MASK 0x2
#define PIOPORCAP1_CAPPIO2_9 0x2
#define PIOPORCAP1_CAPPIO2_9_BIT 1
#define PIOPORCAP1_CAPPIO2_10_MASK 0x4
#define PIOPORCAP1_CAPPIO2_10 0x4
#define PIOPORCAP1_CAPPIO2_10_BIT 2
#define PIOPORCAP1_CAPPIO2_11_MASK 0x8
#define PIOPORCAP1_CAPPIO2_11 0x8
#define PIOPORCAP1_CAPPIO2_11_BIT 3
#define PIOPORCAP1_CAPPIO3_0_MASK 0x10
#define PIOPORCAP1_CAPPIO3_0 0x10
#define PIOPORCAP1_CAPPIO3_0_BIT 4
#define PIOPORCAP1_CAPPIO3_1_MASK 0x20
#define PIOPORCAP1_CAPPIO3_1 0x20
#define PIOPORCAP1_CAPPIO3_1_BIT 5
#define PIOPORCAP1_CAPPIO3_2_MASK 0x40
#define PIOPORCAP1_CAPPIO3_2 0x40
#define PIOPORCAP1_CAPPIO3_2_BIT 6
#define PIOPORCAP1_CAPPIO3_3_MASK 0x80
#define PIOPORCAP1_CAPPIO3_3 0x80
#define PIOPORCAP1_CAPPIO3_3_BIT 7
#define PIOPORCAP1_CAPPIO3_4_MASK 0x100
#define PIOPORCAP1_CAPPIO3_4 0x100
#define PIOPORCAP1_CAPPIO3_4_BIT 8
#define PIOPORCAP1_CAPPIO3_5_MASK 0x200
#define PIOPORCAP1_CAPPIO3_5 0x200
#define PIOPORCAP1_CAPPIO3_5_BIT 9

#define BODCTRL (*(volatile unsigned *)0x40048150)
#define BODCTRL_OFFSET 0x150
#define BODCTRL_BODRSTLEV_MASK 0x3
#define BODCTRL_BODRSTLEV_BIT 0
#define BODCTRL_BODINTVAL_MASK 0xC
#define BODCTRL_BODINTVAL_BIT 2
#define BODCTRL_BODRSTENA_MASK 0x10
#define BODCTRL_BODRSTENA 0x10
#define BODCTRL_BODRSTENA_BIT 4

#define SYSTCKCAL (*(volatile unsigned *)0x40048158)
#define SYSTCKCAL_OFFSET 0x158
#define SYSTCKCAL_CAL_MASK 0x3FFFFFF
#define SYSTCKCAL_CAL_BIT 0

#define STARTAPRP0 (*(volatile unsigned *)0x40048200)
#define STARTAPRP0_OFFSET 0x200
#define STARTAPRP0_APRPIO0_0_MASK 0x1
#define STARTAPRP0_APRPIO0_0 0x1
#define STARTAPRP0_APRPIO0_0_BIT 0
#define STARTAPRP0_APRPIO0_1_MASK 0x2
#define STARTAPRP0_APRPIO0_1 0x2
#define STARTAPRP0_APRPIO0_1_BIT 1
#define STARTAPRP0_APRPIO0_2_MASK 0x4
#define STARTAPRP0_APRPIO0_2 0x4
#define STARTAPRP0_APRPIO0_2_BIT 2
#define STARTAPRP0_APRPIO0_3_MASK 0x8
#define STARTAPRP0_APRPIO0_3 0x8
#define STARTAPRP0_APRPIO0_3_BIT 3
#define STARTAPRP0_APRPIO0_4_MASK 0x10
#define STARTAPRP0_APRPIO0_4 0x10
#define STARTAPRP0_APRPIO0_4_BIT 4
#define STARTAPRP0_APRPIO0_5_MASK 0x20
#define STARTAPRP0_APRPIO0_5 0x20
#define STARTAPRP0_APRPIO0_5_BIT 5
#define STARTAPRP0_APRPIO0_6_MASK 0x40
#define STARTAPRP0_APRPIO0_6 0x40
#define STARTAPRP0_APRPIO0_6_BIT 6
#define STARTAPRP0_APRPIO0_7_MASK 0x80
#define STARTAPRP0_APRPIO0_7 0x80
#define STARTAPRP0_APRPIO0_7_BIT 7
#define STARTAPRP0_APRPIO0_8_MASK 0x100
#define STARTAPRP0_APRPIO0_8 0x100
#define STARTAPRP0_APRPIO0_8_BIT 8
#define STARTAPRP0_APRPIO0_9_MASK 0x200
#define STARTAPRP0_APRPIO0_9 0x200
#define STARTAPRP0_APRPIO0_9_BIT 9
#define STARTAPRP0_APRPIO0_10_MASK 0x400
#define STARTAPRP0_APRPIO0_10 0x400
#define STARTAPRP0_APRPIO0_10_BIT 10
#define STARTAPRP0_APRPIO0_11_MASK 0x800
#define STARTAPRP0_APRPIO0_11 0x800
#define STARTAPRP0_APRPIO0_11_BIT 11
#define STARTAPRP0_APRPIO1_0_MASK 0x1000
#define STARTAPRP0_APRPIO1_0 0x1000
#define STARTAPRP0_APRPIO1_0_BIT 12

#define STARTERP0 (*(volatile unsigned *)0x40048204)
#define STARTERP0_OFFSET 0x204
#define STARTERP0_ERPIO0_0_MASK 0x1
#define STARTERP0_ERPIO0_0 0x1
#define STARTERP0_ERPIO0_0_BIT 0
#define STARTERP0_ERPIO0_1_MASK 0x2
#define STARTERP0_ERPIO0_1 0x2
#define STARTERP0_ERPIO0_1_BIT 1
#define STARTERP0_ERPIO0_2_MASK 0x4
#define STARTERP0_ERPIO0_2 0x4
#define STARTERP0_ERPIO0_2_BIT 2
#define STARTERP0_ERPIO0_3_MASK 0x8
#define STARTERP0_ERPIO0_3 0x8
#define STARTERP0_ERPIO0_3_BIT 3
#define STARTERP0_ERPIO0_4_MASK 0x10
#define STARTERP0_ERPIO0_4 0x10
#define STARTERP0_ERPIO0_4_BIT 4
#define STARTERP0_ERPIO0_5_MASK 0x20
#define STARTERP0_ERPIO0_5 0x20
#define STARTERP0_ERPIO0_5_BIT 5
#define STARTERP0_ERPIO0_6_MASK 0x40
#define STARTERP0_ERPIO0_6 0x40
#define STARTERP0_ERPIO0_6_BIT 6
#define STARTERP0_ERPIO0_7_MASK 0x80
#define STARTERP0_ERPIO0_7 0x80
#define STARTERP0_ERPIO0_7_BIT 7
#define STARTERP0_ERPIO0_8_MASK 0x100
#define STARTERP0_ERPIO0_8 0x100
#define STARTERP0_ERPIO0_8_BIT 8
#define STARTERP0_ERPIO0_9_MASK 0x200
#define STARTERP0_ERPIO0_9 0x200
#define STARTERP0_ERPIO0_9_BIT 9
#define STARTERP0_ERPIO0_10_MASK 0x400
#define STARTERP0_ERPIO0_10 0x400
#define STARTERP0_ERPIO0_10_BIT 10
#define STARTERP0_ERPIO0_11_MASK 0x800
#define STARTERP0_ERPIO0_11 0x800
#define STARTERP0_ERPIO0_11_BIT 11
#define STARTERP0_ERPIO1_0_MASK 0x1000
#define STARTERP0_ERPIO1_0 0x1000
#define STARTERP0_ERPIO1_0_BIT 12

#define STARTRSRP0CLR (*(volatile unsigned *)0x40048208)
#define STARTRSRP0CLR_OFFSET 0x208
#define STARTRSRP0CLR_RSRPIO0_0_MASK 0x1
#define STARTRSRP0CLR_RSRPIO0_0 0x1
#define STARTRSRP0CLR_RSRPIO0_0_BIT 0
#define STARTRSRP0CLR_RSRPIO0_1_MASK 0x2
#define STARTRSRP0CLR_RSRPIO0_1 0x2
#define STARTRSRP0CLR_RSRPIO0_1_BIT 1
#define STARTRSRP0CLR_RSRPIO0_2_MASK 0x4
#define STARTRSRP0CLR_RSRPIO0_2 0x4
#define STARTRSRP0CLR_RSRPIO0_2_BIT 2
#define STARTRSRP0CLR_RSRPIO0_3_MASK 0x8
#define STARTRSRP0CLR_RSRPIO0_3 0x8
#define STARTRSRP0CLR_RSRPIO0_3_BIT 3
#define STARTRSRP0CLR_RSRPIO0_4_MASK 0x10
#define STARTRSRP0CLR_RSRPIO0_4 0x10
#define STARTRSRP0CLR_RSRPIO0_4_BIT 4
#define STARTRSRP0CLR_RSRPIO0_5_MASK 0x20
#define STARTRSRP0CLR_RSRPIO0_5 0x20
#define STARTRSRP0CLR_RSRPIO0_5_BIT 5
#define STARTRSRP0CLR_RSRPIO0_6_MASK 0x40
#define STARTRSRP0CLR_RSRPIO0_6 0x40
#define STARTRSRP0CLR_RSRPIO0_6_BIT 6
#define STARTRSRP0CLR_RSRPIO0_7_MASK 0x80
#define STARTRSRP0CLR_RSRPIO0_7 0x80
#define STARTRSRP0CLR_RSRPIO0_7_BIT 7
#define STARTRSRP0CLR_RSRPIO0_8_MASK 0x100
#define STARTRSRP0CLR_RSRPIO0_8 0x100
#define STARTRSRP0CLR_RSRPIO0_8_BIT 8
#define STARTRSRP0CLR_RSRPIO0_9_MASK 0x200
#define STARTRSRP0CLR_RSRPIO0_9 0x200
#define STARTRSRP0CLR_RSRPIO0_9_BIT 9
#define STARTRSRP0CLR_RSRPIO0_10_MASK 0x400
#define STARTRSRP0CLR_RSRPIO0_10 0x400
#define STARTRSRP0CLR_RSRPIO0_10_BIT 10
#define STARTRSRP0CLR_RSRPIO0_11_MASK 0x800
#define STARTRSRP0CLR_RSRPIO0_11 0x800
#define STARTRSRP0CLR_RSRPIO0_11_BIT 11
#define STARTRSRP0CLR_RSRPIO1_0_MASK 0x1000
#define STARTRSRP0CLR_RSRPIO1_0 0x1000
#define STARTRSRP0CLR_RSRPIO1_0_BIT 12

#define STARTSRP0 (*(volatile unsigned *)0x4004820C)
#define STARTSRP0_OFFSET 0x20C
#define STARTSRP0_SRPIO0_0_MASK 0x1
#define STARTSRP0_SRPIO0_0 0x1
#define STARTSRP0_SRPIO0_0_BIT 0
#define STARTSRP0_SRPIO0_1_MASK 0x2
#define STARTSRP0_SRPIO0_1 0x2
#define STARTSRP0_SRPIO0_1_BIT 1
#define STARTSRP0_SRPIO0_2_MASK 0x4
#define STARTSRP0_SRPIO0_2 0x4
#define STARTSRP0_SRPIO0_2_BIT 2
#define STARTSRP0_SRPIO0_3_MASK 0x8
#define STARTSRP0_SRPIO0_3 0x8
#define STARTSRP0_SRPIO0_3_BIT 3
#define STARTSRP0_SRPIO0_4_MASK 0x10
#define STARTSRP0_SRPIO0_4 0x10
#define STARTSRP0_SRPIO0_4_BIT 4
#define STARTSRP0_SRPIO0_5_MASK 0x20
#define STARTSRP0_SRPIO0_5 0x20
#define STARTSRP0_SRPIO0_5_BIT 5
#define STARTSRP0_SRPIO0_6_MASK 0x40
#define STARTSRP0_SRPIO0_6 0x40
#define STARTSRP0_SRPIO0_6_BIT 6
#define STARTSRP0_SRPIO0_7_MASK 0x80
#define STARTSRP0_SRPIO0_7 0x80
#define STARTSRP0_SRPIO0_7_BIT 7
#define STARTSRP0_SRPIO0_8_MASK 0x100
#define STARTSRP0_SRPIO0_8 0x100
#define STARTSRP0_SRPIO0_8_BIT 8
#define STARTSRP0_SRPIO0_9_MASK 0x200
#define STARTSRP0_SRPIO0_9 0x200
#define STARTSRP0_SRPIO0_9_BIT 9
#define STARTSRP0_SRPIO0_10_MASK 0x400
#define STARTSRP0_SRPIO0_10 0x400
#define STARTSRP0_SRPIO0_10_BIT 10
#define STARTSRP0_SRPIO0_11_MASK 0x800
#define STARTSRP0_SRPIO0_11 0x800
#define STARTSRP0_SRPIO0_11_BIT 11
#define STARTSRP0_SRPIO1_0_MASK 0x1000
#define STARTSRP0_SRPIO1_0 0x1000
#define STARTSRP0_SRPIO1_0_BIT 12

#define PDSLEEPCFG (*(volatile unsigned *)0x40048230)
#define PDSLEEPCFG_OFFSET 0x230
#define PDSLEEPCFG_IRCOUT_PD_MASK 0x1
#define PDSLEEPCFG_IRCOUT_PD 0x1
#define PDSLEEPCFG_IRCOUT_PD_BIT 0
#define PDSLEEPCFG_IRC_PD_MASK 0x2
#define PDSLEEPCFG_IRC_PD 0x2
#define PDSLEEPCFG_IRC_PD_BIT 1
#define PDSLEEPCFG_FLASH_PD_MASK 0x4
#define PDSLEEPCFG_FLASH_PD 0x4
#define PDSLEEPCFG_FLASH_PD_BIT 2
#define PDSLEEPCFG_BOD_PD_MASK 0x8
#define PDSLEEPCFG_BOD_PD 0x8
#define PDSLEEPCFG_BOD_PD_BIT 3
#define PDSLEEPCFG_ADC_PD_MASK 0x10
#define PDSLEEPCFG_ADC_PD 0x10
#define PDSLEEPCFG_ADC_PD_BIT 4
#define PDSLEEPCFG_SYSOSC_PD_MASK 0x20
#define PDSLEEPCFG_SYSOSC_PD 0x20
#define PDSLEEPCFG_SYSOSC_PD_BIT 5
#define PDSLEEPCFG_WDTOSC_PD_MASK 0x40
#define PDSLEEPCFG_WDTOSC_PD 0x40
#define PDSLEEPCFG_WDTOSC_PD_BIT 6
#define PDSLEEPCFG_SYSPLL_PD_MASK 0x80
#define PDSLEEPCFG_SYSPLL_PD 0x80
#define PDSLEEPCFG_SYSPLL_PD_BIT 7

#define PDAWAKECFG (*(volatile unsigned *)0x40048234)
#define PDAWAKECFG_OFFSET 0x234
#define PDAWAKECFG_IRCOUT_PD_MASK 0x1
#define PDAWAKECFG_IRCOUT_PD 0x1
#define PDAWAKECFG_IRCOUT_PD_BIT 0
#define PDAWAKECFG_IRC_PD_MASK 0x2
#define PDAWAKECFG_IRC_PD 0x2
#define PDAWAKECFG_IRC_PD_BIT 1
#define PDAWAKECFG_FLASH_PD_MASK 0x4
#define PDAWAKECFG_FLASH_PD 0x4
#define PDAWAKECFG_FLASH_PD_BIT 2
#define PDAWAKECFG_BOD_PD_MASK 0x8
#define PDAWAKECFG_BOD_PD 0x8
#define PDAWAKECFG_BOD_PD_BIT 3
#define PDAWAKECFG_ADC_PD_MASK 0x10
#define PDAWAKECFG_ADC_PD 0x10
#define PDAWAKECFG_ADC_PD_BIT 4
#define PDAWAKECFG_SYSOSC_PD_MASK 0x20
#define PDAWAKECFG_SYSOSC_PD 0x20
#define PDAWAKECFG_SYSOSC_PD_BIT 5
#define PDAWAKECFG_WDTOSC_PD_MASK 0x40
#define PDAWAKECFG_WDTOSC_PD 0x40
#define PDAWAKECFG_WDTOSC_PD_BIT 6
#define PDAWAKECFG_SYSPLL_PD_MASK 0x80
#define PDAWAKECFG_SYSPLL_PD 0x80
#define PDAWAKECFG_SYSPLL_PD_BIT 7

#define PDRUNCFG (*(volatile unsigned *)0x40048238)
#define PDRUNCFG_OFFSET 0x238
#define PDRUNCFG_IRCOUT_PD_MASK 0x1
#define PDRUNCFG_IRCOUT_PD 0x1
#define PDRUNCFG_IRCOUT_PD_BIT 0
#define PDRUNCFG_IRC_PD_MASK 0x2
#define PDRUNCFG_IRC_PD 0x2
#define PDRUNCFG_IRC_PD_BIT 1
#define PDRUNCFG_FLASH_PD_MASK 0x4
#define PDRUNCFG_FLASH_PD 0x4
#define PDRUNCFG_FLASH_PD_BIT 2
#define PDRUNCFG_BOD_PD_MASK 0x8
#define PDRUNCFG_BOD_PD 0x8
#define PDRUNCFG_BOD_PD_BIT 3
#define PDRUNCFG_ADC_PD_MASK 0x10
#define PDRUNCFG_ADC_PD 0x10
#define PDRUNCFG_ADC_PD_BIT 4
#define PDRUNCFG_SYSOSC_PD_MASK 0x20
#define PDRUNCFG_SYSOSC_PD 0x20
#define PDRUNCFG_SYSOSC_PD_BIT 5
#define PDRUNCFG_WDTOSC_PD_MASK 0x40
#define PDRUNCFG_WDTOSC_PD 0x40
#define PDRUNCFG_WDTOSC_PD_BIT 6
#define PDRUNCFG_SYSPLL_PD_MASK 0x80
#define PDRUNCFG_SYSPLL_PD 0x80
#define PDRUNCFG_SYSPLL_PD_BIT 7

#define DEVICE_ID (*(volatile unsigned *)0x400483F4)
#define DEVICE_ID_OFFSET 0x3F4

#ifndef SSP1_BASE_ADDRESS
#define SSP1_BASE_ADDRESS 0x40058000
#endif

#define SSP1CR0 (*(volatile unsigned long *)0x40058000)
#define SSP1CR0_OFFSET 0x0
#define SSP1CR0_SCR_MASK 0xFF00
#define SSP1CR0_SCR_BIT 8
#define SSP1CR0_CPHA_MASK 0x80
#define SSP1CR0_CPHA 0x80
#define SSP1CR0_CPHA_BIT 7
#define SSP1CR0_CPOL_MASK 0x40
#define SSP1CR0_CPOL 0x40
#define SSP1CR0_CPOL_BIT 6
#define SSP1CR0_FRF_MASK 0x30
#define SSP1CR0_FRF_BIT 4
#define SSP1CR0_DSS_MASK 0xF
#define SSP1CR0_DSS_BIT 0

#define SSP1CR1 (*(volatile unsigned long *)0x40058004)
#define SSP1CR1_OFFSET 0x4
#define SSP1CR1_SOD_MASK 0x8
#define SSP1CR1_SOD 0x8
#define SSP1CR1_SOD_BIT 3
#define SSP1CR1_MS_MASK 0x4
#define SSP1CR1_MS 0x4
#define SSP1CR1_MS_BIT 2
#define SSP1CR1_SSE_MASK 0x2
#define SSP1CR1_SSE 0x2
#define SSP1CR1_SSE_BIT 1
#define SSP1CR1_LBM_MASK 0x1
#define SSP1CR1_LBM 0x1
#define SSP1CR1_LBM_BIT 0

#define SSP1DR (*(volatile unsigned long *)0x40058008)
#define SSP1DR_OFFSET 0x8

#define SSP1SR (*(volatile unsigned long *)0x4005800C)
#define SSP1SR_OFFSET 0xC
#define SSP1SR_BSY_MASK 0x10
#define SSP1SR_BSY 0x10
#define SSP1SR_BSY_BIT 4
#define SSP1SR_RFF_MASK 0x8
#define SSP1SR_RFF 0x8
#define SSP1SR_RFF_BIT 3
#define SSP1SR_RNE_MASK 0x4
#define SSP1SR_RNE 0x4
#define SSP1SR_RNE_BIT 2
#define SSP1SR_TNF_MASK 0x2
#define SSP1SR_TNF 0x2
#define SSP1SR_TNF_BIT 1
#define SSP1SR_TFE_MASK 0x1
#define SSP1SR_TFE 0x1
#define SSP1SR_TFE_BIT 0

#define SSP1CPSR (*(volatile unsigned long *)0x40058010)
#define SSP1CPSR_OFFSET 0x10
#define SSP1CPSR_CPSDVSR_MASK 0xFF
#define SSP1CPSR_CPSDVSR_BIT 0

#define SSP1IMSC (*(volatile unsigned long *)0x40058014)
#define SSP1IMSC_OFFSET 0x14
#define SSP1IMSC_TXIM_MASK 0x8
#define SSP1IMSC_TXIM 0x8
#define SSP1IMSC_TXIM_BIT 3
#define SSP1IMSC_RXIM_MASK 0x4
#define SSP1IMSC_RXIM 0x4
#define SSP1IMSC_RXIM_BIT 2
#define SSP1IMSC_RTIM_MASK 0x2
#define SSP1IMSC_RTIM 0x2
#define SSP1IMSC_RTIM_BIT 1
#define SSP1IMSC_RORIM_MASK 0x1
#define SSP1IMSC_RORIM 0x1
#define SSP1IMSC_RORIM_BIT 0

#define SSP1RIS (*(volatile unsigned long *)0x40058018)
#define SSP1RIS_OFFSET 0x18
#define SSP1RIS_TXRIS_MASK 0x8
#define SSP1RIS_TXRIS 0x8
#define SSP1RIS_TXRIS_BIT 3
#define SSP1RIS_RXRIS_MASK 0x4
#define SSP1RIS_RXRIS 0x4
#define SSP1RIS_RXRIS_BIT 2
#define SSP1RIS_RTRIS_MASK 0x2
#define SSP1RIS_RTRIS 0x2
#define SSP1RIS_RTRIS_BIT 1
#define SSP1RIS_RORRIS_MASK 0x1
#define SSP1RIS_RORRIS 0x1
#define SSP1RIS_RORRIS_BIT 0

#define SSP1MIS (*(volatile unsigned long *)0x4005801C)
#define SSP1MIS_OFFSET 0x1C
#define SSP1MIS_TXMIS_MASK 0x8
#define SSP1MIS_TXMIS 0x8
#define SSP1MIS_TXMIS_BIT 3
#define SSP1MIS_RXMIS_MASK 0x4
#define SSP1MIS_RXMIS 0x4
#define SSP1MIS_RXMIS_BIT 2
#define SSP1MIS_RTMIS_MASK 0x2
#define SSP1MIS_RTMIS 0x2
#define SSP1MIS_RTMIS_BIT 1
#define SSP1MIS_RORMIS_MASK 0x1
#define SSP1MIS_RORMIS 0x1
#define SSP1MIS_RORMIS_BIT 0

#define SSP1ICR (*(volatile unsigned long *)0x40058020)
#define SSP1ICR_OFFSET 0x20
#define SSP1ICR_RTIC_MASK 0x2
#define SSP1ICR_RTIC 0x2
#define SSP1ICR_RTIC_BIT 1
#define SSP1ICR_RORIC_MASK 0x1
#define SSP1ICR_RORIC 0x1
#define SSP1ICR_RORIC_BIT 0

#ifndef GPIO0_BASE_ADDRESS
#define GPIO0_BASE_ADDRESS 0x50000000
#endif

#define GPIO0DATA (*(volatile unsigned *)0x50003FFC)
#define GPIO0DATA_OFFSET 0x3FFC

#define GPIO0DIR (*(volatile unsigned *)0x50008000)
#define GPIO0DIR_OFFSET 0x8000

#define GPIO0IS (*(volatile unsigned *)0x50008004)
#define GPIO0IS_OFFSET 0x8004

#define GPIO0IBE (*(volatile unsigned *)0x50008008)
#define GPIO0IBE_OFFSET 0x8008

#define GPIO0IEV (*(volatile unsigned *)0x5000800C)
#define GPIO0IEV_OFFSET 0x800C

#define GPIO0IE (*(volatile unsigned *)0x50008010)
#define GPIO0IE_OFFSET 0x8010

#define GPIO0RIS (*(volatile unsigned *)0x50008014)
#define GPIO0RIS_OFFSET 0x8014

#define GPIO0MIS (*(volatile unsigned *)0x50008018)
#define GPIO0MIS_OFFSET 0x8018

#define GPIO0IC (*(volatile unsigned *)0x5000801C)
#define GPIO0IC_OFFSET 0x801C

#ifndef GPIO1_BASE_ADDRESS
#define GPIO1_BASE_ADDRESS 0x50010000
#endif

#define GPIO1DATA (*(volatile unsigned *)0x50013FFC)
#define GPIO1DATA_OFFSET 0x3FFC

#define GPIO1DIR (*(volatile unsigned *)0x50018000)
#define GPIO1DIR_OFFSET 0x8000

#define GPIO1IS (*(volatile unsigned *)0x50018004)
#define GPIO1IS_OFFSET 0x8004

#define GPIO1IBE (*(volatile unsigned *)0x50018008)
#define GPIO1IBE_OFFSET 0x8008

#define GPIO1IEV (*(volatile unsigned *)0x5001800C)
#define GPIO1IEV_OFFSET 0x800C

#define GPIO1IE (*(volatile unsigned *)0x50018010)
#define GPIO1IE_OFFSET 0x8010

#define GPIO1RIS (*(volatile unsigned *)0x50018014)
#define GPIO1RIS_OFFSET 0x8014

#define GPIO1MIS (*(volatile unsigned *)0x50018018)
#define GPIO1MIS_OFFSET 0x8018

#define GPIO1IC (*(volatile unsigned *)0x5001801C)
#define GPIO1IC_OFFSET 0x801C

#ifndef GPIO2_BASE_ADDRESS
#define GPIO2_BASE_ADDRESS 0x50020000
#endif

#define GPIO2DATA (*(volatile unsigned *)0x50023FFC)
#define GPIO2DATA_OFFSET 0x3FFC

#define GPIO2DIR (*(volatile unsigned *)0x50028000)
#define GPIO2DIR_OFFSET 0x8000

#define GPIO2IS (*(volatile unsigned *)0x50028004)
#define GPIO2IS_OFFSET 0x8004

#define GPIO2IBE (*(volatile unsigned *)0x50028008)
#define GPIO2IBE_OFFSET 0x8008

#define GPIO2IEV (*(volatile unsigned *)0x5002800C)
#define GPIO2IEV_OFFSET 0x800C

#define GPIO2IE (*(volatile unsigned *)0x50028010)
#define GPIO2IE_OFFSET 0x8010

#define GPIO2RIS (*(volatile unsigned *)0x50028014)
#define GPIO2RIS_OFFSET 0x8014

#define GPIO2MIS (*(volatile unsigned *)0x50028018)
#define GPIO2MIS_OFFSET 0x8018

#define GPIO2IC (*(volatile unsigned *)0x5002801C)
#define GPIO2IC_OFFSET 0x801C

#ifndef GPIO3_BASE_ADDRESS
#define GPIO3_BASE_ADDRESS 0x50030000
#endif

#define GPIO3DATA (*(volatile unsigned *)0x50033FFC)
#define GPIO3DATA_OFFSET 0x3FFC

#define GPIO3DIR (*(volatile unsigned *)0x50038000)
#define GPIO3DIR_OFFSET 0x8000

#define GPIO3IS (*(volatile unsigned *)0x50038004)
#define GPIO3IS_OFFSET 0x8004

#define GPIO3IBE (*(volatile unsigned *)0x50038008)
#define GPIO3IBE_OFFSET 0x8008

#define GPIO3IEV (*(volatile unsigned *)0x5003800C)
#define GPIO3IEV_OFFSET 0x800C

#define GPIO3IE (*(volatile unsigned *)0x50038010)
#define GPIO3IE_OFFSET 0x8010

#define GPIO3RIS (*(volatile unsigned *)0x50038014)
#define GPIO3RIS_OFFSET 0x8014

#define GPIO3MIS (*(volatile unsigned *)0x50038018)
#define GPIO3MIS_OFFSET 0x8018

#define GPIO3IC (*(volatile unsigned *)0x5003801C)
#define GPIO3IC_OFFSET 0x801C

#ifndef SysTick_BASE_ADDRESS
#define SysTick_BASE_ADDRESS 0xE000E010
#endif

#define SysTick_CTRL (*(volatile unsigned *)0xE000E010)
#define SysTick_Control_And_Status SysTick_CTRL
#define SysTick_CTRL_OFFSET 0x0
#define SysTick_Control_And_Status_OFFSET SysTick_CTRL_OFFSET
#define SysTick_CTRL_COUNTFLAG_MASK 0x10000
#define SysTick_Control_And_Status_COUNTFLAG_MASK SysTick_CTRL_COUNTFLAG_MASK
#define SysTick_CTRL_COUNTFLAG 0x10000
#define SysTick_Control_And_Status_COUNTFLAG SysTick_CTRL_COUNTFLAG
#define SysTick_CTRL_COUNTFLAG_BIT 16
#define SysTick_Control_And_Status_COUNTFLAG_BIT SysTick_CTRL_COUNTFLAG_BIT
#define SysTick_CTRL_CLKSOURCE_MASK 0x4
#define SysTick_Control_And_Status_CLKSOURCE_MASK SysTick_CTRL_CLKSOURCE_MASK
#define SysTick_CTRL_CLKSOURCE 0x4
#define SysTick_Control_And_Status_CLKSOURCE SysTick_CTRL_CLKSOURCE
#define SysTick_CTRL_CLKSOURCE_BIT 2
#define SysTick_Control_And_Status_CLKSOURCE_BIT SysTick_CTRL_CLKSOURCE_BIT
#define SysTick_CTRL_TICKINT_MASK 0x2
#define SysTick_Control_And_Status_TICKINT_MASK SysTick_CTRL_TICKINT_MASK
#define SysTick_CTRL_TICKINT 0x2
#define SysTick_Control_And_Status_TICKINT SysTick_CTRL_TICKINT
#define SysTick_CTRL_TICKINT_BIT 1
#define SysTick_Control_And_Status_TICKINT_BIT SysTick_CTRL_TICKINT_BIT
#define SysTick_CTRL_ENABLE_MASK 0x1
#define SysTick_Control_And_Status_ENABLE_MASK SysTick_CTRL_ENABLE_MASK
#define SysTick_CTRL_ENABLE 0x1
#define SysTick_Control_And_Status_ENABLE SysTick_CTRL_ENABLE
#define SysTick_CTRL_ENABLE_BIT 0
#define SysTick_Control_And_Status_ENABLE_BIT SysTick_CTRL_ENABLE_BIT

#define SysTick_LOAD (*(volatile unsigned *)0xE000E014)
#define SysTick_Reload_Value SysTick_LOAD
#define SysTick_LOAD_OFFSET 0x4
#define SysTick_Reload_Value_OFFSET SysTick_LOAD_OFFSET
#define SysTick_LOAD_RELOAD_MASK 0xFFFFFF
#define SysTick_Reload_Value_RELOAD_MASK SysTick_LOAD_RELOAD_MASK
#define SysTick_LOAD_RELOAD_BIT 0
#define SysTick_Reload_Value_RELOAD_BIT SysTick_LOAD_RELOAD_BIT

#define SysTick_VAL (*(volatile unsigned *)0xE000E018)
#define SysTick_Current_Value SysTick_VAL
#define SysTick_VAL_OFFSET 0x8
#define SysTick_Current_Value_OFFSET SysTick_VAL_OFFSET
#define SysTick_VAL_CURRENT_MASK 0xFFFFFFFF
#define SysTick_Current_Value_CURRENT_MASK SysTick_VAL_CURRENT_MASK
#define SysTick_VAL_CURRENT_BIT 0
#define SysTick_Current_Value_CURRENT_BIT SysTick_VAL_CURRENT_BIT

#define SysTick_CALIB (*(volatile unsigned *)0xE000E01C)
#define SysTick_Calibration_Value SysTick_CALIB
#define SysTick_CALIB_OFFSET 0xC
#define SysTick_Calibration_Value_OFFSET SysTick_CALIB_OFFSET
#define SysTick_CALIB_NOREF_MASK 0x80000000
#define SysTick_Calibration_Value_NOREF_MASK SysTick_CALIB_NOREF_MASK
#define SysTick_CALIB_NOREF 0x80000000
#define SysTick_Calibration_Value_NOREF SysTick_CALIB_NOREF
#define SysTick_CALIB_NOREF_BIT 31
#define SysTick_Calibration_Value_NOREF_BIT SysTick_CALIB_NOREF_BIT
#define SysTick_CALIB_SKEW_MASK 0x40000000
#define SysTick_Calibration_Value_SKEW_MASK SysTick_CALIB_SKEW_MASK
#define SysTick_CALIB_SKEW 0x40000000
#define SysTick_Calibration_Value_SKEW SysTick_CALIB_SKEW
#define SysTick_CALIB_SKEW_BIT 30
#define SysTick_Calibration_Value_SKEW_BIT SysTick_CALIB_SKEW_BIT
#define SysTick_CALIB_TENMS_MASK 0xFFFFFF
#define SysTick_Calibration_Value_TENMS_MASK SysTick_CALIB_TENMS_MASK
#define SysTick_CALIB_TENMS_BIT 0
#define SysTick_Calibration_Value_TENMS_BIT SysTick_CALIB_TENMS_BIT

#ifndef NVIC_BASE_ADDRESS
#define NVIC_BASE_ADDRESS 0xE000E100
#endif

#define NVIC_ISER0 (*(volatile unsigned *)0xE000E100)
#define Irq_0_to_31_Set_Enable NVIC_ISER0
#define NVIC_ISER0_OFFSET 0x0
#define Irq_0_to_31_Set_Enable_OFFSET NVIC_ISER0_OFFSET

#define NVIC_ICER0 (*(volatile unsigned *)0xE000E180)
#define Irq_0_to_31_Clear_Enable NVIC_ICER0
#define NVIC_ICER0_OFFSET 0x80
#define Irq_0_to_31_Clear_Enable_OFFSET NVIC_ICER0_OFFSET

#define NVIC_ISPR0 (*(volatile unsigned *)0xE000E200)
#define Irq_0_to_31_Set_Pending NVIC_ISPR0
#define NVIC_ISPR0_OFFSET 0x100
#define Irq_0_to_31_Set_Pending_OFFSET NVIC_ISPR0_OFFSET

#define NVIC_ICPR0 (*(volatile unsigned *)0xE000E280)
#define Irq_0_to_31_Clear_Pending NVIC_ICPR0
#define NVIC_ICPR0_OFFSET 0x180
#define Irq_0_to_31_Clear_Pending_OFFSET NVIC_ICPR0_OFFSET

#define NVIC_IPR0 (*(volatile unsigned *)0xE000E400)
#define Irq_0_to_3_Priority NVIC_IPR0
#define NVIC_IPR0_OFFSET 0x300
#define Irq_0_to_3_Priority_OFFSET NVIC_IPR0_OFFSET
#define NVIC_IPR0_PRI_0_MASK 0xFF
#define Irq_0_to_3_Priority_PRI_0_MASK NVIC_IPR0_PRI_0_MASK
#define NVIC_IPR0_PRI_0_BIT 0
#define Irq_0_to_3_Priority_PRI_0_BIT NVIC_IPR0_PRI_0_BIT
#define NVIC_IPR0_PRI_1_MASK 0xFF00
#define Irq_0_to_3_Priority_PRI_1_MASK NVIC_IPR0_PRI_1_MASK
#define NVIC_IPR0_PRI_1_BIT 8
#define Irq_0_to_3_Priority_PRI_1_BIT NVIC_IPR0_PRI_1_BIT
#define NVIC_IPR0_PRI_2_MASK 0xFF0000
#define Irq_0_to_3_Priority_PRI_2_MASK NVIC_IPR0_PRI_2_MASK
#define NVIC_IPR0_PRI_2_BIT 16
#define Irq_0_to_3_Priority_PRI_2_BIT NVIC_IPR0_PRI_2_BIT
#define NVIC_IPR0_PRI_3_MASK 0xFF000000
#define Irq_0_to_3_Priority_PRI_3_MASK NVIC_IPR0_PRI_3_MASK
#define NVIC_IPR0_PRI_3_BIT 24
#define Irq_0_to_3_Priority_PRI_3_BIT NVIC_IPR0_PRI_3_BIT

#define NVIC_IPR1 (*(volatile unsigned *)0xE000E404)
#define Irq_4_to_7_Priority NVIC_IPR1
#define NVIC_IPR1_OFFSET 0x304
#define Irq_4_to_7_Priority_OFFSET NVIC_IPR1_OFFSET
#define NVIC_IPR1_PRI_4_MASK 0xFF
#define Irq_4_to_7_Priority_PRI_4_MASK NVIC_IPR1_PRI_4_MASK
#define NVIC_IPR1_PRI_4_BIT 0
#define Irq_4_to_7_Priority_PRI_4_BIT NVIC_IPR1_PRI_4_BIT
#define NVIC_IPR1_PRI_5_MASK 0xFF00
#define Irq_4_to_7_Priority_PRI_5_MASK NVIC_IPR1_PRI_5_MASK
#define NVIC_IPR1_PRI_5_BIT 8
#define Irq_4_to_7_Priority_PRI_5_BIT NVIC_IPR1_PRI_5_BIT
#define NVIC_IPR1_PRI_6_MASK 0xFF0000
#define Irq_4_to_7_Priority_PRI_6_MASK NVIC_IPR1_PRI_6_MASK
#define NVIC_IPR1_PRI_6_BIT 16
#define Irq_4_to_7_Priority_PRI_6_BIT NVIC_IPR1_PRI_6_BIT
#define NVIC_IPR1_PRI_7_MASK 0xFF000000
#define Irq_4_to_7_Priority_PRI_7_MASK NVIC_IPR1_PRI_7_MASK
#define NVIC_IPR1_PRI_7_BIT 24
#define Irq_4_to_7_Priority_PRI_7_BIT NVIC_IPR1_PRI_7_BIT

#define NVIC_IPR2 (*(volatile unsigned *)0xE000E408)
#define Irq_8_to_11_Priority NVIC_IPR2
#define NVIC_IPR2_OFFSET 0x308
#define Irq_8_to_11_Priority_OFFSET NVIC_IPR2_OFFSET
#define NVIC_IPR2_PRI_8_MASK 0xFF
#define Irq_8_to_11_Priority_PRI_8_MASK NVIC_IPR2_PRI_8_MASK
#define NVIC_IPR2_PRI_8_BIT 0
#define Irq_8_to_11_Priority_PRI_8_BIT NVIC_IPR2_PRI_8_BIT
#define NVIC_IPR2_PRI_9_MASK 0xFF00
#define Irq_8_to_11_Priority_PRI_9_MASK NVIC_IPR2_PRI_9_MASK
#define NVIC_IPR2_PRI_9_BIT 8
#define Irq_8_to_11_Priority_PRI_9_BIT NVIC_IPR2_PRI_9_BIT
#define NVIC_IPR2_PRI_10_MASK 0xFF0000
#define Irq_8_to_11_Priority_PRI_10_MASK NVIC_IPR2_PRI_10_MASK
#define NVIC_IPR2_PRI_10_BIT 16
#define Irq_8_to_11_Priority_PRI_10_BIT NVIC_IPR2_PRI_10_BIT
#define NVIC_IPR2_PRI_11_MASK 0xFF000000
#define Irq_8_to_11_Priority_PRI_11_MASK NVIC_IPR2_PRI_11_MASK
#define NVIC_IPR2_PRI_11_BIT 24
#define Irq_8_to_11_Priority_PRI_11_BIT NVIC_IPR2_PRI_11_BIT

#define NVIC_IPR3 (*(volatile unsigned *)0xE000E40C)
#define Irq_12_to_15_Priority NVIC_IPR3
#define NVIC_IPR3_OFFSET 0x30C
#define Irq_12_to_15_Priority_OFFSET NVIC_IPR3_OFFSET
#define NVIC_IPR3_PRI_12_MASK 0xFF
#define Irq_12_to_15_Priority_PRI_12_MASK NVIC_IPR3_PRI_12_MASK
#define NVIC_IPR3_PRI_12_BIT 0
#define Irq_12_to_15_Priority_PRI_12_BIT NVIC_IPR3_PRI_12_BIT
#define NVIC_IPR3_PRI_13_MASK 0xFF00
#define Irq_12_to_15_Priority_PRI_13_MASK NVIC_IPR3_PRI_13_MASK
#define NVIC_IPR3_PRI_13_BIT 8
#define Irq_12_to_15_Priority_PRI_13_BIT NVIC_IPR3_PRI_13_BIT
#define NVIC_IPR3_PRI_14_MASK 0xFF0000
#define Irq_12_to_15_Priority_PRI_14_MASK NVIC_IPR3_PRI_14_MASK
#define NVIC_IPR3_PRI_14_BIT 16
#define Irq_12_to_15_Priority_PRI_14_BIT NVIC_IPR3_PRI_14_BIT
#define NVIC_IPR3_PRI_15_MASK 0xFF000000
#define Irq_12_to_15_Priority_PRI_15_MASK NVIC_IPR3_PRI_15_MASK
#define NVIC_IPR3_PRI_15_BIT 24
#define Irq_12_to_15_Priority_PRI_15_BIT NVIC_IPR3_PRI_15_BIT

#define NVIC_IPR4 (*(volatile unsigned *)0xE000E410)
#define Irq_16_to_19_Priority NVIC_IPR4
#define NVIC_IPR4_OFFSET 0x310
#define Irq_16_to_19_Priority_OFFSET NVIC_IPR4_OFFSET
#define NVIC_IPR4_PRI_16_MASK 0xFF
#define Irq_16_to_19_Priority_PRI_16_MASK NVIC_IPR4_PRI_16_MASK
#define NVIC_IPR4_PRI_16_BIT 0
#define Irq_16_to_19_Priority_PRI_16_BIT NVIC_IPR4_PRI_16_BIT
#define NVIC_IPR4_PRI_17_MASK 0xFF00
#define Irq_16_to_19_Priority_PRI_17_MASK NVIC_IPR4_PRI_17_MASK
#define NVIC_IPR4_PRI_17_BIT 8
#define Irq_16_to_19_Priority_PRI_17_BIT NVIC_IPR4_PRI_17_BIT
#define NVIC_IPR4_PRI_18_MASK 0xFF0000
#define Irq_16_to_19_Priority_PRI_18_MASK NVIC_IPR4_PRI_18_MASK
#define NVIC_IPR4_PRI_18_BIT 16
#define Irq_16_to_19_Priority_PRI_18_BIT NVIC_IPR4_PRI_18_BIT
#define NVIC_IPR4_PRI_19_MASK 0xFF000000
#define Irq_16_to_19_Priority_PRI_19_MASK NVIC_IPR4_PRI_19_MASK
#define NVIC_IPR4_PRI_19_BIT 24
#define Irq_16_to_19_Priority_PRI_19_BIT NVIC_IPR4_PRI_19_BIT

#define NVIC_IPR5 (*(volatile unsigned *)0xE000E414)
#define Irq_20_to_23_Priority NVIC_IPR5
#define NVIC_IPR5_OFFSET 0x314
#define Irq_20_to_23_Priority_OFFSET NVIC_IPR5_OFFSET
#define NVIC_IPR5_PRI_20_MASK 0xFF
#define Irq_20_to_23_Priority_PRI_20_MASK NVIC_IPR5_PRI_20_MASK
#define NVIC_IPR5_PRI_20_BIT 0
#define Irq_20_to_23_Priority_PRI_20_BIT NVIC_IPR5_PRI_20_BIT
#define NVIC_IPR5_PRI_21_MASK 0xFF00
#define Irq_20_to_23_Priority_PRI_21_MASK NVIC_IPR5_PRI_21_MASK
#define NVIC_IPR5_PRI_21_BIT 8
#define Irq_20_to_23_Priority_PRI_21_BIT NVIC_IPR5_PRI_21_BIT
#define NVIC_IPR5_PRI_22_MASK 0xFF0000
#define Irq_20_to_23_Priority_PRI_22_MASK NVIC_IPR5_PRI_22_MASK
#define NVIC_IPR5_PRI_22_BIT 16
#define Irq_20_to_23_Priority_PRI_22_BIT NVIC_IPR5_PRI_22_BIT
#define NVIC_IPR5_PRI_23_MASK 0xFF000000
#define Irq_20_to_23_Priority_PRI_23_MASK NVIC_IPR5_PRI_23_MASK
#define NVIC_IPR5_PRI_23_BIT 24
#define Irq_20_to_23_Priority_PRI_23_BIT NVIC_IPR5_PRI_23_BIT

#define NVIC_IPR6 (*(volatile unsigned *)0xE000E418)
#define Irq_24_to_27_Priority NVIC_IPR6
#define NVIC_IPR6_OFFSET 0x318
#define Irq_24_to_27_Priority_OFFSET NVIC_IPR6_OFFSET
#define NVIC_IPR6_PRI_24_MASK 0xFF
#define Irq_24_to_27_Priority_PRI_24_MASK NVIC_IPR6_PRI_24_MASK
#define NVIC_IPR6_PRI_24_BIT 0
#define Irq_24_to_27_Priority_PRI_24_BIT NVIC_IPR6_PRI_24_BIT
#define NVIC_IPR6_PRI_25_MASK 0xFF00
#define Irq_24_to_27_Priority_PRI_25_MASK NVIC_IPR6_PRI_25_MASK
#define NVIC_IPR6_PRI_25_BIT 8
#define Irq_24_to_27_Priority_PRI_25_BIT NVIC_IPR6_PRI_25_BIT
#define NVIC_IPR6_PRI_26_MASK 0xFF0000
#define Irq_24_to_27_Priority_PRI_26_MASK NVIC_IPR6_PRI_26_MASK
#define NVIC_IPR6_PRI_26_BIT 16
#define Irq_24_to_27_Priority_PRI_26_BIT NVIC_IPR6_PRI_26_BIT
#define NVIC_IPR6_PRI_27_MASK 0xFF000000
#define Irq_24_to_27_Priority_PRI_27_MASK NVIC_IPR6_PRI_27_MASK
#define NVIC_IPR6_PRI_27_BIT 24
#define Irq_24_to_27_Priority_PRI_27_BIT NVIC_IPR6_PRI_27_BIT

#define NVIC_IPR7 (*(volatile unsigned *)0xE000E41C)
#define Irq_28_to_31_Priority NVIC_IPR7
#define NVIC_IPR7_OFFSET 0x31C
#define Irq_28_to_31_Priority_OFFSET NVIC_IPR7_OFFSET
#define NVIC_IPR7_PRI_28_MASK 0xFF
#define Irq_28_to_31_Priority_PRI_28_MASK NVIC_IPR7_PRI_28_MASK
#define NVIC_IPR7_PRI_28_BIT 0
#define Irq_28_to_31_Priority_PRI_28_BIT NVIC_IPR7_PRI_28_BIT
#define NVIC_IPR7_PRI_29_MASK 0xFF00
#define Irq_28_to_31_Priority_PRI_29_MASK NVIC_IPR7_PRI_29_MASK
#define NVIC_IPR7_PRI_29_BIT 8
#define Irq_28_to_31_Priority_PRI_29_BIT NVIC_IPR7_PRI_29_BIT
#define NVIC_IPR7_PRI_30_MASK 0xFF0000
#define Irq_28_to_31_Priority_PRI_30_MASK NVIC_IPR7_PRI_30_MASK
#define NVIC_IPR7_PRI_30_BIT 16
#define Irq_28_to_31_Priority_PRI_30_BIT NVIC_IPR7_PRI_30_BIT
#define NVIC_IPR7_PRI_31_MASK 0xFF000000
#define Irq_28_to_31_Priority_PRI_31_MASK NVIC_IPR7_PRI_31_MASK
#define NVIC_IPR7_PRI_31_BIT 24
#define Irq_28_to_31_Priority_PRI_31_BIT NVIC_IPR7_PRI_31_BIT

#ifndef SCB_BASE_ADDRESS
#define SCB_BASE_ADDRESS 0xE000E000
#endif

#define SCB_ACTLR (*(volatile unsigned *)0xE000E008)
#define SCB_ACTLR_OFFSET 0x8

#define SCB_CPUID (*(volatile unsigned *)0xE000ED00)
#define SCB_CPUID_OFFSET 0xD00
#define SCB_CPUID_IMPLEMENTER_MASK 0xFF000000
#define SCB_CPUID_IMPLEMENTER_BIT 24
#define SCB_CPUID_VARIANT_MASK 0xF00000
#define SCB_CPUID_VARIANT_BIT 20
#define SCB_CPUID_PARTNO_MASK 0xFFF0
#define SCB_CPUID_PARTNO_BIT 4
#define SCB_CPUID_REVISION_MASK 0xF
#define SCB_CPUID_REVISION_BIT 0

#define SCB_ICSR (*(volatile unsigned *)0xE000ED04)
#define SCB_ICSR_OFFSET 0xD04
#define SCB_ICSR_NMIPENDSET_MASK 0x80000000
#define SCB_ICSR_NMIPENDSET 0x80000000
#define SCB_ICSR_NMIPENDSET_BIT 31
#define SCB_ICSR_PENDSVSET_MASK 0x10000000
#define SCB_ICSR_PENDSVSET 0x10000000
#define SCB_ICSR_PENDSVSET_BIT 28
#define SCB_ICSR_PENDSVCLR_MASK 0x8000000
#define SCB_ICSR_PENDSVCLR 0x8000000
#define SCB_ICSR_PENDSVCLR_BIT 27
#define SCB_ICSR_PENDSTSET_MASK 0x4000000
#define SCB_ICSR_PENDSTSET 0x4000000
#define SCB_ICSR_PENDSTSET_BIT 26
#define SCB_ICSR_PENDSTCLR_MASK 0x2000000
#define SCB_ICSR_PENDSTCLR 0x2000000
#define SCB_ICSR_PENDSTCLR_BIT 25
#define SCB_ICSR_ISRPREEMPT_MASK 0x800000
#define SCB_ICSR_ISRPREEMPT 0x800000
#define SCB_ICSR_ISRPREEMPT_BIT 23
#define SCB_ICSR_ISRPENDING_MASK 0x400000
#define SCB_ICSR_ISRPENDING 0x400000
#define SCB_ICSR_ISRPENDING_BIT 22
#define SCB_ICSR_VECTPENDING_MASK 0x1FF000
#define SCB_ICSR_VECTPENDING_BIT 12
#define SCB_ICSR_VECTACTIVE_MASK 0x1FF
#define SCB_ICSR_VECTACTIVE_BIT 0

#define SCB_AIRCR (*(volatile unsigned *)0xE000ED0C)
#define SCB_AIRCR_OFFSET 0xD0C
#define SCB_AIRCR_VECTKEY_MASK 0xFFFF0000
#define SCB_AIRCR_VECTKEY_BIT 16
#define SCB_AIRCR_ENDIANESS_MASK 0x8000
#define SCB_AIRCR_ENDIANESS 0x8000
#define SCB_AIRCR_ENDIANESS_BIT 15
#define SCB_AIRCR_SYSRESETREQ_MASK 0x4
#define SCB_AIRCR_SYSRESETREQ 0x4
#define SCB_AIRCR_SYSRESETREQ_BIT 2
#define SCB_AIRCR_VECTCLRACTIVE_MASK 0x2
#define SCB_AIRCR_VECTCLRACTIVE 0x2
#define SCB_AIRCR_VECTCLRACTIVE_BIT 1

#define SCB_SCR (*(volatile unsigned *)0xE000ED10)
#define SCB_SCR_OFFSET 0xD10
#define SCB_SCR_SEVONPEND_MASK 0x10
#define SCB_SCR_SEVONPEND 0x10
#define SCB_SCR_SEVONPEND_BIT 4
#define SCB_SCR_SLEEPDEEP_MASK 0x4
#define SCB_SCR_SLEEPDEEP 0x4
#define SCB_SCR_SLEEPDEEP_BIT 2
#define SCB_SCR_SLEEPONEXIT_MASK 0x2
#define SCB_SCR_SLEEPONEXIT 0x2
#define SCB_SCR_SLEEPONEXIT_BIT 1

#define SCB_CCR (*(volatile unsigned *)0xE000ED14)
#define SCB_CCR_OFFSET 0xD14
#define SCB_CCR_STKALIGN_MASK 0x200
#define SCB_CCR_STKALIGN 0x200
#define SCB_CCR_STKALIGN_BIT 9
#define SCB_CCR_UNALIGN_TRP_MASK 0x8
#define SCB_CCR_UNALIGN_TRP 0x8
#define SCB_CCR_UNALIGN_TRP_BIT 3

#define SCB_SHPR2 (*(volatile unsigned *)0xE000ED1C)
#define SCB_SHPR2_OFFSET 0xD1C
#define SCB_SHPR2_PRI_11_MASK 0xC0000000
#define SCB_SHPR2_PRI_11_BIT 30

#define SCB_SHPR3 (*(volatile unsigned *)0xE000ED20)
#define SCB_SHPR3_OFFSET 0xD20
#define SCB_SHPR3_PRI_15_MASK 0xC0000000
#define SCB_SHPR3_PRI_15_BIT 30
#define SCB_SHPR3_PRI_14_MASK 0xC00000
#define SCB_SHPR3_PRI_14_BIT 22

#define SCB_SHCSR (*(volatile unsigned *)0xE000ED24)
#define SCB_SHCSR_OFFSET 0xD24
#define SCB_SHCSR_SVCALLPENDED_MASK 0x8000
#define SCB_SHCSR_SVCALLPENDED 0x8000
#define SCB_SHCSR_SVCALLPENDED_BIT 15

#define SCB_DFSR (*(volatile unsigned *)0xE000ED30)
#define SCB_DFSR_OFFSET 0xD30
#define SCB_DFSR_EXTERNAL_MASK 0x10
#define SCB_DFSR_EXTERNAL 0x10
#define SCB_DFSR_EXTERNAL_BIT 4
#define SCB_DFSR_VCATCH_MASK 0x8
#define SCB_DFSR_VCATCH 0x8
#define SCB_DFSR_VCATCH_BIT 3
#define SCB_DFSR_DWTTRAP_MASK 0x4
#define SCB_DFSR_DWTTRAP 0x4
#define SCB_DFSR_DWTTRAP_BIT 2
#define SCB_DFSR_BKPT_MASK 0x2
#define SCB_DFSR_BKPT 0x2
#define SCB_DFSR_BKPT_BIT 1
#define SCB_DFSR_HALTED_MASK 0x1
#define SCB_DFSR_HALTED 0x1
#define SCB_DFSR_HALTED_BIT 0

#ifndef CoreDebug_BASE_ADDRESS
#define CoreDebug_BASE_ADDRESS 0xE000EDF0
#endif

#define DHCSR (*(volatile unsigned *)0xE000EDF0)
#define DHCSR_OFFSET 0x0

#define DCRSR (*(volatile unsigned *)0xE000EDF4)
#define DCRSR_OFFSET 0x4

#define DCRDR (*(volatile unsigned *)0xE000EDF8)
#define DCRDR_OFFSET 0x8

#define DEMCR (*(volatile unsigned *)0xE000EDFC)
#define DEMCR_OFFSET 0xC

#ifndef ID_space_BASE_ADDRESS
#define ID_space_BASE_ADDRESS 0xE000EFD0
#endif

#define PID4 (*(volatile unsigned char *)0xE00FFFD0)
#define PID4_OFFSET 0xF1000

#define PID5 (*(volatile unsigned char *)0xE00FFFD4)
#define PID5_OFFSET 0xF1004

#define PID6 (*(volatile unsigned char *)0xE00FFFD8)
#define PID6_OFFSET 0xF1008

#define PID7 (*(volatile unsigned char *)0xE00FFFDC)
#define PID7_OFFSET 0xF100C

#define PID0 (*(volatile unsigned char *)0xE00FFFE0)
#define PID0_OFFSET 0xF1010

#define PID1 (*(volatile unsigned char *)0xE00FFFE4)
#define PID1_OFFSET 0xF1014

#define PID2 (*(volatile unsigned char *)0xE00FFFE8)
#define PID2_OFFSET 0xF1018

#define PID3 (*(volatile unsigned char *)0xE00FFFEC)
#define PID3_OFFSET 0xF101C

#define CID0 (*(volatile unsigned char *)0xE00FFFF0)
#define CID0_OFFSET 0xF1020

#define CID1 (*(volatile unsigned char *)0xE00FFFF4)
#define CID1_OFFSET 0xF1024

#define CID2 (*(volatile unsigned char *)0xE00FFFF8)
#define CID2_OFFSET 0xF1028

#define CID3 (*(volatile unsigned char *)0xE00FFFFC)
#define CID3_OFFSET 0xF102C

#endif
