// Seed: 2739331141
module module_0 (
    output supply1 id_0,
    input tri1 id_1
);
  always id_0 = ~1;
  wire id_3;
  wand id_4, id_5 = 1, id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7
);
  assign id_7 = id_5;
  logic [7:0][1] id_9;
  assign id_9 = 1;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
