# Reading C:/Altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do IFE_Display_2017_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY {E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# vlog -sv -work work +incdir+E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY {E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/display_controller.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# 
# vlog -sv -work work +incdir+E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY {E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/test_bench.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module display_tb
# 
# Top level modules:
# 	display_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  display_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps display_tb 
# Loading sv_std.std
# Loading work.display_tb
# Loading work.top
# Loading work.display_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50000 ns
do wave.do
restart -f
# Loading sv_std.std
# Loading work.display_tb
# Loading work.top
# Loading work.display_controller
run 50000
restart -f
# Loading sv_std.std
# Loading work.display_tb
# Loading work.top
# Loading work.display_controller
run 50000ns
