=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x1 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x2 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x4 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x8 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x16 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x32 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x64 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
TMEM Store[0] + Load[0] Latency: 3 clock cycles
  
  
