// Seed: 3504352865
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  logic ["" : 1] id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_7 = 32'd8
) (
    input  tri0  _id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri   id_3,
    output logic id_4,
    output logic id_5
);
  wire _id_7;
  always @(posedge "") begin : LABEL_0
    id_5 <= id_7;
    id_4 = -1 + id_2;
    assign id_4[id_7[1]+:id_0[1'b0]-""] = id_2;
  end
  module_0 modCall_1 (
      id_1,
      id_3
  );
  wire [id_7 : id_7  <  id_0  #  (
      .  id_7(  1  ),
      .  id_7( 'h0 -  1  )
)] id_8;
  logic id_9;
  initial id_9 = -1;
  wire id_10;
endmodule
