;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SW */
SW__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
SW__0__MASK EQU 0x20
SW__0__PC EQU CYREG_PRT0_PC5
SW__0__PORT EQU 0
SW__0__SHIFT EQU 5
SW__AG EQU CYREG_PRT0_AG
SW__AMUX EQU CYREG_PRT0_AMUX
SW__BIE EQU CYREG_PRT0_BIE
SW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW__BYP EQU CYREG_PRT0_BYP
SW__CTL EQU CYREG_PRT0_CTL
SW__DM0 EQU CYREG_PRT0_DM0
SW__DM1 EQU CYREG_PRT0_DM1
SW__DM2 EQU CYREG_PRT0_DM2
SW__DR EQU CYREG_PRT0_DR
SW__INP_DIS EQU CYREG_PRT0_INP_DIS
SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT0_LCD_EN
SW__MASK EQU 0x20
SW__PORT EQU 0
SW__PRT EQU CYREG_PRT0_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW__PS EQU CYREG_PRT0_PS
SW__SHIFT EQU 5
SW__SLW EQU CYREG_PRT0_SLW
SW_buzz__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SW_buzz__0__MASK EQU 0x80
SW_buzz__0__PC EQU CYREG_PRT0_PC7
SW_buzz__0__PORT EQU 0
SW_buzz__0__SHIFT EQU 7
SW_buzz__AG EQU CYREG_PRT0_AG
SW_buzz__AMUX EQU CYREG_PRT0_AMUX
SW_buzz__BIE EQU CYREG_PRT0_BIE
SW_buzz__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW_buzz__BYP EQU CYREG_PRT0_BYP
SW_buzz__CTL EQU CYREG_PRT0_CTL
SW_buzz__DM0 EQU CYREG_PRT0_DM0
SW_buzz__DM1 EQU CYREG_PRT0_DM1
SW_buzz__DM2 EQU CYREG_PRT0_DM2
SW_buzz__DR EQU CYREG_PRT0_DR
SW_buzz__INP_DIS EQU CYREG_PRT0_INP_DIS
SW_buzz__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW_buzz__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW_buzz__LCD_EN EQU CYREG_PRT0_LCD_EN
SW_buzz__MASK EQU 0x80
SW_buzz__PORT EQU 0
SW_buzz__PRT EQU CYREG_PRT0_PRT
SW_buzz__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW_buzz__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW_buzz__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW_buzz__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW_buzz__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW_buzz__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW_buzz__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW_buzz__PS EQU CYREG_PRT0_PS
SW_buzz__SHIFT EQU 7
SW_buzz__SLW EQU CYREG_PRT0_SLW
SW_vel__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SW_vel__0__MASK EQU 0x40
SW_vel__0__PC EQU CYREG_PRT0_PC6
SW_vel__0__PORT EQU 0
SW_vel__0__SHIFT EQU 6
SW_vel__AG EQU CYREG_PRT0_AG
SW_vel__AMUX EQU CYREG_PRT0_AMUX
SW_vel__BIE EQU CYREG_PRT0_BIE
SW_vel__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW_vel__BYP EQU CYREG_PRT0_BYP
SW_vel__CTL EQU CYREG_PRT0_CTL
SW_vel__DM0 EQU CYREG_PRT0_DM0
SW_vel__DM1 EQU CYREG_PRT0_DM1
SW_vel__DM2 EQU CYREG_PRT0_DM2
SW_vel__DR EQU CYREG_PRT0_DR
SW_vel__INP_DIS EQU CYREG_PRT0_INP_DIS
SW_vel__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW_vel__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW_vel__LCD_EN EQU CYREG_PRT0_LCD_EN
SW_vel__MASK EQU 0x40
SW_vel__PORT EQU 0
SW_vel__PRT EQU CYREG_PRT0_PRT
SW_vel__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW_vel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW_vel__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW_vel__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW_vel__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW_vel__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW_vel__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW_vel__PS EQU CYREG_PRT0_PS
SW_vel__SHIFT EQU 6
SW_vel__SLW EQU CYREG_PRT0_SLW

/* Com */
Com__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Com__0__MASK EQU 0x01
Com__0__PC EQU CYREG_PRT3_PC0
Com__0__PORT EQU 3
Com__0__SHIFT EQU 0
Com__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Com__1__MASK EQU 0x02
Com__1__PC EQU CYREG_PRT3_PC1
Com__1__PORT EQU 3
Com__1__SHIFT EQU 1
Com__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Com__2__MASK EQU 0x04
Com__2__PC EQU CYREG_PRT3_PC2
Com__2__PORT EQU 3
Com__2__SHIFT EQU 2
Com__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Com__3__MASK EQU 0x08
Com__3__PC EQU CYREG_PRT3_PC3
Com__3__PORT EQU 3
Com__3__SHIFT EQU 3
Com__AG EQU CYREG_PRT3_AG
Com__AMUX EQU CYREG_PRT3_AMUX
Com__BIE EQU CYREG_PRT3_BIE
Com__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Com__BYP EQU CYREG_PRT3_BYP
Com__CTL EQU CYREG_PRT3_CTL
Com__DM0 EQU CYREG_PRT3_DM0
Com__DM1 EQU CYREG_PRT3_DM1
Com__DM2 EQU CYREG_PRT3_DM2
Com__DR EQU CYREG_PRT3_DR
Com__INP_DIS EQU CYREG_PRT3_INP_DIS
Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Com__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Com__LCD_EN EQU CYREG_PRT3_LCD_EN
Com__MASK EQU 0x0F
Com__PORT EQU 3
Com__PRT EQU CYREG_PRT3_PRT
Com__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Com__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Com__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Com__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Com__PS EQU CYREG_PRT3_PS
Com__SHIFT EQU 0
Com__SLW EQU CYREG_PRT3_SLW

/* Seg */
Seg__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Seg__0__MASK EQU 0x01
Seg__0__PC EQU CYREG_PRT2_PC0
Seg__0__PORT EQU 2
Seg__0__SHIFT EQU 0
Seg__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Seg__1__MASK EQU 0x02
Seg__1__PC EQU CYREG_PRT2_PC1
Seg__1__PORT EQU 2
Seg__1__SHIFT EQU 1
Seg__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Seg__2__MASK EQU 0x04
Seg__2__PC EQU CYREG_PRT2_PC2
Seg__2__PORT EQU 2
Seg__2__SHIFT EQU 2
Seg__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Seg__3__MASK EQU 0x08
Seg__3__PC EQU CYREG_PRT2_PC3
Seg__3__PORT EQU 2
Seg__3__SHIFT EQU 3
Seg__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
Seg__4__MASK EQU 0x10
Seg__4__PC EQU CYREG_PRT2_PC4
Seg__4__PORT EQU 2
Seg__4__SHIFT EQU 4
Seg__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
Seg__5__MASK EQU 0x20
Seg__5__PC EQU CYREG_PRT2_PC5
Seg__5__PORT EQU 2
Seg__5__SHIFT EQU 5
Seg__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
Seg__6__MASK EQU 0x40
Seg__6__PC EQU CYREG_PRT2_PC6
Seg__6__PORT EQU 2
Seg__6__SHIFT EQU 6
Seg__AG EQU CYREG_PRT2_AG
Seg__AMUX EQU CYREG_PRT2_AMUX
Seg__BIE EQU CYREG_PRT2_BIE
Seg__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Seg__BYP EQU CYREG_PRT2_BYP
Seg__CTL EQU CYREG_PRT2_CTL
Seg__DM0 EQU CYREG_PRT2_DM0
Seg__DM1 EQU CYREG_PRT2_DM1
Seg__DM2 EQU CYREG_PRT2_DM2
Seg__DR EQU CYREG_PRT2_DR
Seg__INP_DIS EQU CYREG_PRT2_INP_DIS
Seg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Seg__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Seg__LCD_EN EQU CYREG_PRT2_LCD_EN
Seg__MASK EQU 0x7F
Seg__PORT EQU 2
Seg__PRT EQU CYREG_PRT2_PRT
Seg__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Seg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Seg__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Seg__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Seg__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Seg__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Seg__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Seg__PS EQU CYREG_PRT2_PS
Seg__SHIFT EQU 0
Seg__SLW EQU CYREG_PRT2_SLW

/* DosP */
DosP__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
DosP__0__MASK EQU 0x08
DosP__0__PC EQU CYREG_PRT0_PC3
DosP__0__PORT EQU 0
DosP__0__SHIFT EQU 3
DosP__AG EQU CYREG_PRT0_AG
DosP__AMUX EQU CYREG_PRT0_AMUX
DosP__BIE EQU CYREG_PRT0_BIE
DosP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DosP__BYP EQU CYREG_PRT0_BYP
DosP__CTL EQU CYREG_PRT0_CTL
DosP__DM0 EQU CYREG_PRT0_DM0
DosP__DM1 EQU CYREG_PRT0_DM1
DosP__DM2 EQU CYREG_PRT0_DM2
DosP__DR EQU CYREG_PRT0_DR
DosP__INP_DIS EQU CYREG_PRT0_INP_DIS
DosP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DosP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DosP__LCD_EN EQU CYREG_PRT0_LCD_EN
DosP__MASK EQU 0x08
DosP__PORT EQU 0
DosP__PRT EQU CYREG_PRT0_PRT
DosP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DosP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DosP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DosP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DosP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DosP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DosP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DosP__PS EQU CYREG_PRT0_PS
DosP__SHIFT EQU 3
DosP__SLW EQU CYREG_PRT0_SLW

/* LEDS */
LEDS__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LEDS__0__MASK EQU 0x80
LEDS__0__PC EQU CYREG_PRT1_PC7
LEDS__0__PORT EQU 1
LEDS__0__SHIFT EQU 7
LEDS__AG EQU CYREG_PRT1_AG
LEDS__AMUX EQU CYREG_PRT1_AMUX
LEDS__BIE EQU CYREG_PRT1_BIE
LEDS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LEDS__BYP EQU CYREG_PRT1_BYP
LEDS__CTL EQU CYREG_PRT1_CTL
LEDS__DM0 EQU CYREG_PRT1_DM0
LEDS__DM1 EQU CYREG_PRT1_DM1
LEDS__DM2 EQU CYREG_PRT1_DM2
LEDS__DR EQU CYREG_PRT1_DR
LEDS__INP_DIS EQU CYREG_PRT1_INP_DIS
LEDS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LEDS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LEDS__LCD_EN EQU CYREG_PRT1_LCD_EN
LEDS__MASK EQU 0x80
LEDS__PORT EQU 1
LEDS__PRT EQU CYREG_PRT1_PRT
LEDS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LEDS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LEDS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LEDS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LEDS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LEDS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LEDS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LEDS__PS EQU CYREG_PRT1_PS
LEDS__SHIFT EQU 7
LEDS__SLW EQU CYREG_PRT1_SLW

/* Timer */
Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer__INTC_MASK EQU 0x02
Timer__INTC_NUMBER EQU 1
Timer__INTC_PRIOR_NUM EQU 7
Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Button */
Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Button__0__MASK EQU 0x04
Button__0__PC EQU CYREG_PRT0_PC2
Button__0__PORT EQU 0
Button__0__SHIFT EQU 2
Button__AG EQU CYREG_PRT0_AG
Button__AMUX EQU CYREG_PRT0_AMUX
Button__BIE EQU CYREG_PRT0_BIE
Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button__BYP EQU CYREG_PRT0_BYP
Button__CTL EQU CYREG_PRT0_CTL
Button__DM0 EQU CYREG_PRT0_DM0
Button__DM1 EQU CYREG_PRT0_DM1
Button__DM2 EQU CYREG_PRT0_DM2
Button__DR EQU CYREG_PRT0_DR
Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Button__MASK EQU 0x04
Button__PORT EQU 0
Button__PRT EQU CYREG_PRT0_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 2
Button__SLW EQU CYREG_PRT0_SLW

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Buzzer__0__MASK EQU 0x80
Buzzer__0__PC EQU CYREG_PRT2_PC7
Buzzer__0__PORT EQU 2
Buzzer__0__SHIFT EQU 7
Buzzer__AG EQU CYREG_PRT2_AG
Buzzer__AMUX EQU CYREG_PRT2_AMUX
Buzzer__BIE EQU CYREG_PRT2_BIE
Buzzer__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Buzzer__BYP EQU CYREG_PRT2_BYP
Buzzer__CTL EQU CYREG_PRT2_CTL
Buzzer__DM0 EQU CYREG_PRT2_DM0
Buzzer__DM1 EQU CYREG_PRT2_DM1
Buzzer__DM2 EQU CYREG_PRT2_DM2
Buzzer__DR EQU CYREG_PRT2_DR
Buzzer__INP_DIS EQU CYREG_PRT2_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT2_LCD_EN
Buzzer__MASK EQU 0x80
Buzzer__PORT EQU 2
Buzzer__PRT EQU CYREG_PRT2_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Buzzer__PS EQU CYREG_PRT2_PS
Buzzer__SHIFT EQU 7
Buzzer__SLW EQU CYREG_PRT2_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* Contador */
Contador_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Contador_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Contador_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Contador_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Contador_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Contador_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Contador_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Contador_CounterHW__PER0 EQU CYREG_TMR0_PER0
Contador_CounterHW__PER1 EQU CYREG_TMR0_PER1
Contador_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Contador_CounterHW__PM_ACT_MSK EQU 0x01
Contador_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Contador_CounterHW__PM_STBY_MSK EQU 0x01
Contador_CounterHW__RT0 EQU CYREG_TMR0_RT0
Contador_CounterHW__RT1 EQU CYREG_TMR0_RT1
Contador_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* Segments */
Segments_bLED_PWM_CtlReg__0__MASK EQU 0x01
Segments_bLED_PWM_CtlReg__0__POS EQU 0
Segments_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Segments_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Segments_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Segments_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Segments_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Segments_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Segments_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Segments_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Segments_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Segments_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Segments_bLED_PWM_CtlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Segments_bLED_PWM_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Segments_bLED_PWM_CtlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Segments_bLED_PWM_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Segments_bLED_PWM_CtlReg__MASK EQU 0x01
Segments_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Segments_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Segments_bLED_PWM_CtlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Segments_bLED_PWM_PwmDP_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Segments_bLED_PWM_PwmDP_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Segments_bLED_PWM_PwmDP_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Segments_bLED_PWM_PwmDP_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Segments_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Segments_bLED_PWM_PwmDP_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Segments_bLED_PWM_PwmDP_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Segments_bLED_PWM_PwmDP_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Segments_bLED_PWM_PwmDP_u0__A0_REG EQU CYREG_B1_UDB04_A0
Segments_bLED_PWM_PwmDP_u0__A1_REG EQU CYREG_B1_UDB04_A1
Segments_bLED_PWM_PwmDP_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Segments_bLED_PWM_PwmDP_u0__D0_REG EQU CYREG_B1_UDB04_D0
Segments_bLED_PWM_PwmDP_u0__D1_REG EQU CYREG_B1_UDB04_D1
Segments_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Segments_bLED_PWM_PwmDP_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Segments_bLED_PWM_PwmDP_u0__F0_REG EQU CYREG_B1_UDB04_F0
Segments_bLED_PWM_PwmDP_u0__F1_REG EQU CYREG_B1_UDB04_F1
Segments_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Segments_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Segments_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Segments_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Segments_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Segments_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
Segments_ClkInternal__INDEX EQU 0x01
Segments_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Segments_ClkInternal__PM_ACT_MSK EQU 0x02
Segments_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Segments_ClkInternal__PM_STBY_MSK EQU 0x02
Segments_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
Segments_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
Segments_Com_Driver_Sync_ctrl_reg__1__MASK EQU 0x02
Segments_Com_Driver_Sync_ctrl_reg__1__POS EQU 1
Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Segments_Com_Driver_Sync_ctrl_reg__2__MASK EQU 0x04
Segments_Com_Driver_Sync_ctrl_reg__2__POS EQU 2
Segments_Com_Driver_Sync_ctrl_reg__3__MASK EQU 0x08
Segments_Com_Driver_Sync_ctrl_reg__3__POS EQU 3
Segments_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Segments_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Segments_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Segments_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Segments_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Segments_Com_Driver_Sync_ctrl_reg__MASK EQU 0x0F
Segments_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Segments_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Segments_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Segments_DMA_BC__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Segments_DMA_BC__DRQ_NUMBER EQU 0
Segments_DMA_BC__NUMBEROF_TDS EQU 0
Segments_DMA_BC__PRIORITY EQU 2
Segments_DMA_BC__TERMIN_EN EQU 0
Segments_DMA_BC__TERMIN_SEL EQU 0
Segments_DMA_BC__TERMOUT0_EN EQU 0
Segments_DMA_BC__TERMOUT0_SEL EQU 0
Segments_DMA_BC__TERMOUT1_EN EQU 0
Segments_DMA_BC__TERMOUT1_SEL EQU 0
Segments_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Segments_DMA_Com__DRQ_NUMBER EQU 1
Segments_DMA_Com__NUMBEROF_TDS EQU 0
Segments_DMA_Com__PRIORITY EQU 2
Segments_DMA_Com__TERMIN_EN EQU 0
Segments_DMA_Com__TERMIN_SEL EQU 0
Segments_DMA_Com__TERMOUT0_EN EQU 0
Segments_DMA_Com__TERMOUT0_SEL EQU 0
Segments_DMA_Com__TERMOUT1_EN EQU 0
Segments_DMA_Com__TERMOUT1_SEL EQU 0
Segments_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Segments_DMA_Seg__DRQ_NUMBER EQU 2
Segments_DMA_Seg__NUMBEROF_TDS EQU 0
Segments_DMA_Seg__PRIORITY EQU 2
Segments_DMA_Seg__TERMIN_EN EQU 0
Segments_DMA_Seg__TERMIN_SEL EQU 0
Segments_DMA_Seg__TERMOUT0_EN EQU 1
Segments_DMA_Seg__TERMOUT0_SEL EQU 2
Segments_DMA_Seg__TERMOUT1_EN EQU 0
Segments_DMA_Seg__TERMOUT1_SEL EQU 0
Segments_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
Segments_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
Segments_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
Segments_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Segments_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
Segments_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
Segments_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
Segments_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
Segments_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
Segments_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
Segments_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
Segments_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
Segments_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
Segments_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Segments_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0x7F
Segments_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Segments_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Segments_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* Interrupt */
Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt__INTC_MASK EQU 0x01
Interrupt__INTC_NUMBER EQU 0
Interrupt__INTC_PRIOR_NUM EQU 7
Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000007
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
