{"vcs1":{"timestamp_begin":1716344236.366458330, "rt":0.75, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1716344237.201124696, "rt":0.54, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1716344237.820909921, "rt":0.43, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1716344235.851954248}
{"VCS_COMP_START_TIME": 1716344235.851954248}
{"VCS_COMP_END_TIME": 1716344238.352076659}
{"VCS_USER_OPTIONS": "-cpp /usr/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/linux/common/bin/g++ -cc /usr/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/linux/common/bin/gcc -LDFLAGS -Wl,-rpath=/RAID2/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/gnu/gcc-6.2.0-64/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../lib64 +incdir+/usr/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/linux/common/etc/hdlcosim/vcs /RAID2/COURSE/mlchip/mlchip038/lab3/MAC.v Debug/ConvergenSC/cosim/cwr_cosim_shell.v Debug/ConvergenSC/cosim/cwr_cosim_top.v -o simv +vpi -P /usr/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/linux/common/etc/hdlcosim/vcs/cwrvcspli.tab /usr/cad/synopsys/pa_virtualizer/O-2018.09-SP2-4/SLS/linux/common/lib-gcc-6.2.0-64/libCwrVcs.so -LDFLAGS -Xlinker -Eexport-dynamic +alwaystrigger"}
{"vcs1": {"peak_mem": 431272}}
{"stitch_vcselab": {"peak_mem": 316492}}
