ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv5-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32u5xx_hal_gpio.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c"
  21              		.section	.text.HAL_GPIO_Init,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_GPIO_Init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_GPIO_Init:
  29              	.LVL0:
  30              	.LFB340:
   1:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @file    stm32u5xx_hal_gpio.c
   4:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief   GPIO HAL module driver.
   6:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
   8:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *           + IO operation functions
  10:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ******************************************************************************
  11:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @attention
  12:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *
  13:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * Copyright (c) 2021 STMicroelectronics.
  14:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * All rights reserved.
  15:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *
  16:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  17:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * in the root directory of this software component.
  18:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *
  20:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ******************************************************************************
  21:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   @verbatim
  22:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ==============================================================================
  23:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****                     ##### GPIO Peripheral features #####
  24:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ==============================================================================
  25:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   [..]
  26:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually
  27:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         configured by software in several modes:
  28:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Input mode
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 2


  29:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Analog mode
  30:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Output mode
  31:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Alternate function mode
  32:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) External interrupt/event lines
  33:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  34:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) During and just after reset, the alternate functions and external interrupt
  35:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         lines are not active and the I/O ports are configured in input floating mode.
  36:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  37:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be
  38:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         activated or not.
  39:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  40:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull
  41:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         type and the IO speed can be selected depending on the VDD value.
  42:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  43:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) The microcontroller IO pins are connected to onboard peripherals/modules through a
  44:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         multiplexer that allows only one peripheral alternate function (AF) connected
  45:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****        to an IO pin at a time. In this way, there can be no conflict between peripherals
  46:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****        sharing the same IO pin.
  47:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  48:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) All ports have external interrupt/event capability. To use external interrupt
  49:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         lines, the port must be configured in input mode. All available GPIO pins are
  50:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
  51:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  52:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (+) The external interrupt/event controller consists of up to 39 edge detectors
  53:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (16 lines are connected to GPIO) for generating event/interrupt requests (each
  54:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         input line can be independently configured to select the type (interrupt or event)
  55:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         and the corresponding trigger event (rising or falling or both). Each line can
  56:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         also be masked independently.
  57:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  58:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****                      ##### How to use this driver #####
  59:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ==============================================================================
  60:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   [..]
  61:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE().
  62:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  63:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
  64:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
  65:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
  66:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              structure.
  67:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) In case of Output or alternate function mode selection: the speed is
  68:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              configured through "Speed" member from GPIO_InitTypeDef structure.
  69:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) In alternate mode is selection, the alternate function connected to the IO
  70:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              is configured through "Alternate" member from GPIO_InitTypeDef structure.
  71:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) Analog mode is required when a pin is to be used as ADC channel
  72:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              or DAC output.
  73:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (++) In case of external interrupt/event selection the "Mode" member from
  74:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              GPIO_InitTypeDef structure select the type (interrupt or event) and
  75:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****              the corresponding trigger event (rising or falling or both).
  76:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  77:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
  78:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
  79:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         HAL_NVIC_EnableIRQ().
  80:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  81:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
  82:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  83:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) To set/reset the level of a pin configured in output mode use
  84:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
  85:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 3


  86:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) To set the level of several pins and reset level of several other pins in
  87:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         same cycle, use HAL_GPIO_WriteMultipleStatePin().
  88:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  89:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
  90:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  91:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) During and just after reset, the alternate functions are not
  92:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         active and the GPIO pins are configured in input floating mode (except JTAG
  93:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pins).
  94:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  95:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
  96:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
  97:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         priority over the GPIO function.
  98:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  99:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
 100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         general purpose PH0 and PH1, respectively, when the HSE oscillator is off.
 101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         The HSE has priority over the GPIO function.
 102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   @endverbatim
 104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   ******************************************************************************
 105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Includes ------------------------------------------------------------------*/
 108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #include "stm32u5xx_hal.h"
 109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @addtogroup STM32U5xx_HAL_Driver
 111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @addtogroup GPIO
 115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #ifdef HAL_GPIO_MODULE_ENABLED
 119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Private typedef -----------------------------------------------------------*/
 121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Private defines -----------------------------------------------------------*/
 122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @defgroup GPIO_Private_Defines GPIO Private Defines
 123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define GPIO_MODE             (0x00000003U)
 126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define EXTI_MODE             (0x10000000U)
 127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define GPIO_MODE_IT          (0x00010000U)
 128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define GPIO_MODE_EVT         (0x00020000U)
 129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define RISING_EDGE           (0x00100000U)
 130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define FALLING_EDGE          (0x00200000U)
 131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define GPIO_OUTPUT_TYPE      (0x00000010U)
 132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** #define GPIO_NUMBER           (16U)
 133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @}
 136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Private macros ------------------------------------------------------------*/
 139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Private variables ---------------------------------------------------------*/
 140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @defgroup GPIO_Private_Variables GPIO Private Variables
 141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 4


 143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* LPGPIO Mapping */
 145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** static const LPGPIO_MapTypeDef LPGPIO_Map[GPIO_NUMBER] =
 146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* LPGPIO Pins Port    Pin */
 148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 0:*/    {GPIOA,   1},
 149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 1:*/    {GPIOA,   3},
 150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 2:*/    {GPIOA,   6},
 151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 3:*/    {GPIOB,   1},
 152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 4:*/    {GPIOB,  10},
 153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 5:*/    {GPIOC,   2},
 154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 6:*/    {GPIOD,  13},
 155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 7:*/    {GPIOD,   2},
 156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 8:*/    {GPIOC,  10},
 157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 9:*/    {GPIOB,   0},
 158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 10:*/   {GPIOC,  12},
 159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 11:*/   {GPIOB,   3},
 160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 12:*/   {GPIOB,   4},
 161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 13:*/   {GPIOE,   0},
 162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 14:*/   {GPIOE,   2},
 163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Pin 15:*/   {GPIOE,   3},
 164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** };
 165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @}
 168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Private function prototypes -----------------------------------------------*/
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /* Exported functions --------------------------------------------------------*/
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @addtogroup GPIO_Exported_Functions
 174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions
 178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *  @brief    Initialization and Configuration functions
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *
 180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** @verbatim
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****  ===============================================================================
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****               ##### Initialization and de-initialization functions #####
 183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****  ===============================================================================
 184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** @endverbatim
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Initialize the GPIOx/LPGPIOx peripheral according to the specified parameters in the pG
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   If GPIOx/LPGPIOx peripheral pin is used in EXTI_MODE and the pin is secure in case
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         the system implements the security (TZEN=1), it is up to the secure application to
 193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         insure that the corresponding EXTI line is set secure.
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the c
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         the configuration information for the specified GPIO peripheral.
 198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 5


 200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
 201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
  31              		.loc 1 201 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 1 201 1 is_stmt 0 view .LVU1
  36 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
 202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t tmp;
  43              		.loc 1 202 3 is_stmt 1 view .LVU2
 203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t iocurrent;
  44              		.loc 1 203 3 view .LVU3
 204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_position;
  45              		.loc 1 204 3 view .LVU4
 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t position = 0U;
  46              		.loc 1 205 3 view .LVU5
  47              	.LVL1:
 206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
  48              		.loc 1 206 3 view .LVU6
 207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  49              		.loc 1 209 3 view .LVU7
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  50              		.loc 1 210 3 view .LVU8
 211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  51              		.loc 1 211 3 view .LVU9
 212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Save GPIO port address */
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   p_gpio = GPIOx;
  52              		.loc 1 214 3 view .LVU10
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Configure the port pins */
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   while (((pGPIO_Init->Pin) >> position) != 0U)
  53              		.loc 1 217 3 view .LVU11
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
  54              		.loc 1 214 10 is_stmt 0 view .LVU12
  55 0002 0446     		mov	r4, r0
 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
  56              		.loc 1 205 12 view .LVU13
  57 0004 0023     		movs	r3, #0
  58              		.loc 1 217 9 view .LVU14
  59 0006 D9E0     		b	.L2
  60              	.LVL2:
  61              	.L18:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Get current io position */
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Save Pin Position */
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     pin_position = position;
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 6


 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     if (iocurrent != 0U)
 226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of Alternate function mode selection */
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (GPIOx == LPGPIO1)
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* MODER configuration */
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = GPIOx->MODER;
  62              		.loc 1 232 9 is_stmt 1 view .LVU15
  63              		.loc 1 232 13 is_stmt 0 view .LVU16
  64 0008 0568     		ldr	r5, [r0]
  65              	.LVL3:
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(LPGPIO_MODER_MOD0 << position);
  66              		.loc 1 233 9 is_stmt 1 view .LVU17
  67              		.loc 1 233 13 is_stmt 0 view .LVU18
  68 000a 25EA0C05 		bic	r5, r5, ip
  69              	.LVL4:
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
  70              		.loc 1 234 9 is_stmt 1 view .LVU19
  71              		.loc 1 234 28 is_stmt 0 view .LVU20
  72 000e 4C68     		ldr	r4, [r1, #4]
  73              	.LVL5:
  74              		.loc 1 234 35 view .LVU21
  75 0010 04F00104 		and	r4, r4, #1
  76              		.loc 1 234 58 view .LVU22
  77 0014 9C40     		lsls	r4, r4, r3
  78              		.loc 1 234 13 view .LVU23
  79 0016 2C43     		orrs	r4, r4, r5
  80              	.LVL6:
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         GPIOx->MODER = tmp;
  81              		.loc 1 235 9 is_stmt 1 view .LVU24
  82              		.loc 1 235 22 is_stmt 0 view .LVU25
  83 0018 0460     		str	r4, [r0]
 236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO Port and pin index */
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio = LPGPIO_Map[position].GPIO_PORT;
  84              		.loc 1 238 9 is_stmt 1 view .LVU26
  85              		.loc 1 238 16 is_stmt 0 view .LVU27
  86 001a 7C4D     		ldr	r5, .L19
  87 001c 55F83340 		ldr	r4, [r5, r3, lsl #3]
  88              	.LVL7:
 239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = LPGPIO_Map[position].Pin_Pos;
  89              		.loc 1 239 9 is_stmt 1 view .LVU28
  90              		.loc 1 239 22 is_stmt 0 view .LVU29
  91 0020 05EBC305 		add	r5, r5, r3, lsl #3
  92 0024 6D68     		ldr	r5, [r5, #4]
  93              	.LVL8:
 240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure Alternate function mapped with the current IO */
 242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->AFR[(pin_position) >> 3U];
  94              		.loc 1 242 9 is_stmt 1 view .LVU30
  95              		.loc 1 242 42 is_stmt 0 view .LVU31
  96 0026 EF08     		lsrs	r7, r5, #3
  97              		.loc 1 242 13 view .LVU32
  98 0028 0837     		adds	r7, r7, #8
  99 002a 54F82760 		ldr	r6, [r4, r7, lsl #2]
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 7


 100              	.LVL9:
 243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 101              		.loc 1 243 9 is_stmt 1 view .LVU33
 102              		.loc 1 243 45 is_stmt 0 view .LVU34
 103 002e 05F0070C 		and	ip, r5, #7
 104              		.loc 1 243 54 view .LVU35
 105 0032 4FEA8C0C 		lsl	ip, ip, #2
 106              		.loc 1 243 25 view .LVU36
 107 0036 4FF00F0E 		mov	lr, #15
 108 003a 0EFA0CFE 		lsl	lr, lr, ip
 109              		.loc 1 243 13 view .LVU37
 110 003e 26EA0E0E 		bic	lr, r6, lr
 111              	.LVL10:
 244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 112              		.loc 1 244 9 is_stmt 1 view .LVU38
 113              		.loc 1 244 46 is_stmt 0 view .LVU39
 114 0042 0B26     		movs	r6, #11
 115 0044 06FA0CF6 		lsl	r6, r6, ip
 116              		.loc 1 244 13 view .LVU40
 117 0048 46EA0E06 		orr	r6, r6, lr
 118              	.LVL11:
 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->AFR[(pin_position) >> 3U] = tmp;
 119              		.loc 1 245 9 is_stmt 1 view .LVU41
 120              		.loc 1 245 43 is_stmt 0 view .LVU42
 121 004c 44F82760 		str	r6, [r4, r7, lsl #2]
 246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure IO Direction mode (Alternate) */
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->MODER;
 122              		.loc 1 248 9 is_stmt 1 view .LVU43
 123              		.loc 1 248 13 is_stmt 0 view .LVU44
 124 0050 2768     		ldr	r7, [r4]
 125              	.LVL12:
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 126              		.loc 1 249 9 is_stmt 1 view .LVU45
 127              		.loc 1 249 52 is_stmt 0 view .LVU46
 128 0052 4FEA450C 		lsl	ip, r5, #1
 129              		.loc 1 249 35 view .LVU47
 130 0056 0326     		movs	r6, #3
 131 0058 06FA0CF6 		lsl	r6, r6, ip
 132              		.loc 1 249 13 view .LVU48
 133 005c 27EA0607 		bic	r7, r7, r6
 134              	.LVL13:
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 135              		.loc 1 250 9 is_stmt 1 view .LVU49
 136              		.loc 1 250 44 is_stmt 0 view .LVU50
 137 0060 0226     		movs	r6, #2
 138 0062 06FA0CF6 		lsl	r6, r6, ip
 139              		.loc 1 250 13 view .LVU51
 140 0066 3E43     		orrs	r6, r6, r7
 141              	.LVL14:
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 142              		.loc 1 251 9 is_stmt 1 view .LVU52
 143              		.loc 1 251 23 is_stmt 0 view .LVU53
 144 0068 2660     		str	r6, [r4]
 145 006a 21E0     		b	.L5
 146              	.LVL15:
 147              	.L6:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 8


 252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 148              		.loc 1 256 9 is_stmt 1 view .LVU54
 257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 149              		.loc 1 257 9 view .LVU55
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));
 150              		.loc 1 258 9 view .LVU56
 259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure Alternate function mapped with the current IO */
 261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = GPIOx->AFR[position >> 3U];
 151              		.loc 1 261 9 view .LVU57
 152              		.loc 1 261 35 is_stmt 0 view .LVU58
 153 006c DE08     		lsrs	r6, r3, #3
 154              		.loc 1 261 13 view .LVU59
 155 006e 0836     		adds	r6, r6, #8
 156 0070 50F82650 		ldr	r5, [r0, r6, lsl #2]
 157              	.LVL16:
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 158              		.loc 1 262 9 is_stmt 1 view .LVU60
 159              		.loc 1 262 39 is_stmt 0 view .LVU61
 160 0074 03F00707 		and	r7, r3, #7
 161              		.loc 1 262 48 view .LVU62
 162 0078 BF00     		lsls	r7, r7, #2
 163              		.loc 1 262 25 view .LVU63
 164 007a 4FF00F0C 		mov	ip, #15
 165 007e 0CFA07FC 		lsl	ip, ip, r7
 166              		.loc 1 262 13 view .LVU64
 167 0082 25EA0C0C 		bic	ip, r5, ip
 168              	.LVL17:
 263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 169              		.loc 1 263 9 is_stmt 1 view .LVU65
 170              		.loc 1 263 28 is_stmt 0 view .LVU66
 171 0086 0D69     		ldr	r5, [r1, #16]
 172              		.loc 1 263 40 view .LVU67
 173 0088 05F00F05 		and	r5, r5, #15
 174              		.loc 1 263 50 view .LVU68
 175 008c BD40     		lsls	r5, r5, r7
 176              		.loc 1 263 13 view .LVU69
 177 008e 45EA0C05 		orr	r5, r5, ip
 178              	.LVL18:
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         GPIOx->AFR[position >> 3U] = tmp;
 179              		.loc 1 264 9 is_stmt 1 view .LVU70
 180              		.loc 1 264 36 is_stmt 0 view .LVU71
 181 0092 40F82650 		str	r5, [r0, r6, lsl #2]
 265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure IO Direction mode (Alternate) */
 267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->MODER;
 182              		.loc 1 267 9 is_stmt 1 view .LVU72
 183              		.loc 1 267 13 is_stmt 0 view .LVU73
 184 0096 2668     		ldr	r6, [r4]
 185              	.LVL19:
 268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 186              		.loc 1 268 9 is_stmt 1 view .LVU74
 187              		.loc 1 268 52 is_stmt 0 view .LVU75
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 9


 188 0098 5F00     		lsls	r7, r3, #1
 189              		.loc 1 268 35 view .LVU76
 190 009a 0325     		movs	r5, #3
 191 009c BD40     		lsls	r5, r5, r7
 192              		.loc 1 268 13 view .LVU77
 193 009e 26EA0506 		bic	r6, r6, r5
 194              	.LVL20:
 269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 195              		.loc 1 269 9 is_stmt 1 view .LVU78
 196              		.loc 1 269 28 is_stmt 0 view .LVU79
 197 00a2 4D68     		ldr	r5, [r1, #4]
 198              		.loc 1 269 35 view .LVU80
 199 00a4 05F00305 		and	r5, r5, #3
 200              		.loc 1 269 48 view .LVU81
 201 00a8 BD40     		lsls	r5, r5, r7
 202              		.loc 1 269 13 view .LVU82
 203 00aa 3543     		orrs	r5, r5, r6
 204              	.LVL21:
 270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 205              		.loc 1 270 9 is_stmt 1 view .LVU83
 206              		.loc 1 270 23 is_stmt 0 view .LVU84
 207 00ac 2560     		str	r5, [r4]
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 208              		.loc 1 223 18 view .LVU85
 209 00ae 1D46     		mov	r5, r3
 210              	.LVL22:
 211              	.L5:
 271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else
 273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->MODER;
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of Output or Alternate function mode selection */
 285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 212              		.loc 1 285 7 is_stmt 1 view .LVU86
 213              		.loc 1 285 22 is_stmt 0 view .LVU87
 214 00b0 4E68     		ldr	r6, [r1, #4]
 215              		.loc 1 285 53 view .LVU88
 216 00b2 06F1FF3C 		add	ip, r6, #-1
 217              		.loc 1 285 10 view .LVU89
 218 00b6 BCF1010F 		cmp	ip, #1
 219 00ba 03D9     		bls	.L8
 220              		.loc 1 285 94 discriminator 1 view .LVU90
 221 00bc 112E     		cmp	r6, #17
 222 00be 01D0     		beq	.L8
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 223              		.loc 1 286 53 view .LVU91
 224 00c0 122E     		cmp	r6, #18
 225 00c2 1CD1     		bne	.L9
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 10


 226              	.L8:
 287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the Speed parameter */
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));
 227              		.loc 1 289 9 is_stmt 1 view .LVU92
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure the IO Speed */
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->OSPEEDR;
 228              		.loc 1 292 9 view .LVU93
 229              		.loc 1 292 13 is_stmt 0 view .LVU94
 230 00c4 A668     		ldr	r6, [r4, #8]
 231              	.LVL23:
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 232              		.loc 1 293 9 is_stmt 1 view .LVU95
 233              		.loc 1 293 56 is_stmt 0 view .LVU96
 234 00c6 4FEA450E 		lsl	lr, r5, #1
 235              		.loc 1 293 39 view .LVU97
 236 00ca 4FF0030C 		mov	ip, #3
 237 00ce 0CFA0EFC 		lsl	ip, ip, lr
 238              		.loc 1 293 13 view .LVU98
 239 00d2 26EA0C0C 		bic	ip, r6, ip
 240              	.LVL24:
 294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 241              		.loc 1 294 9 is_stmt 1 view .LVU99
 242              		.loc 1 294 27 is_stmt 0 view .LVU100
 243 00d6 CE68     		ldr	r6, [r1, #12]
 244              		.loc 1 294 35 view .LVU101
 245 00d8 06FA0EF6 		lsl	r6, r6, lr
 246              		.loc 1 294 13 view .LVU102
 247 00dc 46EA0C06 		orr	r6, r6, ip
 248              	.LVL25:
 295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->OSPEEDR = tmp;
 249              		.loc 1 295 9 is_stmt 1 view .LVU103
 250              		.loc 1 295 25 is_stmt 0 view .LVU104
 251 00e0 A660     		str	r6, [r4, #8]
 296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure the IO Output Type */
 298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->OTYPER;
 252              		.loc 1 298 9 is_stmt 1 view .LVU105
 253              		.loc 1 298 13 is_stmt 0 view .LVU106
 254 00e2 6668     		ldr	r6, [r4, #4]
 255              	.LVL26:
 299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 256              		.loc 1 299 9 is_stmt 1 view .LVU107
 257              		.loc 1 299 34 is_stmt 0 view .LVU108
 258 00e4 4FF0010C 		mov	ip, #1
 259 00e8 0CFA05FC 		lsl	ip, ip, r5
 260              		.loc 1 299 13 view .LVU109
 261 00ec 26EA0C0C 		bic	ip, r6, ip
 262              	.LVL27:
 300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 263              		.loc 1 300 9 is_stmt 1 view .LVU110
 264              		.loc 1 300 29 is_stmt 0 view .LVU111
 265 00f0 4E68     		ldr	r6, [r1, #4]
 266              		.loc 1 300 56 view .LVU112
 267 00f2 C6F30016 		ubfx	r6, r6, #4, #1
 268              		.loc 1 300 63 view .LVU113
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 11


 269 00f6 AE40     		lsls	r6, r6, r5
 270              		.loc 1 300 13 view .LVU114
 271 00f8 46EA0C06 		orr	r6, r6, ip
 272              	.LVL28:
 301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->OTYPER = tmp;
 273              		.loc 1 301 9 is_stmt 1 view .LVU115
 274              		.loc 1 301 24 is_stmt 0 view .LVU116
 275 00fc 6660     		str	r6, [r4, #4]
 276              	.LVL29:
 277              	.L9:
 302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 278              		.loc 1 304 7 is_stmt 1 view .LVU117
 279              		.loc 1 304 21 is_stmt 0 view .LVU118
 280 00fe 4E68     		ldr	r6, [r1, #4]
 281              		.loc 1 304 10 view .LVU119
 282 0100 032E     		cmp	r6, #3
 283 0102 0CD0     		beq	.L10
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the Pull parameters */
 307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));
 284              		.loc 1 307 9 is_stmt 1 view .LVU120
 308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Activate the Pull-up or Pull down resistor for the current IO */
 310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = p_gpio->PUPDR;
 285              		.loc 1 310 9 view .LVU121
 286              		.loc 1 310 13 is_stmt 0 view .LVU122
 287 0104 E668     		ldr	r6, [r4, #12]
 288              	.LVL30:
 311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 289              		.loc 1 311 9 is_stmt 1 view .LVU123
 290              		.loc 1 311 52 is_stmt 0 view .LVU124
 291 0106 6D00     		lsls	r5, r5, #1
 292              	.LVL31:
 293              		.loc 1 311 35 view .LVU125
 294 0108 4FF0030C 		mov	ip, #3
 295 010c 0CFA05FC 		lsl	ip, ip, r5
 296              		.loc 1 311 13 view .LVU126
 297 0110 26EA0C0C 		bic	ip, r6, ip
 298              	.LVL32:
 312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 299              		.loc 1 312 9 is_stmt 1 view .LVU127
 300              		.loc 1 312 28 is_stmt 0 view .LVU128
 301 0114 8E68     		ldr	r6, [r1, #8]
 302              		.loc 1 312 36 view .LVU129
 303 0116 AE40     		lsls	r6, r6, r5
 304              		.loc 1 312 13 view .LVU130
 305 0118 46EA0C06 		orr	r6, r6, ip
 306              	.LVL33:
 313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->PUPDR = tmp;
 307              		.loc 1 313 9 is_stmt 1 view .LVU131
 308              		.loc 1 313 23 is_stmt 0 view .LVU132
 309 011c E660     		str	r6, [r4, #12]
 310              	.LVL34:
 311              	.L10:
 314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 12


 315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Configure the External Interrupt or event for the current IO */
 318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 312              		.loc 1 318 7 is_stmt 1 view .LVU133
 313              		.loc 1 318 22 is_stmt 0 view .LVU134
 314 011e 4D68     		ldr	r5, [r1, #4]
 315              		.loc 1 318 10 view .LVU135
 316 0120 15F0805F 		tst	r5, #268435456
 317 0124 49D0     		beq	.L3
 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->EXTICR[position >> 2U];
 318              		.loc 1 320 9 is_stmt 1 view .LVU136
 319              		.loc 1 320 37 is_stmt 0 view .LVU137
 320 0126 9E08     		lsrs	r6, r3, #2
 321              		.loc 1 320 13 view .LVU138
 322 0128 394F     		ldr	r7, .L19+4
 323 012a 1836     		adds	r6, r6, #24
 324 012c 57F82650 		ldr	r5, [r7, r6, lsl #2]
 325              	.LVL35:
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 326              		.loc 1 321 9 is_stmt 1 view .LVU139
 327              		.loc 1 321 46 is_stmt 0 view .LVU140
 328 0130 03F0030C 		and	ip, r3, #3
 329              		.loc 1 321 34 view .LVU141
 330 0134 4FEACC0C 		lsl	ip, ip, #3
 331              		.loc 1 321 27 view .LVU142
 332 0138 4FF00F0E 		mov	lr, #15
 333 013c 0EFA0CFE 		lsl	lr, lr, ip
 334              		.loc 1 321 13 view .LVU143
 335 0140 25EA0E0E 		bic	lr, r5, lr
 336              	.LVL36:
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 337              		.loc 1 322 9 is_stmt 1 view .LVU144
 338              		.loc 1 322 17 is_stmt 0 view .LVU145
 339 0144 334D     		ldr	r5, .L19+8
 340 0146 05EA9025 		and	r5, r5, r0, lsr #10
 341              		.loc 1 322 39 view .LVU146
 342 014a 05FA0CF5 		lsl	r5, r5, ip
 343              		.loc 1 322 13 view .LVU147
 344 014e 45EA0E05 		orr	r5, r5, lr
 345              	.LVL37:
 323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         EXTI->EXTICR[position >> 2U] = tmp;
 346              		.loc 1 323 9 is_stmt 1 view .LVU148
 347              		.loc 1 323 38 is_stmt 0 view .LVU149
 348 0152 47F82650 		str	r5, [r7, r6, lsl #2]
 324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->RTSR1;
 349              		.loc 1 326 9 is_stmt 1 view .LVU150
 350              		.loc 1 326 13 is_stmt 0 view .LVU151
 351 0156 3E68     		ldr	r6, [r7]
 352              	.LVL38:
 327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~((uint32_t)iocurrent);
 353              		.loc 1 327 9 is_stmt 1 view .LVU152
 354              		.loc 1 327 16 is_stmt 0 view .LVU153
 355 0158 6FEA020C 		mvn	ip, r2
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 13


 356              		.loc 1 327 13 view .LVU154
 357 015c 26EA0207 		bic	r7, r6, r2
 358              	.LVL39:
 328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 359              		.loc 1 328 9 is_stmt 1 view .LVU155
 360              		.loc 1 328 12 is_stmt 0 view .LVU156
 361 0160 4D68     		ldr	r5, [r1, #4]
 362 0162 15F4801F 		tst	r5, #1048576
 363 0166 01D0     		beq	.L11
 329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           tmp |= iocurrent;
 364              		.loc 1 330 11 is_stmt 1 view .LVU157
 365              		.loc 1 330 15 is_stmt 0 view .LVU158
 366 0168 42EA0607 		orr	r7, r2, r6
 367              	.LVL40:
 368              	.L11:
 331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         EXTI->RTSR1 = tmp;
 369              		.loc 1 332 9 is_stmt 1 view .LVU159
 370              		.loc 1 332 21 is_stmt 0 view .LVU160
 371 016c 284E     		ldr	r6, .L19+4
 372 016e 3760     		str	r7, [r6]
 333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->FTSR1;
 373              		.loc 1 334 9 is_stmt 1 view .LVU161
 374              		.loc 1 334 13 is_stmt 0 view .LVU162
 375 0170 7668     		ldr	r6, [r6, #4]
 376              	.LVL41:
 335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~((uint32_t)iocurrent);
 377              		.loc 1 335 9 is_stmt 1 view .LVU163
 378              		.loc 1 335 13 is_stmt 0 view .LVU164
 379 0172 0CEA0607 		and	r7, ip, r6
 380              	.LVL42:
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 381              		.loc 1 336 9 is_stmt 1 view .LVU165
 382              		.loc 1 336 12 is_stmt 0 view .LVU166
 383 0176 4D68     		ldr	r5, [r1, #4]
 384 0178 15F4001F 		tst	r5, #2097152
 385 017c 01D0     		beq	.L12
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           tmp |= iocurrent;
 386              		.loc 1 338 11 is_stmt 1 view .LVU167
 387              		.loc 1 338 15 is_stmt 0 view .LVU168
 388 017e 42EA0607 		orr	r7, r2, r6
 389              	.LVL43:
 390              	.L12:
 339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         EXTI->FTSR1 = tmp;
 391              		.loc 1 340 9 is_stmt 1 view .LVU169
 392              		.loc 1 340 21 is_stmt 0 view .LVU170
 393 0182 234E     		ldr	r6, .L19+4
 394 0184 7760     		str	r7, [r6, #4]
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->EMR1;
 395              		.loc 1 343 9 is_stmt 1 view .LVU171
 396              		.loc 1 343 13 is_stmt 0 view .LVU172
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 14


 397 0186 D6F88460 		ldr	r6, [r6, #132]
 398              	.LVL44:
 344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~((uint32_t)iocurrent);
 399              		.loc 1 344 9 is_stmt 1 view .LVU173
 400              		.loc 1 344 13 is_stmt 0 view .LVU174
 401 018a 0CEA0607 		and	r7, ip, r6
 402              	.LVL45:
 345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 403              		.loc 1 345 9 is_stmt 1 view .LVU175
 404              		.loc 1 345 12 is_stmt 0 view .LVU176
 405 018e 4D68     		ldr	r5, [r1, #4]
 406 0190 15F4003F 		tst	r5, #131072
 407 0194 01D0     		beq	.L13
 346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           tmp |= iocurrent;
 408              		.loc 1 347 11 is_stmt 1 view .LVU177
 409              		.loc 1 347 15 is_stmt 0 view .LVU178
 410 0196 42EA0607 		orr	r7, r2, r6
 411              	.LVL46:
 412              	.L13:
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         EXTI->EMR1 = tmp;
 413              		.loc 1 349 9 is_stmt 1 view .LVU179
 414              		.loc 1 349 20 is_stmt 0 view .LVU180
 415 019a 1D4E     		ldr	r6, .L19+4
 416 019c C6F88470 		str	r7, [r6, #132]
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->IMR1;
 417              		.loc 1 351 9 is_stmt 1 view .LVU181
 418              		.loc 1 351 13 is_stmt 0 view .LVU182
 419 01a0 D6F88060 		ldr	r6, [r6, #128]
 420              	.LVL47:
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~((uint32_t)iocurrent);
 421              		.loc 1 352 9 is_stmt 1 view .LVU183
 422              		.loc 1 352 13 is_stmt 0 view .LVU184
 423 01a4 0CEA0605 		and	r5, ip, r6
 424              	.LVL48:
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 425              		.loc 1 353 9 is_stmt 1 view .LVU185
 426              		.loc 1 353 24 is_stmt 0 view .LVU186
 427 01a8 4F68     		ldr	r7, [r1, #4]
 428              		.loc 1 353 12 view .LVU187
 429 01aa 17F4803F 		tst	r7, #65536
 430 01ae 01D0     		beq	.L14
 354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           tmp |= iocurrent;
 431              		.loc 1 355 11 is_stmt 1 view .LVU188
 432              		.loc 1 355 15 is_stmt 0 view .LVU189
 433 01b0 42EA0605 		orr	r5, r2, r6
 434              	.LVL49:
 435              	.L14:
 356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         EXTI->IMR1 = tmp;
 436              		.loc 1 357 9 is_stmt 1 view .LVU190
 437              		.loc 1 357 20 is_stmt 0 view .LVU191
 438 01b4 164A     		ldr	r2, .L19+4
 439              	.LVL50:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 15


 440              		.loc 1 357 20 view .LVU192
 441 01b6 C2F88050 		str	r5, [r2, #128]
 442              	.LVL51:
 443              	.L3:
 358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     }
 360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     position++;
 444              		.loc 1 360 5 is_stmt 1 view .LVU193
 445              		.loc 1 360 13 is_stmt 0 view .LVU194
 446 01ba 0133     		adds	r3, r3, #1
 447              	.LVL52:
 448              	.L2:
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 449              		.loc 1 217 42 is_stmt 1 view .LVU195
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 450              		.loc 1 217 22 is_stmt 0 view .LVU196
 451 01bc 0A68     		ldr	r2, [r1]
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 452              		.loc 1 217 42 view .LVU197
 453 01be 32FA03F5 		lsrs	r5, r2, r3
 454 01c2 21D0     		beq	.L17
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 455              		.loc 1 220 5 is_stmt 1 view .LVU198
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 456              		.loc 1 220 42 is_stmt 0 view .LVU199
 457 01c4 4FF0010C 		mov	ip, #1
 458 01c8 0CFA03FC 		lsl	ip, ip, r3
 459              	.LVL53:
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 460              		.loc 1 223 5 is_stmt 1 view .LVU200
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 461              		.loc 1 225 5 view .LVU201
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 462              		.loc 1 225 8 is_stmt 0 view .LVU202
 463 01cc 1CEA0202 		ands	r2, ip, r2
 464              	.LVL54:
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 465              		.loc 1 225 8 view .LVU203
 466 01d0 F3D0     		beq	.L3
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 467              		.loc 1 229 7 is_stmt 1 view .LVU204
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 468              		.loc 1 229 10 is_stmt 0 view .LVU205
 469 01d2 114D     		ldr	r5, .L19+12
 470 01d4 A842     		cmp	r0, r5
 471 01d6 3FF417AF 		beq	.L18
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 472              		.loc 1 253 12 is_stmt 1 view .LVU206
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 473              		.loc 1 253 27 is_stmt 0 view .LVU207
 474 01da 4D68     		ldr	r5, [r1, #4]
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 475              		.loc 1 253 15 view .LVU208
 476 01dc 022D     		cmp	r5, #2
 477 01de 3FF445AF 		beq	.L6
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 478              		.loc 1 253 54 discriminator 1 view .LVU209
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 16


 479 01e2 122D     		cmp	r5, #18
 480 01e4 3FF442AF 		beq	.L6
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 481              		.loc 1 275 9 is_stmt 1 view .LVU210
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 482              		.loc 1 278 9 view .LVU211
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 483              		.loc 1 278 13 is_stmt 0 view .LVU212
 484 01e8 2668     		ldr	r6, [r4]
 485              	.LVL55:
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 486              		.loc 1 279 9 is_stmt 1 view .LVU213
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 487              		.loc 1 279 52 is_stmt 0 view .LVU214
 488 01ea 4FEA430C 		lsl	ip, r3, #1
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 489              		.loc 1 279 35 view .LVU215
 490 01ee 0327     		movs	r7, #3
 491 01f0 07FA0CF7 		lsl	r7, r7, ip
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 492              		.loc 1 279 13 view .LVU216
 493 01f4 26EA0706 		bic	r6, r6, r7
 494              	.LVL56:
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 495              		.loc 1 280 9 is_stmt 1 view .LVU217
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 496              		.loc 1 280 35 is_stmt 0 view .LVU218
 497 01f8 05F00305 		and	r5, r5, #3
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 498              		.loc 1 280 48 view .LVU219
 499 01fc 05FA0CF5 		lsl	r5, r5, ip
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio->MODER = tmp;
 500              		.loc 1 280 13 view .LVU220
 501 0200 3543     		orrs	r5, r5, r6
 502              	.LVL57:
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 503              		.loc 1 281 9 is_stmt 1 view .LVU221
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 504              		.loc 1 281 23 is_stmt 0 view .LVU222
 505 0202 2560     		str	r5, [r4]
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 506              		.loc 1 223 18 view .LVU223
 507 0204 1D46     		mov	r5, r3
 508              	.LVL58:
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 509              		.loc 1 223 18 view .LVU224
 510 0206 53E7     		b	.L5
 511              	.LVL59:
 512              	.L17:
 361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 513              		.loc 1 362 1 view .LVU225
 514 0208 F0BD     		pop	{r4, r5, r6, r7, pc}
 515              	.LVL60:
 516              	.L20:
 517              		.loc 1 362 1 view .LVU226
 518 020a 00BF     		.align	2
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 17


 519              	.L19:
 520 020c 00000000 		.word	LPGPIO_Map
 521 0210 00200246 		.word	1174544384
 522 0214 7F7F2F00 		.word	3112831
 523 0218 00000246 		.word	1174536192
 524              		.cfi_endproc
 525              	.LFE340:
 527              		.section	.text.HAL_GPIO_DeInit,"ax",%progbits
 528              		.align	1
 529              		.global	HAL_GPIO_DeInit
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 534              	HAL_GPIO_DeInit:
 535              	.LVL61:
 536              	.LFB341:
 363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  De-initialize the GPIOx peripheral registers to their default reset values.
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 537              		.loc 1 373 1 is_stmt 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              		.loc 1 373 1 is_stmt 0 view .LVU228
 542 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 543              		.cfi_def_cfa_offset 20
 544              		.cfi_offset 4, -20
 545              		.cfi_offset 5, -16
 546              		.cfi_offset 6, -12
 547              		.cfi_offset 7, -8
 548              		.cfi_offset 14, -4
 374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t tmp;
 549              		.loc 1 374 3 is_stmt 1 view .LVU229
 375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t iocurrent;
 550              		.loc 1 375 3 view .LVU230
 376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_position;
 551              		.loc 1 376 3 view .LVU231
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t position = 0U;
 552              		.loc 1 377 3 view .LVU232
 553              	.LVL62:
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef   *p_gpio;
 554              		.loc 1 378 3 view .LVU233
 379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 555              		.loc 1 381 3 view .LVU234
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Save GPIO port address */
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   p_gpio = GPIOx;
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 18


 556              		.loc 1 384 3 view .LVU235
 385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Configure the port pins */
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0U)
 557              		.loc 1 387 3 view .LVU236
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 558              		.loc 1 384 10 is_stmt 0 view .LVU237
 559 0002 0446     		mov	r4, r0
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef   *p_gpio;
 560              		.loc 1 377 12 view .LVU238
 561 0004 0022     		movs	r2, #0
 562              		.loc 1 387 9 view .LVU239
 563 0006 34E0     		b	.L22
 564              	.LVL63:
 565              	.L30:
 388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Get current io position */
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     iocurrent = (GPIO_Pin) & (1UL << position);
 391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /*Save Pin Position */
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     pin_position = position;
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     if (iocurrent != 0U)
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of LPGPIO port selected */
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (GPIOx == LPGPIO1)
 399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Configure LP/IO in Input Mode */
 401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 566              		.loc 1 401 9 is_stmt 1 view .LVU240
 567              		.loc 1 401 17 is_stmt 0 view .LVU241
 568 0008 3A4B     		ldr	r3, .L32
 569              	.LVL64:
 570              		.loc 1 401 17 view .LVU242
 571 000a 53F83240 		ldr	r4, [r3, r2, lsl #3]
 572              	.LVL65:
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = LPGPIO_Map[position].Pin_Pos;
 573              		.loc 1 402 9 is_stmt 1 view .LVU243
 574              		.loc 1 402 22 is_stmt 0 view .LVU244
 575 000e 03EBC203 		add	r3, r3, r2, lsl #3
 576 0012 5D68     		ldr	r5, [r3, #4]
 577              	.LVL66:
 403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         LPGPIO1->MODER &= ~(1U << pin_position);
 578              		.loc 1 403 9 is_stmt 1 view .LVU245
 579              		.loc 1 403 16 is_stmt 0 view .LVU246
 580 0014 384F     		ldr	r7, .L32+4
 581 0016 3B68     		ldr	r3, [r7]
 582              		.loc 1 403 32 view .LVU247
 583 0018 0126     		movs	r6, #1
 584              	.LVL67:
 585              		.loc 1 403 32 view .LVU248
 586 001a AE40     		lsls	r6, r6, r5
 587              	.LVL68:
 588              		.loc 1 403 24 view .LVU249
 589 001c 23EA0603 		bic	r3, r3, r6
 590 0020 3B60     		str	r3, [r7]
 591              	.L25:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 19


 404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else
 406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /*------------------------- EXTI Mode Configuration --------------------*/
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Clear the External Interrupt or Event for the current IO */
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp = EXTI->EXTICR[position >> 2U];
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           /* Clear EXTI line configuration */
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->IMR1 &= ~(iocurrent);
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EMR1 &= ~(iocurrent);
 419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           /* Clear Rising Falling edge configuration */
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->RTSR1 &= ~(iocurrent);
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->FTSR1 &= ~(iocurrent);
 423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           tmp = (0x0FUL) << (8U * (position & 0x03U));
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EXTICR[position >> 2U] &= ~tmp;
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /*------------------------- GPIO Mode Configuration --------------------*/
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Configure IO in Analog Mode */
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * 2U));
 592              		.loc 1 431 7 is_stmt 1 view .LVU250
 593              		.loc 1 431 13 is_stmt 0 view .LVU251
 594 0022 2668     		ldr	r6, [r4]
 595              		.loc 1 431 59 view .LVU252
 596 0024 6F00     		lsls	r7, r5, #1
 597              		.loc 1 431 42 view .LVU253
 598 0026 0323     		movs	r3, #3
 599 0028 BB40     		lsls	r3, r3, r7
 600              		.loc 1 431 21 view .LVU254
 601 002a 1E43     		orrs	r6, r6, r3
 602 002c 2660     		str	r6, [r4]
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Configure the default Alternate Function in current IO */
 434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * 4U));
 603              		.loc 1 434 7 is_stmt 1 view .LVU255
 604              		.loc 1 434 18 is_stmt 0 view .LVU256
 605 002e 4FEAD50C 		lsr	ip, r5, #3
 606 0032 0CF1080C 		add	ip, ip, #8
 607 0036 54F82C60 		ldr	r6, [r4, ip, lsl #2]
 608              		.loc 1 434 69 view .LVU257
 609 003a 05F00707 		and	r7, r5, #7
 610              		.loc 1 434 78 view .LVU258
 611 003e BF00     		lsls	r7, r7, #2
 612              		.loc 1 434 51 view .LVU259
 613 0040 4FF00F0E 		mov	lr, #15
 614 0044 0EFA07FE 		lsl	lr, lr, r7
 615              		.loc 1 434 39 view .LVU260
 616 0048 26EA0E06 		bic	r6, r6, lr
 617 004c 44F82C60 		str	r6, [r4, ip, lsl #2]
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 20


 435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Configure the default value for IO Speed */
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 618              		.loc 1 437 7 is_stmt 1 view .LVU261
 619              		.loc 1 437 13 is_stmt 0 view .LVU262
 620 0050 A668     		ldr	r6, [r4, #8]
 621              		.loc 1 437 23 view .LVU263
 622 0052 26EA0306 		bic	r6, r6, r3
 623 0056 A660     		str	r6, [r4, #8]
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Configure the default value IO Output Type */
 440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 624              		.loc 1 440 7 is_stmt 1 view .LVU264
 625              		.loc 1 440 13 is_stmt 0 view .LVU265
 626 0058 6668     		ldr	r6, [r4, #4]
 627              		.loc 1 440 44 view .LVU266
 628 005a 4FF0010C 		mov	ip, #1
 629              	.LVL69:
 630              		.loc 1 440 44 view .LVU267
 631 005e 0CFA05F5 		lsl	r5, ip, r5
 632              	.LVL70:
 633              		.loc 1 440 23 view .LVU268
 634 0062 26EA0505 		bic	r5, r6, r5
 635 0066 6560     		str	r5, [r4, #4]
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Deactivate the Pull-up and Pull-down resistor for the current IO */
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 636              		.loc 1 443 7 is_stmt 1 view .LVU269
 637              		.loc 1 443 13 is_stmt 0 view .LVU270
 638 0068 E568     		ldr	r5, [r4, #12]
 639              		.loc 1 443 21 view .LVU271
 640 006a 25EA0303 		bic	r3, r5, r3
 641 006e E360     		str	r3, [r4, #12]
 642              	.LVL71:
 643              	.L23:
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     }
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     position++;
 644              		.loc 1 446 5 is_stmt 1 view .LVU272
 645              		.loc 1 446 13 is_stmt 0 view .LVU273
 646 0070 0132     		adds	r2, r2, #1
 647              	.LVL72:
 648              	.L22:
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 649              		.loc 1 387 33 is_stmt 1 view .LVU274
 650 0072 31FA02F3 		lsrs	r3, r1, r2
 651 0076 3BD0     		beq	.L29
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 652              		.loc 1 390 5 view .LVU275
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 653              		.loc 1 390 35 is_stmt 0 view .LVU276
 654 0078 0123     		movs	r3, #1
 655 007a 9340     		lsls	r3, r3, r2
 656              	.LVL73:
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 657              		.loc 1 393 5 is_stmt 1 view .LVU277
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 21


 658              		.loc 1 395 5 view .LVU278
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 659              		.loc 1 395 8 is_stmt 0 view .LVU279
 660 007c 0B40     		ands	r3, r3, r1
 661              	.LVL74:
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 662              		.loc 1 395 8 view .LVU280
 663 007e F7D0     		beq	.L23
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 664              		.loc 1 398 7 is_stmt 1 view .LVU281
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 665              		.loc 1 398 10 is_stmt 0 view .LVU282
 666 0080 1D4D     		ldr	r5, .L32+4
 667 0082 A842     		cmp	r0, r5
 668 0084 C0D0     		beq	.L30
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 669              		.loc 1 408 9 is_stmt 1 view .LVU283
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 670              		.loc 1 412 9 view .LVU284
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 671              		.loc 1 412 37 is_stmt 0 view .LVU285
 672 0086 4FEA920E 		lsr	lr, r2, #2
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 673              		.loc 1 412 13 view .LVU286
 674 008a 0EF11806 		add	r6, lr, #24
 675 008e 1B4D     		ldr	r5, .L32+8
 676 0090 55F82650 		ldr	r5, [r5, r6, lsl #2]
 677              	.LVL75:
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 678              		.loc 1 413 9 is_stmt 1 view .LVU287
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 679              		.loc 1 413 45 is_stmt 0 view .LVU288
 680 0094 02F00306 		and	r6, r2, #3
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 681              		.loc 1 413 33 view .LVU289
 682 0098 F600     		lsls	r6, r6, #3
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 683              		.loc 1 413 26 view .LVU290
 684 009a 0F27     		movs	r7, #15
 685 009c B740     		lsls	r7, r7, r6
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 686              		.loc 1 413 13 view .LVU291
 687 009e 07EA050C 		and	ip, r7, r5
 688              	.LVL76:
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 689              		.loc 1 414 9 is_stmt 1 view .LVU292
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 690              		.loc 1 414 21 is_stmt 0 view .LVU293
 691 00a2 174D     		ldr	r5, .L32+12
 692 00a4 05EA9025 		and	r5, r5, r0, lsr #10
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 693              		.loc 1 414 43 view .LVU294
 694 00a8 B540     		lsls	r5, r5, r6
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         {
 695              		.loc 1 414 12 view .LVU295
 696 00aa 6545     		cmp	r5, ip
 697 00ac 01D0     		beq	.L31
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 22


 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 698              		.loc 1 393 18 view .LVU296
 699 00ae 1546     		mov	r5, r2
 700 00b0 B7E7     		b	.L25
 701              	.L31:
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EMR1 &= ~(iocurrent);
 702              		.loc 1 417 11 is_stmt 1 view .LVU297
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EMR1 &= ~(iocurrent);
 703              		.loc 1 417 15 is_stmt 0 view .LVU298
 704 00b2 124D     		ldr	r5, .L32+8
 705 00b4 D5F88060 		ldr	r6, [r5, #128]
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EMR1 &= ~(iocurrent);
 706              		.loc 1 417 22 view .LVU299
 707 00b8 26EA0306 		bic	r6, r6, r3
 708 00bc C5F88060 		str	r6, [r5, #128]
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 709              		.loc 1 418 11 is_stmt 1 view .LVU300
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 710              		.loc 1 418 15 is_stmt 0 view .LVU301
 711 00c0 D5F88460 		ldr	r6, [r5, #132]
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 712              		.loc 1 418 22 view .LVU302
 713 00c4 26EA0306 		bic	r6, r6, r3
 714 00c8 C5F88460 		str	r6, [r5, #132]
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->FTSR1 &= ~(iocurrent);
 715              		.loc 1 421 11 is_stmt 1 view .LVU303
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->FTSR1 &= ~(iocurrent);
 716              		.loc 1 421 15 is_stmt 0 view .LVU304
 717 00cc 2E68     		ldr	r6, [r5]
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->FTSR1 &= ~(iocurrent);
 718              		.loc 1 421 23 view .LVU305
 719 00ce 26EA0306 		bic	r6, r6, r3
 720 00d2 2E60     		str	r6, [r5]
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 721              		.loc 1 422 11 is_stmt 1 view .LVU306
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 722              		.loc 1 422 15 is_stmt 0 view .LVU307
 723 00d4 6E68     		ldr	r6, [r5, #4]
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 724              		.loc 1 422 23 view .LVU308
 725 00d6 26EA0303 		bic	r3, r6, r3
 726              	.LVL77:
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 727              		.loc 1 422 23 view .LVU309
 728 00da 6B60     		str	r3, [r5, #4]
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****           EXTI->EXTICR[position >> 2U] &= ~tmp;
 729              		.loc 1 424 11 is_stmt 1 view .LVU310
 730              	.LVL78:
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 731              		.loc 1 425 11 view .LVU311
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 732              		.loc 1 425 23 is_stmt 0 view .LVU312
 733 00dc 0EF1180E 		add	lr, lr, #24
 734 00e0 55F82E30 		ldr	r3, [r5, lr, lsl #2]
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         }
 735              		.loc 1 425 40 view .LVU313
 736 00e4 23EA0703 		bic	r3, r3, r7
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 23


 737 00e8 45F82E30 		str	r3, [r5, lr, lsl #2]
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 738              		.loc 1 393 18 view .LVU314
 739 00ec 1546     		mov	r5, r2
 740 00ee 98E7     		b	.L25
 741              	.LVL79:
 742              	.L29:
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 743              		.loc 1 448 1 view .LVU315
 744 00f0 F0BD     		pop	{r4, r5, r6, r7, pc}
 745              	.LVL80:
 746              	.L33:
 747              		.loc 1 448 1 view .LVU316
 748 00f2 00BF     		.align	2
 749              	.L32:
 750 00f4 00000000 		.word	LPGPIO_Map
 751 00f8 00000246 		.word	1174536192
 752 00fc 00200246 		.word	1174544384
 753 0100 7F7F2F00 		.word	3112831
 754              		.cfi_endproc
 755              	.LFE341:
 757              		.section	.text.HAL_GPIO_ReadPin,"ax",%progbits
 758              		.align	1
 759              		.global	HAL_GPIO_ReadPin
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	HAL_GPIO_ReadPin:
 765              	.LVL81:
 766              	.LFB342:
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @}
 452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /** @addtogroup GPIO_Exported_Functions_Group2
 455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *  @brief GPIO/LPGPIO Read, Write, Toggle, Lock and EXTI management functions.
 456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** @verbatim
 458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****  ===============================================================================
 459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****                        ##### IO operation functions #####
 460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****  ===============================================================================
 461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** @endverbatim
 463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @{
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Read the specified input port pin.
 468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to read.
 471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be GPIO_PIN_x where x can be (0..15).
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval The input port pin value.
 473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 24


 475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 767              		.loc 1 475 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_PinState bitstatus;
 772              		.loc 1 476 3 view .LVU318
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 773              		.loc 1 479 3 view .LVU319
 480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != 0U)
 774              		.loc 1 481 3 view .LVU320
 775              		.loc 1 481 13 is_stmt 0 view .LVU321
 776 0000 0369     		ldr	r3, [r0, #16]
 777              		.loc 1 481 6 view .LVU322
 778 0002 1942     		tst	r1, r3
 779 0004 01D0     		beq	.L36
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     bitstatus = GPIO_PIN_SET;
 780              		.loc 1 483 15 view .LVU323
 781 0006 0120     		movs	r0, #1
 782              	.LVL82:
 783              		.loc 1 483 15 view .LVU324
 784 0008 7047     		bx	lr
 785              	.LVL83:
 786              	.L36:
 484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   else
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     bitstatus = GPIO_PIN_RESET;
 787              		.loc 1 487 15 view .LVU325
 788 000a 0020     		movs	r0, #0
 789              	.LVL84:
 488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   return bitstatus;
 790              		.loc 1 490 3 is_stmt 1 view .LVU326
 491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 791              		.loc 1 491 1 is_stmt 0 view .LVU327
 792 000c 7047     		bx	lr
 793              		.cfi_endproc
 794              	.LFE342:
 796              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 797              		.align	1
 798              		.global	HAL_GPIO_WritePin
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 803              	HAL_GPIO_WritePin:
 804              	.LVL85:
 805              	.LFB343:
 492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Set or clear the selected data port bit.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 25


 495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR/LPGPIOx_BSRR and GPIOx_BRR/LPGPIOx_BRR registers to allow
 496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         the read and the modify access.
 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be one of the GPIO_PinState enum values:
 504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 806              		.loc 1 509 1 is_stmt 1 view -0
 807              		.cfi_startproc
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810              		@ link register save eliminated.
 510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 811              		.loc 1 511 3 view .LVU329
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 812              		.loc 1 512 3 view .LVU330
 513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   if (PinState != GPIO_PIN_RESET)
 813              		.loc 1 514 3 view .LVU331
 814              		.loc 1 514 6 is_stmt 0 view .LVU332
 815 0000 0AB1     		cbz	r2, .L38
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 816              		.loc 1 516 5 is_stmt 1 view .LVU333
 817              		.loc 1 516 17 is_stmt 0 view .LVU334
 818 0002 8161     		str	r1, [r0, #24]
 819 0004 7047     		bx	lr
 820              	.L38:
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   else
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     GPIOx->BRR  = (uint32_t)GPIO_Pin;
 821              		.loc 1 520 5 is_stmt 1 view .LVU335
 822              		.loc 1 520 17 is_stmt 0 view .LVU336
 823 0006 8162     		str	r1, [r0, #40]
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 824              		.loc 1 522 1 view .LVU337
 825 0008 7047     		bx	lr
 826              		.cfi_endproc
 827              	.LFE343:
 829              		.section	.text.HAL_GPIO_WriteMultipleStatePin,"ax",%progbits
 830              		.align	1
 831              		.global	HAL_GPIO_WriteMultipleStatePin
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	HAL_GPIO_WriteMultipleStatePin:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 26


 837              	.LVL86:
 838              	.LFB344:
 523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Set and clear several pins of a dedicated port in same cycle.
 526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
 527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         accesses.
 528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  PinReset specifies the port bits to be reset
 531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15) or zero.
 532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  PinSet specifies the port bits to be set
 533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15) or zero.
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   Both PinReset and PinSet combinations shall not get any common bit, else
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         assert would be triggered.
 536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   At least one of the two parameters used to set or reset shall be different from zero.
 537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_WriteMultipleStatePin(GPIO_TypeDef *GPIOx, uint16_t PinReset, uint16_t PinSet)
 540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 839              		.loc 1 540 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t tmp;
 844              		.loc 1 541 3 view .LVU339
 542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Make sure at least one parameter is different from zero and that there is no common pin */
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN((uint32_t)PinReset | (uint32_t)PinSet));
 845              		.loc 1 545 3 view .LVU340
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_COMMON_PIN(PinReset, PinSet));
 846              		.loc 1 546 3 view .LVU341
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   tmp = (((uint32_t)PinReset << 16) | PinSet);
 847              		.loc 1 548 3 view .LVU342
 848              		.loc 1 548 7 is_stmt 0 view .LVU343
 849 0000 42EA0142 		orr	r2, r2, r1, lsl #16
 850              	.LVL87:
 549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIOx->BSRR = tmp;
 851              		.loc 1 549 3 is_stmt 1 view .LVU344
 852              		.loc 1 549 15 is_stmt 0 view .LVU345
 853 0004 8261     		str	r2, [r0, #24]
 550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 854              		.loc 1 550 1 view .LVU346
 855 0006 7047     		bx	lr
 856              		.cfi_endproc
 857              	.LFE344:
 859              		.section	.text.HAL_GPIO_TogglePin,"ax",%progbits
 860              		.align	1
 861              		.global	HAL_GPIO_TogglePin
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 866              	HAL_GPIO_TogglePin:
 867              	.LVL88:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 27


 868              	.LFB345:
 551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Toggle the specified GPIO pin.
 554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin specifies the pin to be toggled.
 557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 869              		.loc 1 561 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t odr;
 874              		.loc 1 562 3 view .LVU348
 563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 875              		.loc 1 565 3 view .LVU349
 566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* get current Output Data Register value */
 568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   odr = GPIOx->ODR;
 876              		.loc 1 568 3 view .LVU350
 877              		.loc 1 568 7 is_stmt 0 view .LVU351
 878 0000 4369     		ldr	r3, [r0, #20]
 879              	.LVL89:
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Set selected pins that were at low level, and reset ones that were high */
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 880              		.loc 1 571 3 is_stmt 1 view .LVU352
 881              		.loc 1 571 23 is_stmt 0 view .LVU353
 882 0002 01EA0302 		and	r2, r1, r3
 883              		.loc 1 571 59 view .LVU354
 884 0006 21EA0301 		bic	r1, r1, r3
 885              	.LVL90:
 886              		.loc 1 571 51 view .LVU355
 887 000a 41EA0241 		orr	r1, r1, r2, lsl #16
 888              		.loc 1 571 15 view .LVU356
 889 000e 8161     		str	r1, [r0, #24]
 572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 890              		.loc 1 572 1 view .LVU357
 891 0010 7047     		bx	lr
 892              		.cfi_endproc
 893              	.LFE345:
 895              		.section	.text.HAL_GPIO_LockPin,"ax",%progbits
 896              		.align	1
 897              		.global	HAL_GPIO_LockPin
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	HAL_GPIO_LockPin:
 903              	.LVL91:
 904              	.LFB346:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 28


 573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Lock GPIO Pins configuration registers.
 576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,
 577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
 578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   The configuration of the locked GPIO pins can no longer be modified
 579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         until the next reset.
 580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bits to be locked.
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 905              		.loc 1 587 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 8
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 910              		.loc 1 587 1 is_stmt 0 view .LVU359
 911 0000 30B4     		push	{r4, r5}
 912              		.cfi_def_cfa_offset 8
 913              		.cfi_offset 4, -8
 914              		.cfi_offset 5, -4
 915 0002 82B0     		sub	sp, sp, #8
 916              		.cfi_def_cfa_offset 16
 588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t iocurrent;
 917              		.loc 1 588 3 is_stmt 1 view .LVU360
 589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_locked;
 918              		.loc 1 589 3 view .LVU361
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_position;
 919              		.loc 1 590 3 view .LVU362
 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t position = 0U;
 920              		.loc 1 591 3 view .LVU363
 921              	.LVL92:
 592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 922              		.loc 1 592 3 view .LVU364
 593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 923              		.loc 1 593 3 view .LVU365
 924              		.loc 1 593 17 is_stmt 0 view .LVU366
 925 0004 4FF48033 		mov	r3, #65536
 926 0008 0193     		str	r3, [sp, #4]
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 927              		.loc 1 596 3 is_stmt 1 view .LVU367
 597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Save GPIO port address */
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   p_gpio = GPIOx;
 928              		.loc 1 599 3 view .LVU368
 929              	.LVL93:
 600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Configure the port pins */
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0U)
 930              		.loc 1 602 3 view .LVU369
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 29


 931              		.loc 1 599 10 is_stmt 0 view .LVU370
 932 000a 0446     		mov	r4, r0
 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 933              		.loc 1 591 12 view .LVU371
 934 000c 4FF0000C 		mov	ip, #0
 935              		.loc 1 602 9 view .LVU372
 936 0010 19E0     		b	.L43
 937              	.LVL94:
 938              	.L52:
 603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Get current io position */
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     iocurrent = GPIO_Pin & (1UL << position);
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     if (iocurrent != 0U)
 608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of LPGPIO Port */
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (GPIOx == LPGPIO1)
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO Port and pin index */
 614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio = LPGPIO_Map[position].GPIO_PORT;
 939              		.loc 1 614 9 is_stmt 1 view .LVU373
 940              		.loc 1 614 16 is_stmt 0 view .LVU374
 941 0012 184B     		ldr	r3, .L53
 942              	.LVL95:
 943              		.loc 1 614 16 view .LVU375
 944 0014 53F83C40 		ldr	r4, [r3, ip, lsl #3]
 945              	.LVL96:
 615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
 946              		.loc 1 615 9 is_stmt 1 view .LVU376
 947              		.loc 1 615 53 is_stmt 0 view .LVU377
 948 0018 03EBCC03 		add	r3, r3, ip, lsl #3
 949 001c 5A68     		ldr	r2, [r3, #4]
 950              		.loc 1 615 22 view .LVU378
 951 001e 0123     		movs	r3, #1
 952              	.LVL97:
 953              		.loc 1 615 22 view .LVU379
 954 0020 9340     		lsls	r3, r3, r2
 955              	.LVL98:
 616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save gpio pin locked */
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_locked = p_gpio->LCKR;
 956              		.loc 1 618 9 is_stmt 1 view .LVU380
 957              		.loc 1 618 20 is_stmt 0 view .LVU381
 958 0022 E269     		ldr	r2, [r4, #28]
 959              	.LVL99:
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Apply lock key write sequence */
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= (pin_locked | pin_position);
 960              		.loc 1 621 9 is_stmt 1 view .LVU382
 961              		.loc 1 621 28 is_stmt 0 view .LVU383
 962 0024 1A43     		orrs	r2, r2, r3
 963              	.LVL100:
 964              		.loc 1 621 13 view .LVU384
 965 0026 019D     		ldr	r5, [sp, #4]
 966 0028 2A43     		orrs	r2, r2, r5
 967 002a 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 30


 968              	.LVL101:
 969              	.L46:
 622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO Pin pos*/
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << position);
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save gpio pin locked */
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_locked = p_gpio->LCKR;
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Apply lock key write sequence */
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         tmp |= (pin_locked | pin_position);
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->LCKR = tmp;
 970              		.loc 1 639 7 is_stmt 1 view .LVU385
 971              		.loc 1 639 20 is_stmt 0 view .LVU386
 972 002c 019A     		ldr	r2, [sp, #4]
 973 002e E261     		str	r2, [r4, #28]
 640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
 641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->LCKR = pin_position;
 974              		.loc 1 641 7 is_stmt 1 view .LVU387
 975              		.loc 1 641 20 is_stmt 0 view .LVU388
 976 0030 E361     		str	r3, [r4, #28]
 642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       p_gpio->LCKR = tmp;
 977              		.loc 1 643 7 is_stmt 1 view .LVU389
 978              		.loc 1 643 20 is_stmt 0 view .LVU390
 979 0032 019B     		ldr	r3, [sp, #4]
 980              	.LVL102:
 981              		.loc 1 643 20 view .LVU391
 982 0034 E361     		str	r3, [r4, #28]
 983              	.LVL103:
 644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Read LCKK register. This read is mandatory to complete key lock sequence */
 645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       tmp = p_gpio->LCKR;
 984              		.loc 1 645 7 is_stmt 1 view .LVU392
 985              		.loc 1 645 19 is_stmt 0 view .LVU393
 986 0036 E369     		ldr	r3, [r4, #28]
 987              		.loc 1 645 11 view .LVU394
 988 0038 0193     		str	r3, [sp, #4]
 646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* read again in order to confirm lock is active */
 648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if ((p_gpio->LCKR & GPIO_LCKR_LCKK) != GPIO_LCKR_LCKK)
 989              		.loc 1 648 7 is_stmt 1 view .LVU395
 990              		.loc 1 648 18 is_stmt 0 view .LVU396
 991 003a E369     		ldr	r3, [r4, #28]
 992              		.loc 1 648 10 view .LVU397
 993 003c 13F4803F 		tst	r3, #65536
 994 0040 16D0     		beq	.L49
 995              	.LVL104:
 996              	.L44:
 649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 31


 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         return HAL_ERROR;
 651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     }
 653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     position++;
 997              		.loc 1 653 5 is_stmt 1 view .LVU398
 998              		.loc 1 653 13 is_stmt 0 view .LVU399
 999 0042 0CF1010C 		add	ip, ip, #1
 1000              	.LVL105:
 1001              	.L43:
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1002              		.loc 1 602 33 is_stmt 1 view .LVU400
 1003 0046 51FA0CF3 		asrs	r3, r1, ip
 1004 004a 0DD0     		beq	.L51
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1005              		.loc 1 605 5 view .LVU401
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1006              		.loc 1 605 33 is_stmt 0 view .LVU402
 1007 004c 0123     		movs	r3, #1
 1008 004e 03FA0CF3 		lsl	r3, r3, ip
 1009              	.LVL106:
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1010              		.loc 1 607 5 is_stmt 1 view .LVU403
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1011              		.loc 1 607 8 is_stmt 0 view .LVU404
 1012 0052 1942     		tst	r1, r3
 1013 0054 F5D0     		beq	.L44
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1014              		.loc 1 611 7 is_stmt 1 view .LVU405
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1015              		.loc 1 611 10 is_stmt 0 view .LVU406
 1016 0056 084A     		ldr	r2, .L53+4
 1017 0058 9042     		cmp	r0, r2
 1018 005a DAD0     		beq	.L52
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1019              		.loc 1 626 9 is_stmt 1 view .LVU407
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1020              		.loc 1 629 9 view .LVU408
 1021              	.LVL107:
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1022              		.loc 1 632 9 view .LVU409
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1023              		.loc 1 632 20 is_stmt 0 view .LVU410
 1024 005c E269     		ldr	r2, [r4, #28]
 1025              	.LVL108:
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 1026              		.loc 1 635 9 is_stmt 1 view .LVU411
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 1027              		.loc 1 635 28 is_stmt 0 view .LVU412
 1028 005e 1A43     		orrs	r2, r2, r3
 1029              	.LVL109:
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 1030              		.loc 1 635 13 view .LVU413
 1031 0060 019D     		ldr	r5, [sp, #4]
 1032 0062 2A43     		orrs	r2, r2, r5
 1033 0064 0192     		str	r2, [sp, #4]
 1034 0066 E1E7     		b	.L46
 1035              	.LVL110:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 32


 1036              	.L51:
 654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   return HAL_OK;
 1037              		.loc 1 655 10 view .LVU414
 1038 0068 0020     		movs	r0, #0
 1039              	.LVL111:
 1040              	.L47:
 656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 1041              		.loc 1 656 1 view .LVU415
 1042 006a 02B0     		add	sp, sp, #8
 1043              		.cfi_remember_state
 1044              		.cfi_def_cfa_offset 8
 1045              		@ sp needed
 1046 006c 30BC     		pop	{r4, r5}
 1047              		.cfi_restore 5
 1048              		.cfi_restore 4
 1049              		.cfi_def_cfa_offset 0
 1050              	.LVL112:
 1051              		.loc 1 656 1 view .LVU416
 1052 006e 7047     		bx	lr
 1053              	.LVL113:
 1054              	.L49:
 1055              		.cfi_restore_state
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 1056              		.loc 1 650 16 view .LVU417
 1057 0070 0120     		movs	r0, #1
 1058              	.LVL114:
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 1059              		.loc 1 650 16 view .LVU418
 1060 0072 FAE7     		b	.L47
 1061              	.L54:
 1062              		.align	2
 1063              	.L53:
 1064 0074 00000000 		.word	LPGPIO_Map
 1065 0078 00000246 		.word	1174536192
 1066              		.cfi_endproc
 1067              	.LFE346:
 1069              		.section	.text.HAL_GPIO_EnableHighSPeedLowVoltage,"ax",%progbits
 1070              		.align	1
 1071              		.global	HAL_GPIO_EnableHighSPeedLowVoltage
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1076              	HAL_GPIO_EnableHighSPeedLowVoltage:
 1077              	.LVL115:
 1078              	.LFB347:
 657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Enable speed optimization for several pin of dedicated port.
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration m
 662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         be kept at reset value.
 663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   It must be used only if the I/O supply voltage is below 2.7 V.
 664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 33


 668:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 669:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 671:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 1079              		.loc 1 671 1 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 1084              		.loc 1 671 1 is_stmt 0 view .LVU420
 1085 0000 30B4     		push	{r4, r5}
 1086              		.cfi_def_cfa_offset 8
 1087              		.cfi_offset 4, -8
 1088              		.cfi_offset 5, -4
 672:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t iocurrent;
 1089              		.loc 1 672 3 is_stmt 1 view .LVU421
 673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_position;
 1090              		.loc 1 673 3 view .LVU422
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t position = 0U;
 1091              		.loc 1 674 3 view .LVU423
 1092              	.LVL116:
 675:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 1093              		.loc 1 675 3 view .LVU424
 676:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 677:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 678:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 1094              		.loc 1 678 3 view .LVU425
 679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 680:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Save GPIO port address */
 681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   p_gpio = GPIOx;
 1095              		.loc 1 681 3 view .LVU426
 682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 683:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Configure the port pins */
 684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0U)
 1096              		.loc 1 684 3 view .LVU427
 681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1097              		.loc 1 681 10 is_stmt 0 view .LVU428
 1098 0002 0546     		mov	r5, r0
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 1099              		.loc 1 674 12 view .LVU429
 1100 0004 0022     		movs	r2, #0
 1101              		.loc 1 684 9 view .LVU430
 1102 0006 0EE0     		b	.L56
 1103              	.LVL117:
 1104              	.L64:
 1105              	.LBB10:
 1106              	.LBB11:
 1107              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 34


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 35


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 36


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 37


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 38


 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 39


 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 40


 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 41


 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 42


 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 43


 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 44


 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 45


 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 46


 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 47


 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 48


 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 49


 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 50


 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 51


 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 52


1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
1092:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 53


1093:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 1108              		.loc 2 1093 3 is_stmt 1 view .LVU431
 1109              		.loc 2 1093 10 is_stmt 0 view .LVU432
 1110 0008 B3FA83F3 		clz	r3, r3
 1111              	.LVL118:
 1112              	.L59:
 1113              		.loc 2 1093 10 view .LVU433
 1114              	.LBE11:
 1115              	.LBE10:
 685:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 686:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Get current io position */
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     iocurrent = GPIO_Pin & (1UL << position);
 688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     if (iocurrent != 0U)
 690:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 691:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of LPGPIO Port */
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (GPIOx == LPGPIO1)
 693:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 694:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Get GPIO pin position */
 695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         position = POSITION_VAL(GPIO_Pin);
 1116              		.loc 1 695 18 view .LVU434
 1117 000c 1A46     		mov	r2, r3
 1118              	.LVL119:
 696:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 697:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO Port and pin index */
 698:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio = LPGPIO_Map[position].GPIO_PORT;
 1119              		.loc 1 698 9 is_stmt 1 view .LVU435
 1120              		.loc 1 698 16 is_stmt 0 view .LVU436
 1121 000e 0F4C     		ldr	r4, .L65
 1122 0010 54F83350 		ldr	r5, [r4, r3, lsl #3]
 1123              	.LVL120:
 699:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
 1124              		.loc 1 699 9 is_stmt 1 view .LVU437
 1125              		.loc 1 699 53 is_stmt 0 view .LVU438
 1126 0014 04EBC304 		add	r4, r4, r3, lsl #3
 1127 0018 6468     		ldr	r4, [r4, #4]
 1128              		.loc 1 699 22 view .LVU439
 1129 001a 0123     		movs	r3, #1
 1130              		.loc 1 699 22 view .LVU440
 1131 001c A340     		lsls	r3, r3, r4
 1132              	.LVL121:
 1133              	.L58:
 700:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 701:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else
 702:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO pin pos */
 707:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << position);
 708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 709:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Set HSLVR gpio pin */
 710:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       SET_BIT(p_gpio->HSLVR, pin_position);
 1134              		.loc 1 710 7 is_stmt 1 view .LVU441
 1135 001e EC6A     		ldr	r4, [r5, #44]
 1136 0020 2343     		orrs	r3, r3, r4
 1137              	.LVL122:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 54


 1138              		.loc 1 710 7 is_stmt 0 view .LVU442
 1139 0022 EB62     		str	r3, [r5, #44]
 1140              	.LVL123:
 1141              	.L57:
 711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     }
 712:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     position++;
 1142              		.loc 1 712 5 is_stmt 1 view .LVU443
 1143              		.loc 1 712 13 is_stmt 0 view .LVU444
 1144 0024 0132     		adds	r2, r2, #1
 1145              	.LVL124:
 1146              	.L56:
 684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1147              		.loc 1 684 33 is_stmt 1 view .LVU445
 1148 0026 51FA02F3 		asrs	r3, r1, r2
 1149 002a 0CD0     		beq	.L63
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1150              		.loc 1 687 5 view .LVU446
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1151              		.loc 1 687 33 is_stmt 0 view .LVU447
 1152 002c 0123     		movs	r3, #1
 1153 002e 9340     		lsls	r3, r3, r2
 1154              	.LVL125:
 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1155              		.loc 1 689 5 is_stmt 1 view .LVU448
 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1156              		.loc 1 689 8 is_stmt 0 view .LVU449
 1157 0030 1942     		tst	r1, r3
 1158 0032 F7D0     		beq	.L57
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1159              		.loc 1 692 7 is_stmt 1 view .LVU450
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1160              		.loc 1 692 10 is_stmt 0 view .LVU451
 1161 0034 064C     		ldr	r4, .L65+4
 1162 0036 A042     		cmp	r0, r4
 1163 0038 F1D1     		bne	.L58
 695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1164              		.loc 1 695 9 is_stmt 1 view .LVU452
 1165              	.LVL126:
 1166              	.LBB13:
 1167              	.LBI13:
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1168              		.loc 2 1048 31 view .LVU453
 1169              	.LBB14:
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1170              		.loc 2 1050 3 view .LVU454
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1171              		.loc 2 1055 4 view .LVU455
 1172              		.syntax unified
 1173              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1174 003a 91FAA1F3 		rbit r3, r1
 1175              	@ 0 "" 2
 1176              	.LVL127:
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1177              		.loc 2 1068 3 view .LVU456
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1178              		.loc 2 1068 3 is_stmt 0 view .LVU457
 1179              		.thumb
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 55


 1180              		.syntax unified
 1181              	.LBE14:
 1182              	.LBE13:
 1183              	.LBB15:
 1184              	.LBI10:
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1185              		.loc 2 1078 30 is_stmt 1 view .LVU458
 1186              	.LBB12:
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 1187              		.loc 2 1089 3 view .LVU459
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 1188              		.loc 2 1089 6 is_stmt 0 view .LVU460
 1189 003e 002B     		cmp	r3, #0
 1190 0040 E2D1     		bne	.L64
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1191              		.loc 2 1091 12 view .LVU461
 1192 0042 2023     		movs	r3, #32
 1193              	.LVL128:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1194              		.loc 2 1091 12 view .LVU462
 1195 0044 E2E7     		b	.L59
 1196              	.LVL129:
 1197              	.L63:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1198              		.loc 2 1091 12 view .LVU463
 1199              	.LBE12:
 1200              	.LBE15:
 713:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 1201              		.loc 1 714 1 view .LVU464
 1202 0046 30BC     		pop	{r4, r5}
 1203              		.cfi_restore 5
 1204              		.cfi_restore 4
 1205              		.cfi_def_cfa_offset 0
 1206              	.LVL130:
 1207              		.loc 1 714 1 view .LVU465
 1208 0048 7047     		bx	lr
 1209              	.L66:
 1210 004a 00BF     		.align	2
 1211              	.L65:
 1212 004c 00000000 		.word	LPGPIO_Map
 1213 0050 00000246 		.word	1174536192
 1214              		.cfi_endproc
 1215              	.LFE347:
 1217              		.section	.text.HAL_GPIO_DisableHighSPeedLowVoltage,"ax",%progbits
 1218              		.align	1
 1219              		.global	HAL_GPIO_DisableHighSPeedLowVoltage
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	HAL_GPIO_DisableHighSPeedLowVoltage:
 1225              	.LVL131:
 1226              	.LFB348:
 715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 717:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Disable speed optimization for several pin of dedicated port.
 718:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 56


 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration m
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         be kept at reset value.
 721:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @note   It must be used only if the I/O supply voltage is below 2.7 V.
 722:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIOx or LPGPIOx: where x can be (A..I) for the GPIO and (1) for LPGPIO to select the t
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         peripheral for STM32U5 family
 724:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 725:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_DisableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 1227              		.loc 1 729 1 is_stmt 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
 1232              		.loc 1 729 1 is_stmt 0 view .LVU467
 1233 0000 30B4     		push	{r4, r5}
 1234              		.cfi_def_cfa_offset 8
 1235              		.cfi_offset 4, -8
 1236              		.cfi_offset 5, -4
 730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t iocurrent;
 1237              		.loc 1 730 3 is_stmt 1 view .LVU468
 731:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t pin_position;
 1238              		.loc 1 731 3 view .LVU469
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   uint32_t position = 0U;
 1239              		.loc 1 732 3 view .LVU470
 1240              	.LVL132:
 733:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 1241              		.loc 1 733 3 view .LVU471
 734:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 735:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Check the parameters */
 736:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 1242              		.loc 1 736 3 view .LVU472
 737:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 738:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Save GPIO port address */
 739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   p_gpio = GPIOx;
 1243              		.loc 1 739 3 view .LVU473
 740:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 741:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Configure the port pins */
 742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0U)
 1244              		.loc 1 742 3 view .LVU474
 739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1245              		.loc 1 739 10 is_stmt 0 view .LVU475
 1246 0002 0546     		mov	r5, r0
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   GPIO_TypeDef  *p_gpio;
 1247              		.loc 1 732 12 view .LVU476
 1248 0004 0022     		movs	r2, #0
 1249              		.loc 1 742 9 view .LVU477
 1250 0006 0FE0     		b	.L68
 1251              	.LVL133:
 1252              	.L76:
 1253              	.LBB16:
 1254              	.LBB17:
 1255              		.loc 2 1093 3 is_stmt 1 view .LVU478
 1256              		.loc 2 1093 10 is_stmt 0 view .LVU479
 1257 0008 B3FA83F3 		clz	r3, r3
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 57


 1258              	.LVL134:
 1259              	.L71:
 1260              		.loc 2 1093 10 view .LVU480
 1261              	.LBE17:
 1262              	.LBE16:
 743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 744:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     /* Get current io position */
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     iocurrent = GPIO_Pin & (1UL << position);
 746:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     if (iocurrent != 0U)
 748:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 749:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* In case of LPGPIO Port */
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       if (GPIOx == LPGPIO1)
 751:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 752:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Get GPIO pin position */
 753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         position = POSITION_VAL(GPIO_Pin);
 1263              		.loc 1 753 18 view .LVU481
 1264 000c 1A46     		mov	r2, r3
 1265              	.LVL135:
 754:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 755:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO Port and pin index */
 756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         p_gpio = LPGPIO_Map[position].GPIO_PORT;
 1266              		.loc 1 756 9 is_stmt 1 view .LVU482
 1267              		.loc 1 756 16 is_stmt 0 view .LVU483
 1268 000e 0F4C     		ldr	r4, .L77
 1269 0010 54F83350 		ldr	r5, [r4, r3, lsl #3]
 1270              	.LVL136:
 757:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
 1271              		.loc 1 757 9 is_stmt 1 view .LVU484
 1272              		.loc 1 757 53 is_stmt 0 view .LVU485
 1273 0014 04EBC304 		add	r4, r4, r3, lsl #3
 1274 0018 6468     		ldr	r4, [r4, #4]
 1275              		.loc 1 757 22 view .LVU486
 1276 001a 0123     		movs	r3, #1
 1277              		.loc 1 757 22 view .LVU487
 1278 001c A340     		lsls	r3, r3, r4
 1279              	.LVL137:
 1280              	.L70:
 758:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 759:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       else
 760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 761:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Check the parameters */
 762:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 764:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         /* Save GPIO pin pos */
 765:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****         pin_position = (1UL << position);
 766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       }
 767:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       /* Clear HSLVR gpio pin */
 768:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       CLEAR_BIT(p_gpio->HSLVR, pin_position);
 1281              		.loc 1 768 7 is_stmt 1 view .LVU488
 1282 001e EC6A     		ldr	r4, [r5, #44]
 1283 0020 24EA0303 		bic	r3, r4, r3
 1284              	.LVL138:
 1285              		.loc 1 768 7 is_stmt 0 view .LVU489
 1286 0024 EB62     		str	r3, [r5, #44]
 1287              	.LVL139:
 1288              	.L69:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 58


 769:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     }
 770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     position++;
 1289              		.loc 1 770 5 is_stmt 1 view .LVU490
 1290              		.loc 1 770 13 is_stmt 0 view .LVU491
 1291 0026 0132     		adds	r2, r2, #1
 1292              	.LVL140:
 1293              	.L68:
 742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1294              		.loc 1 742 33 is_stmt 1 view .LVU492
 1295 0028 51FA02F3 		asrs	r3, r1, r2
 1296 002c 0CD0     		beq	.L75
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1297              		.loc 1 745 5 view .LVU493
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1298              		.loc 1 745 33 is_stmt 0 view .LVU494
 1299 002e 0123     		movs	r3, #1
 1300 0030 9340     		lsls	r3, r3, r2
 1301              	.LVL141:
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1302              		.loc 1 747 5 is_stmt 1 view .LVU495
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     {
 1303              		.loc 1 747 8 is_stmt 0 view .LVU496
 1304 0032 1942     		tst	r1, r3
 1305 0034 F7D0     		beq	.L69
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1306              		.loc 1 750 7 is_stmt 1 view .LVU497
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****       {
 1307              		.loc 1 750 10 is_stmt 0 view .LVU498
 1308 0036 064C     		ldr	r4, .L77+4
 1309 0038 A042     		cmp	r0, r4
 1310 003a F0D1     		bne	.L70
 753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1311              		.loc 1 753 9 is_stmt 1 view .LVU499
 1312              	.LVL142:
 1313              	.LBB19:
 1314              	.LBI19:
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1315              		.loc 2 1048 31 view .LVU500
 1316              	.LBB20:
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1317              		.loc 2 1050 3 view .LVU501
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1318              		.loc 2 1055 4 view .LVU502
 1319              		.syntax unified
 1320              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1321 003c 91FAA1F3 		rbit r3, r1
 1322              	@ 0 "" 2
 1323              	.LVL143:
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1324              		.loc 2 1068 3 view .LVU503
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1325              		.loc 2 1068 3 is_stmt 0 view .LVU504
 1326              		.thumb
 1327              		.syntax unified
 1328              	.LBE20:
 1329              	.LBE19:
 1330              	.LBB21:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 59


 1331              	.LBI16:
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1332              		.loc 2 1078 30 is_stmt 1 view .LVU505
 1333              	.LBB18:
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 1334              		.loc 2 1089 3 view .LVU506
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 1335              		.loc 2 1089 6 is_stmt 0 view .LVU507
 1336 0040 002B     		cmp	r3, #0
 1337 0042 E1D1     		bne	.L76
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1338              		.loc 2 1091 12 view .LVU508
 1339 0044 2023     		movs	r3, #32
 1340              	.LVL144:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1341              		.loc 2 1091 12 view .LVU509
 1342 0046 E1E7     		b	.L71
 1343              	.LVL145:
 1344              	.L75:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1345              		.loc 2 1091 12 view .LVU510
 1346              	.LBE18:
 1347              	.LBE21:
 771:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 1348              		.loc 1 772 1 view .LVU511
 1349 0048 30BC     		pop	{r4, r5}
 1350              		.cfi_restore 5
 1351              		.cfi_restore 4
 1352              		.cfi_def_cfa_offset 0
 1353              	.LVL146:
 1354              		.loc 1 772 1 view .LVU512
 1355 004a 7047     		bx	lr
 1356              	.L78:
 1357              		.align	2
 1358              	.L77:
 1359 004c 00000000 		.word	LPGPIO_Map
 1360 0050 00000246 		.word	1174536192
 1361              		.cfi_endproc
 1362              	.LFE348:
 1364              		.section	.text.HAL_GPIO_EXTI_Rising_Callback,"ax",%progbits
 1365              		.align	1
 1366              		.weak	HAL_GPIO_EXTI_Rising_Callback
 1367              		.syntax unified
 1368              		.thumb
 1369              		.thumb_func
 1371              	HAL_GPIO_EXTI_Rising_Callback:
 1372              	.LVL147:
 1373              	.LFB350:
 773:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  Handle EXTI interrupt request.
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
 777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 60


 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 786:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 789:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 792:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 794:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 796:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  EXTI line rising detection callback.
 797:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
 798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 799:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 800:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
 801:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 1374              		.loc 1 801 1 is_stmt 1 view -0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 802:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 803:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
 1379              		.loc 1 803 3 view .LVU514
 804:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 805:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* NOTE: This function should not be modified, when the callback is needed,
 806:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
 807:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****    */
 808:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 1380              		.loc 1 808 1 is_stmt 0 view .LVU515
 1381 0000 7047     		bx	lr
 1382              		.cfi_endproc
 1383              	.LFE350:
 1385              		.section	.text.HAL_GPIO_EXTI_Falling_Callback,"ax",%progbits
 1386              		.align	1
 1387              		.weak	HAL_GPIO_EXTI_Falling_Callback
 1388              		.syntax unified
 1389              		.thumb
 1390              		.thumb_func
 1392              	HAL_GPIO_EXTI_Falling_Callback:
 1393              	.LVL148:
 1394              	.LFB351:
 809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 810:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** /**
 811:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @brief  EXTI line falling detection callback.
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   * @retval None
 814:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   */
 815:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 816:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** {
 1395              		.loc 1 816 1 is_stmt 1 view -0
 1396              		.cfi_startproc
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 61


 1397              		@ args = 0, pretend = 0, frame = 0
 1398              		@ frame_needed = 0, uses_anonymous_args = 0
 1399              		@ link register save eliminated.
 817:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 818:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
 1400              		.loc 1 818 3 view .LVU517
 819:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 820:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* NOTE: This function should not be modified, when the callback is needed,
 821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
 822:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****    */
 823:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** }
 1401              		.loc 1 823 1 is_stmt 0 view .LVU518
 1402 0000 7047     		bx	lr
 1403              		.cfi_endproc
 1404              	.LFE351:
 1406              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 1407              		.align	1
 1408              		.global	HAL_GPIO_EXTI_IRQHandler
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
 1413              	HAL_GPIO_EXTI_IRQHandler:
 1414              	.LVL149:
 1415              	.LFB349:
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 1416              		.loc 1 780 1 is_stmt 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 0
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 1420              		.loc 1 780 1 is_stmt 0 view .LVU520
 1421 0000 10B5     		push	{r4, lr}
 1422              		.cfi_def_cfa_offset 8
 1423              		.cfi_offset 4, -8
 1424              		.cfi_offset 14, -4
 1425 0002 0446     		mov	r4, r0
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1426              		.loc 1 782 3 is_stmt 1 view .LVU521
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1427              		.loc 1 782 7 is_stmt 0 view .LVU522
 1428 0004 094B     		ldr	r3, .L87
 1429 0006 DB68     		ldr	r3, [r3, #12]
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1430              		.loc 1 782 6 view .LVU523
 1431 0008 0342     		tst	r3, r0
 1432 000a 04D1     		bne	.L85
 1433              	.LVL150:
 1434              	.L82:
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1435              		.loc 1 788 3 is_stmt 1 view .LVU524
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1436              		.loc 1 788 7 is_stmt 0 view .LVU525
 1437 000c 074B     		ldr	r3, .L87
 1438 000e 1B69     		ldr	r3, [r3, #16]
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   {
 1439              		.loc 1 788 6 view .LVU526
 1440 0010 1C42     		tst	r4, r3
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 62


 1441 0012 05D1     		bne	.L86
 1442              	.L81:
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1443              		.loc 1 793 1 view .LVU527
 1444 0014 10BD     		pop	{r4, pc}
 1445              	.LVL151:
 1446              	.L85:
 784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 1447              		.loc 1 784 5 is_stmt 1 view .LVU528
 1448 0016 054B     		ldr	r3, .L87
 1449 0018 D860     		str	r0, [r3, #12]
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 1450              		.loc 1 785 5 view .LVU529
 1451 001a FFF7FEFF 		bl	HAL_GPIO_EXTI_Rising_Callback
 1452              	.LVL152:
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 1453              		.loc 1 785 5 is_stmt 0 view .LVU530
 1454 001e F5E7     		b	.L82
 1455              	.L86:
 790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****     HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 1456              		.loc 1 790 5 is_stmt 1 view .LVU531
 1457 0020 024B     		ldr	r3, .L87
 1458 0022 1C61     		str	r4, [r3, #16]
 791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c ****   }
 1459              		.loc 1 791 5 view .LVU532
 1460 0024 2046     		mov	r0, r4
 1461 0026 FFF7FEFF 		bl	HAL_GPIO_EXTI_Falling_Callback
 1462              	.LVL153:
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_gpio.c **** 
 1463              		.loc 1 793 1 is_stmt 0 view .LVU533
 1464 002a F3E7     		b	.L81
 1465              	.L88:
 1466              		.align	2
 1467              	.L87:
 1468 002c 00200246 		.word	1174544384
 1469              		.cfi_endproc
 1470              	.LFE349:
 1472              		.section	.rodata.LPGPIO_Map,"a"
 1473              		.align	2
 1476              	LPGPIO_Map:
 1477 0000 00000242 		.word	1107427328
 1478 0004 01000000 		.word	1
 1479 0008 00000242 		.word	1107427328
 1480 000c 03000000 		.word	3
 1481 0010 00000242 		.word	1107427328
 1482 0014 06000000 		.word	6
 1483 0018 00040242 		.word	1107428352
 1484 001c 01000000 		.word	1
 1485 0020 00040242 		.word	1107428352
 1486 0024 0A000000 		.word	10
 1487 0028 00080242 		.word	1107429376
 1488 002c 02000000 		.word	2
 1489 0030 000C0242 		.word	1107430400
 1490 0034 0D000000 		.word	13
 1491 0038 000C0242 		.word	1107430400
 1492 003c 02000000 		.word	2
 1493 0040 00080242 		.word	1107429376
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 63


 1494 0044 0A000000 		.word	10
 1495 0048 00040242 		.word	1107428352
 1496 004c 00000000 		.word	0
 1497 0050 00080242 		.word	1107429376
 1498 0054 0C000000 		.word	12
 1499 0058 00040242 		.word	1107428352
 1500 005c 03000000 		.word	3
 1501 0060 00040242 		.word	1107428352
 1502 0064 04000000 		.word	4
 1503 0068 00100242 		.word	1107431424
 1504 006c 00000000 		.word	0
 1505 0070 00100242 		.word	1107431424
 1506 0074 02000000 		.word	2
 1507 0078 00100242 		.word	1107431424
 1508 007c 03000000 		.word	3
 1509              		.text
 1510              	.Letext0:
 1511              		.file 3 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 1512              		.file 4 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 1513              		.file 5 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 1514              		.file 6 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 1515              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio.h"
 1516              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio_ex.h"
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s 			page 64


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32u5xx_hal_gpio.c
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:22     .text.HAL_GPIO_Init:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:28     .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:520    .text.HAL_GPIO_Init:000000000000020c $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1476   .rodata.LPGPIO_Map:0000000000000000 LPGPIO_Map
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:528    .text.HAL_GPIO_DeInit:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:534    .text.HAL_GPIO_DeInit:0000000000000000 HAL_GPIO_DeInit
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:750    .text.HAL_GPIO_DeInit:00000000000000f4 $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:758    .text.HAL_GPIO_ReadPin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:764    .text.HAL_GPIO_ReadPin:0000000000000000 HAL_GPIO_ReadPin
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:797    .text.HAL_GPIO_WritePin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:803    .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:830    .text.HAL_GPIO_WriteMultipleStatePin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:836    .text.HAL_GPIO_WriteMultipleStatePin:0000000000000000 HAL_GPIO_WriteMultipleStatePin
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:860    .text.HAL_GPIO_TogglePin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:866    .text.HAL_GPIO_TogglePin:0000000000000000 HAL_GPIO_TogglePin
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:896    .text.HAL_GPIO_LockPin:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:902    .text.HAL_GPIO_LockPin:0000000000000000 HAL_GPIO_LockPin
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1064   .text.HAL_GPIO_LockPin:0000000000000074 $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1070   .text.HAL_GPIO_EnableHighSPeedLowVoltage:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1076   .text.HAL_GPIO_EnableHighSPeedLowVoltage:0000000000000000 HAL_GPIO_EnableHighSPeedLowVoltage
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1212   .text.HAL_GPIO_EnableHighSPeedLowVoltage:000000000000004c $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1218   .text.HAL_GPIO_DisableHighSPeedLowVoltage:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1224   .text.HAL_GPIO_DisableHighSPeedLowVoltage:0000000000000000 HAL_GPIO_DisableHighSPeedLowVoltage
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1359   .text.HAL_GPIO_DisableHighSPeedLowVoltage:000000000000004c $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1365   .text.HAL_GPIO_EXTI_Rising_Callback:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1371   .text.HAL_GPIO_EXTI_Rising_Callback:0000000000000000 HAL_GPIO_EXTI_Rising_Callback
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1386   .text.HAL_GPIO_EXTI_Falling_Callback:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1392   .text.HAL_GPIO_EXTI_Falling_Callback:0000000000000000 HAL_GPIO_EXTI_Falling_Callback
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1407   .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1413   .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1468   .text.HAL_GPIO_EXTI_IRQHandler:000000000000002c $d
C:\Users\Ya\AppData\Local\Temp\ccE0n3Mj.s:1473   .rodata.LPGPIO_Map:0000000000000000 $d

NO UNDEFINED SYMBOLS
