# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1294 \
    name v17_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_0 \
    op interface \
    ports { v17_0_address0 { O 8 vector } v17_0_ce0 { O 1 bit } v17_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1295 \
    name v17_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_1 \
    op interface \
    ports { v17_1_address0 { O 8 vector } v17_1_ce0 { O 1 bit } v17_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1296 \
    name v17_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_2 \
    op interface \
    ports { v17_2_address0 { O 8 vector } v17_2_ce0 { O 1 bit } v17_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1297 \
    name v17_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_3 \
    op interface \
    ports { v17_3_address0 { O 8 vector } v17_3_ce0 { O 1 bit } v17_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1298 \
    name v18_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_0 \
    op interface \
    ports { v18_0_address0 { O 8 vector } v18_0_ce0 { O 1 bit } v18_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1299 \
    name v18_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_1 \
    op interface \
    ports { v18_1_address0 { O 8 vector } v18_1_ce0 { O 1 bit } v18_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1300 \
    name v18_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_2 \
    op interface \
    ports { v18_2_address0 { O 8 vector } v18_2_ce0 { O 1 bit } v18_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1301 \
    name v18_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_3 \
    op interface \
    ports { v18_3_address0 { O 8 vector } v18_3_ce0 { O 1 bit } v18_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1302 \
    name v19_0_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_0_0 \
    op interface \
    ports { v19_0_0_address0 { O 4 vector } v19_0_0_ce0 { O 1 bit } v19_0_0_we0 { O 1 bit } v19_0_0_d0 { O 32 vector } v19_0_0_q0 { I 32 vector } v19_0_0_address1 { O 4 vector } v19_0_0_ce1 { O 1 bit } v19_0_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1303 \
    name v19_0_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_0_1 \
    op interface \
    ports { v19_0_1_address0 { O 4 vector } v19_0_1_ce0 { O 1 bit } v19_0_1_we0 { O 1 bit } v19_0_1_d0 { O 32 vector } v19_0_1_q0 { I 32 vector } v19_0_1_address1 { O 4 vector } v19_0_1_ce1 { O 1 bit } v19_0_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1304 \
    name v19_0_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_0_2 \
    op interface \
    ports { v19_0_2_address0 { O 4 vector } v19_0_2_ce0 { O 1 bit } v19_0_2_we0 { O 1 bit } v19_0_2_d0 { O 32 vector } v19_0_2_q0 { I 32 vector } v19_0_2_address1 { O 4 vector } v19_0_2_ce1 { O 1 bit } v19_0_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1305 \
    name v19_0_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_0_3 \
    op interface \
    ports { v19_0_3_address0 { O 4 vector } v19_0_3_ce0 { O 1 bit } v19_0_3_we0 { O 1 bit } v19_0_3_d0 { O 32 vector } v19_0_3_q0 { I 32 vector } v19_0_3_address1 { O 4 vector } v19_0_3_ce1 { O 1 bit } v19_0_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1306 \
    name v19_1_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_1_0 \
    op interface \
    ports { v19_1_0_address0 { O 4 vector } v19_1_0_ce0 { O 1 bit } v19_1_0_we0 { O 1 bit } v19_1_0_d0 { O 32 vector } v19_1_0_q0 { I 32 vector } v19_1_0_address1 { O 4 vector } v19_1_0_ce1 { O 1 bit } v19_1_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1307 \
    name v19_1_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_1_1 \
    op interface \
    ports { v19_1_1_address0 { O 4 vector } v19_1_1_ce0 { O 1 bit } v19_1_1_we0 { O 1 bit } v19_1_1_d0 { O 32 vector } v19_1_1_q0 { I 32 vector } v19_1_1_address1 { O 4 vector } v19_1_1_ce1 { O 1 bit } v19_1_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1308 \
    name v19_1_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_1_2 \
    op interface \
    ports { v19_1_2_address0 { O 4 vector } v19_1_2_ce0 { O 1 bit } v19_1_2_we0 { O 1 bit } v19_1_2_d0 { O 32 vector } v19_1_2_q0 { I 32 vector } v19_1_2_address1 { O 4 vector } v19_1_2_ce1 { O 1 bit } v19_1_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1309 \
    name v19_1_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_1_3 \
    op interface \
    ports { v19_1_3_address0 { O 4 vector } v19_1_3_ce0 { O 1 bit } v19_1_3_we0 { O 1 bit } v19_1_3_d0 { O 32 vector } v19_1_3_q0 { I 32 vector } v19_1_3_address1 { O 4 vector } v19_1_3_ce1 { O 1 bit } v19_1_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1310 \
    name v19_2_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_2_0 \
    op interface \
    ports { v19_2_0_address0 { O 4 vector } v19_2_0_ce0 { O 1 bit } v19_2_0_we0 { O 1 bit } v19_2_0_d0 { O 32 vector } v19_2_0_q0 { I 32 vector } v19_2_0_address1 { O 4 vector } v19_2_0_ce1 { O 1 bit } v19_2_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1311 \
    name v19_2_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_2_1 \
    op interface \
    ports { v19_2_1_address0 { O 4 vector } v19_2_1_ce0 { O 1 bit } v19_2_1_we0 { O 1 bit } v19_2_1_d0 { O 32 vector } v19_2_1_q0 { I 32 vector } v19_2_1_address1 { O 4 vector } v19_2_1_ce1 { O 1 bit } v19_2_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1312 \
    name v19_2_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_2_2 \
    op interface \
    ports { v19_2_2_address0 { O 4 vector } v19_2_2_ce0 { O 1 bit } v19_2_2_we0 { O 1 bit } v19_2_2_d0 { O 32 vector } v19_2_2_q0 { I 32 vector } v19_2_2_address1 { O 4 vector } v19_2_2_ce1 { O 1 bit } v19_2_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1313 \
    name v19_2_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_2_3 \
    op interface \
    ports { v19_2_3_address0 { O 4 vector } v19_2_3_ce0 { O 1 bit } v19_2_3_we0 { O 1 bit } v19_2_3_d0 { O 32 vector } v19_2_3_q0 { I 32 vector } v19_2_3_address1 { O 4 vector } v19_2_3_ce1 { O 1 bit } v19_2_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1314 \
    name v19_3_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_3_0 \
    op interface \
    ports { v19_3_0_address0 { O 4 vector } v19_3_0_ce0 { O 1 bit } v19_3_0_we0 { O 1 bit } v19_3_0_d0 { O 32 vector } v19_3_0_q0 { I 32 vector } v19_3_0_address1 { O 4 vector } v19_3_0_ce1 { O 1 bit } v19_3_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name v19_3_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_3_1 \
    op interface \
    ports { v19_3_1_address0 { O 4 vector } v19_3_1_ce0 { O 1 bit } v19_3_1_we0 { O 1 bit } v19_3_1_d0 { O 32 vector } v19_3_1_q0 { I 32 vector } v19_3_1_address1 { O 4 vector } v19_3_1_ce1 { O 1 bit } v19_3_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name v19_3_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_3_2 \
    op interface \
    ports { v19_3_2_address0 { O 4 vector } v19_3_2_ce0 { O 1 bit } v19_3_2_we0 { O 1 bit } v19_3_2_d0 { O 32 vector } v19_3_2_q0 { I 32 vector } v19_3_2_address1 { O 4 vector } v19_3_2_ce1 { O 1 bit } v19_3_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name v19_3_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v19_3_3 \
    op interface \
    ports { v19_3_3_address0 { O 4 vector } v19_3_3_ce0 { O 1 bit } v19_3_3_we0 { O 1 bit } v19_3_3_d0 { O 32 vector } v19_3_3_q0 { I 32 vector } v19_3_3_address1 { O 4 vector } v19_3_3_ce1 { O 1 bit } v19_3_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


