#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 31 10:41:03 2018
# Process ID: 240
# Current directory: D:/PANDA/Study/VE270/Lab/Lab7/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22052 D:\PANDA\Study\VE270\Lab\Lab7\Lab7\Lab7.xpr
# Log file: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/vivado.log
# Journal file: D:/PANDA/Study/VE270/Lab/Lab7/Lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 844.613 ; gain = 84.527
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:10:48 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:12:01 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:13:17 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:14:05 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1702.621 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1702.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1781.781 ; gain = 902.180
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {ring[3]} {ring[2]} {ring[1]} {ring[0]}]]
place_ports {ring[3]} W4
place_ports {ring[2]} V4
place_ports {ring[1]} U4
place_ports {ring[0]} U2
set_property IOSTANDARD LVCMOS33 [get_ports [list {number[3]} {number[2]} {number[1]} {number[0]}]]
place_ports {number[3]} W17
place_ports {number[2]} W16
startgroup
set_property package_pin "" [get_ports [list  OF]]
place_ports {number[3]} V17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {number[0]}]]
place_ports {number[2]} V16
endgroup
place_ports {number[1]} W16
place_ports {number[0]} W17
set_property IOSTANDARD LVCMOS33 [get_ports [list {SSD[6]} {SSD[5]} {SSD[4]} {SSD[3]} {SSD[2]} {SSD[1]} {SSD[0]}]]
place_ports {SSD[6]} W7
place_ports {SSD[5]} W6
place_ports {SSD[4]} U8
place_ports {SSD[3]} V8
place_ports {SSD[2]} U5
place_ports {SSD[1]} V5
place_ports {SSD[0]} U7
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
place_ports clock W5
place_ports control R2
set_property IOSTANDARD LVCMOS33 [get_ports [list control]]
place_ports equal U18
set_property IOSTANDARD LVCMOS33 [get_ports [list equal]]
place_ports OF U16
set_property IOSTANDARD LVCMOS33 [get_ports [list OF]]
place_ports reset T17
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
close [ open D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc w ]
add_files -fileset constrs_1 D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc
set_property target_constrs_file D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.srcs/constrs_1/new/LAB7.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 11:20:41 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 11:20:41 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 11:24:01 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 11:24:01 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:30:10 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:31:13 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:33:23 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 11:33:23 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:36:44 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:37:16 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:38:47 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:42:24 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:43:41 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1810.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1810.262 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:47:52 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:48:44 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:49:58 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:51:12 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 11:57:18 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 11:58:20 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 12:46:58 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 12:48:08 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 12:52:02 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 12:53:11 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 12:54:58 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 12:56:07 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:15:53 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:17:32 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1852.465 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:20:27 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:21:32 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:22:57 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:24:21 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:25:50 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:26:53 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:29:22 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:30:48 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
config_webtalk -user on
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:37:14 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:38:28 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:40:43 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:41:43 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:42:46 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:43:55 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:45:24 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:46:40 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:50:09 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:51:04 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:53:38 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:55:20 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 13:57:40 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 13:58:29 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:02:26 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:04:28 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:06:39 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:07:40 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:09:28 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:10:37 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:11:38 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:12:44 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:20:44 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:21:50 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:22:38 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:27:06 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:28:02 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:29:12 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:30:12 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:31:59 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:33:05 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 14:34:35 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 14:35:28 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:04:14 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:05:03 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:06:09 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:06:55 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:08:29 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:09:31 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:25:44 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:26:29 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:36:40 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:37:28 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:45:58 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:46:56 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 21:49:59 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 21:51:50 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:06:23 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:07:11 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:13:34 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:14:17 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:16:05 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:16:47 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:18:17 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:19:00 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:22:19 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:23:01 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 22:24:07 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Jul 31 22:31:59 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 22:33:55 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 22:33:55 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 22:38:47 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 22:38:47 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 22:40:37 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
[Tue Jul 31 22:40:38 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 31 22:45:32 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 31 22:47:14 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 31 22:50:13 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab7/Lab7/Lab7.runs/impl_1/Lab7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 31 23:08:12 2018...
