Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 19 11:34:58 2018
| Host         : 25thBam running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Microprocessor_Top_control_sets_placed.rpt
| Design       : Microprocessor_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           17 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              80 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             115 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+----------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------+----------------------------+------------------+----------------+
|  c1/DATA_reg[1]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[2]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[3]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[0]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[4]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[7]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[5]_i_2_n_0     |                                        |                            |                1 |              1 |
|  c1/DATA_reg[6]_i_2_n_0     |                                        |                            |                1 |              1 |
|  clkout_1Hz_BUFG            |                                        | c1/resetFlag_i_2_n_0       |                1 |              1 |
|  cd1/CLK                    |                                        | reset_IBUF                 |                1 |              2 |
|  clkout_1Hz_BUFG            |                                        | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG              |                                        |                            |                3 |              3 |
|  c1/tempOut0_reg[3]_i_2_n_0 |                                        |                            |                1 |              4 |
|  c1/tempOut1_reg[3]_i_2_n_0 |                                        |                            |                1 |              4 |
|  clkout_1Hz_BUFG            | c1/FSM_sequential_CurrState[3]_i_1_n_0 | c1/countWhenReset1         |                2 |              4 |
|  clkout_1Hz_BUFG            | c1/Ledport1[6]_i_1_n_0                 | c1/countWhenReset1         |                2 |              7 |
|  clkout_1Hz_BUFG            |                                        |                            |                4 |              8 |
|  clkout_1Hz_BUFG            | c1/A                                   | c1/countWhenReset1         |                4 |              8 |
|  clkout_1Hz_BUFG            | c1/B                                   | c1/countWhenReset1         |                4 |              8 |
|  clkout_1Hz_BUFG            | c1/MDR[7]_i_1_n_0                      | c1/countWhenReset1         |                3 |              8 |
|  clkout_1Hz_BUFG            | c1/Ledport0[7]_i_1_n_0                 | c1/countWhenReset1         |                2 |              8 |
|  clkout_1Hz_BUFG            | c1/PWMout[7]_i_1_n_0                   | c1/countWhenReset1         |                3 |              8 |
|  clkout_1Hz_BUFG            | c1/IR                                  | c1/countWhenReset1         |                3 |              9 |
|  clkout_1Hz_BUFG            | c1/PC[8]_i_1_n_0                       | c1/countWhenReset1         |                6 |              9 |
|  clkout_1Hz_BUFG            | c1/tempOut0_reg[3]_i_2_n_0             | c1/countWhenReset1         |                3 |             14 |
|  clk_IBUF_BUFG              |                                        | cd1/clkCounter1[0]_i_1_n_0 |                5 |             20 |
|  clk_IBUF_BUFG              |                                        | cd1/clear                  |                7 |             28 |
|  clk_IBUF_BUFG              |                                        | p1/counter[31]_i_1_n_0     |                9 |             32 |
|  clkout_1Hz_BUFG            | c1/temp                                | c1/countWhenReset1         |                8 |             32 |
+-----------------------------+----------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     3 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     2 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


