{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7867,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79768,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0132957,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0120267,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00245164,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0120267,
	"finish__design__instance__count__class:fill_cell": 47103,
	"finish__design__instance__area__class:fill_cell": 287687,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 243,
	"finish__design__instance__area__class:antenna_cell": 608.083,
	"finish__design__instance__count__class:clock_buffer": 446,
	"finish__design__instance__area__class:clock_buffer": 9345.21,
	"finish__design__instance__count__class:timing_repair_buffer": 1113,
	"finish__design__instance__area__class:timing_repair_buffer": 9335.2,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2524.92,
	"finish__design__instance__count__class:clock_inverter": 191,
	"finish__design__instance__area__class:clock_inverter": 1955.63,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78920.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13053,
	"finish__design__instance__area__class:multi_input_combinational_cell": 166575,
	"finish__design__instance__count": 73024,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.136625,
	"finish__timing__hold__ws": 0.324763,
	"finish__clock__skew__setup": 0.118295,
	"finish__clock__skew__hold": 0.118295,
	"finish__timing__drv__max_slew_limit": -0.485886,
	"finish__timing__drv__max_slew": 31,
	"finish__timing__drv__max_cap_limit": -0.502415,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.173744,
	"finish__power__switching__total": 0.207583,
	"finish__power__leakage__total": 9.96674e-08,
	"finish__power__total": 0.381327,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25921,
	"finish__design__instance__area": 278656,
	"finish__design__instance__count__stdcell": 25921,
	"finish__design__instance__area__stdcell": 278656,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.492027,
	"finish__design__instance__utilization__stdcell": 0.492027,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}