create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[0]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[1]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[2]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[3]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[4]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[5]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[6]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[7]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[8]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[9]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[10]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[11]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[12]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[13]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[14]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[15]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[16]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[17]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[18]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[19]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[20]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[21]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[22]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[23]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[24]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[25]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[26]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[27]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[28]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[29]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[30]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32Coef_q0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 17 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[0]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[1]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[2]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[3]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[4]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[5]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[6]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[7]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[8]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[9]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[10]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[11]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[12]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[13]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[14]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[15]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg_0[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 15 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[0]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[1]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[2]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[3]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[4]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[5]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[6]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[7]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[8]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[9]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[10]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[11]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[12]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[13]} {design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/buff2_reg[14]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/ap_clk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/fir_n11_strm_0/inst/fir_n11_strm_mul_bkb_U1/an32ShiftReg_80]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
