Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 16:47:43 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Directions/check_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.374        0.000                      0                  205        0.176        0.000                      0                  205        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.374        0.000                      0                  205        0.176        0.000                      0                  205        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outen_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.890ns (26.580%)  route 2.458ns (73.420%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    Uultrasonic_proximity/CLK
    SLICE_X60Y96         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.020     6.684    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.808 f  Uultrasonic_proximity/outen_i_9/O
                         net (fo=1, routed)           0.306     7.114    Uultrasonic_proximity/outen_i_9_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.238 f  Uultrasonic_proximity/outen_i_8/O
                         net (fo=2, routed)           0.657     7.896    Uultrasonic_proximity/outen_i_8_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I4_O)        0.124     8.020 r  Uultrasonic_proximity/outen_i_2/O
                         net (fo=2, routed)           0.474     8.494    Uultrasonic_proximity/outen
    SLICE_X65Y97         FDRE                                         r  Uultrasonic_proximity/outen_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.510    14.851    Uultrasonic_proximity/CLK
    SLICE_X65Y97         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    Uultrasonic_proximity/outen_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.890ns (25.971%)  route 2.537ns (74.029%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    Uultrasonic_proximity/CLK
    SLICE_X60Y96         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  Uultrasonic_proximity/outcnt_reg[1]/Q
                         net (fo=9, routed)           1.020     6.684    Uultrasonic_proximity/outcnt_reg__0[1]
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.808 f  Uultrasonic_proximity/outen_i_9/O
                         net (fo=1, routed)           0.306     7.114    Uultrasonic_proximity/outen_i_9_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.238 f  Uultrasonic_proximity/outen_i_8/O
                         net (fo=2, routed)           0.657     7.896    Uultrasonic_proximity/outen_i_8_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I4_O)        0.124     8.020 r  Uultrasonic_proximity/outen_i_2/O
                         net (fo=2, routed)           0.553     8.573    Uultrasonic_proximity/outen
    SLICE_X65Y97         FDRE                                         r  Uultrasonic_proximity/outen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.510    14.851    Uultrasonic_proximity/CLK
    SLICE_X65Y97         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)       -0.067    15.007    Uultrasonic_proximity/outen_reg
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.201ns (33.272%)  route 2.409ns (66.727%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.546     5.067    Surface/speedB/CLK
    SLICE_X11Y81         FDRE                                         r  Surface/speedB/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  Surface/speedB/cntr_reg[5]/Q
                         net (fo=5, routed)           1.033     6.556    Surface/speedA/out[5]
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  Surface/speedA/pwm0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.680    Surface/speedA/pwm0_carry_i_6__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.060 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    Surface/speedA/pwm0_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.376     8.552    Surface/speedA/pwm0_carry__0_n_0
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.124     8.676 r  Surface/speedA/pwm_i_1__0/O
                         net (fo=1, routed)           0.000     8.676    Surface/speedA/pwm_i_1__0_n_0
    SLICE_X6Y82          FDSE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.499    14.840    Surface/speedA/CLK
    SLICE_X6Y82          FDSE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X6Y82          FDSE (Setup_fdse_C_D)        0.077    15.140    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.890ns (27.640%)  route 2.330ns (72.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.549     5.070    Ucarriage/CLK
    SLICE_X8Y83          FDSE                                         r  Ucarriage/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDSE (Prop_fdse_C_Q)         0.518     5.588 r  Ucarriage/count_reg[15]/Q
                         net (fo=2, routed)           0.678     6.266    Ucarriage/count_reg[15]
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.390 r  Ucarriage/count[0]_i_9/O
                         net (fo=1, routed)           0.433     6.823    Ucarriage/count[0]_i_9_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124     6.947 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.352    Ucarriage/count[0]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.814     8.290    Ucarriage/count0
    SLICE_X8Y85          FDSE                                         r  Ucarriage/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.435    14.776    Ucarriage/CLK
    SLICE_X8Y85          FDSE                                         r  Ucarriage/count_reg[20]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y85          FDSE (Setup_fdse_C_CE)      -0.169    14.844    Ucarriage/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.890ns (27.640%)  route 2.330ns (72.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.549     5.070    Ucarriage/CLK
    SLICE_X8Y83          FDSE                                         r  Ucarriage/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDSE (Prop_fdse_C_Q)         0.518     5.588 r  Ucarriage/count_reg[15]/Q
                         net (fo=2, routed)           0.678     6.266    Ucarriage/count_reg[15]
    SLICE_X9Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.390 r  Ucarriage/count[0]_i_9/O
                         net (fo=1, routed)           0.433     6.823    Ucarriage/count[0]_i_9_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I0_O)        0.124     6.947 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.352    Ucarriage/count[0]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.814     8.290    Ucarriage/count0
    SLICE_X8Y85          FDSE                                         r  Ucarriage/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.435    14.776    Ucarriage/CLK
    SLICE_X8Y85          FDSE                                         r  Ucarriage/count_reg[21]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y85          FDSE (Setup_fdse_C_CE)      -0.169    14.844    Ucarriage/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/check_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.014ns (30.635%)  route 2.296ns (69.365%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.539     5.060    Directions/CLK
    SLICE_X10Y76         FDRE                                         r  Directions/counter_frequency_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  Directions/counter_frequency_reg[3]/Q
                         net (fo=2, routed)           0.677     6.255    Directions/counter_frequency_reg[3]
    SLICE_X11Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.379 r  Directions/check_i_7/O
                         net (fo=1, routed)           0.634     7.013    Directions/check_i_7_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  Directions/check_i_6/O
                         net (fo=1, routed)           0.403     7.540    Directions/check_i_6_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.664 r  Directions/check_i_2/O
                         net (fo=1, routed)           0.582     8.246    Directions/check_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.124     8.370 r  Directions/check_i_1/O
                         net (fo=1, routed)           0.000     8.370    Directions/check_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  Directions/check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.429    14.770    Directions/CLK
    SLICE_X9Y79          FDRE                                         r  Directions/check_reg/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.022    Directions/check_reg
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.548%)  route 2.164ns (75.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.627     5.148    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=4, routed)           0.883     6.487    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.611 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.298     6.909    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.033 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.983     8.016    Uultrasonic_proximity/outcnt
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.510    14.851    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.429    14.684    Uultrasonic_proximity/outcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.548%)  route 2.164ns (75.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.627     5.148    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=4, routed)           0.883     6.487    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.611 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.298     6.909    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.033 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.983     8.016    Uultrasonic_proximity/outcnt
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.510    14.851    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.429    14.684    Uultrasonic_proximity/outcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.548%)  route 2.164ns (75.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.627     5.148    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=4, routed)           0.883     6.487    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.611 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.298     6.909    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.033 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.983     8.016    Uultrasonic_proximity/outcnt
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.510    14.851    Uultrasonic_proximity/CLK
    SLICE_X62Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.429    14.684    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/count_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.890ns (28.885%)  route 2.191ns (71.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.552     5.073    Ucarriage/CLK
    SLICE_X8Y85          FDSE                                         r  Ucarriage/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDSE (Prop_fdse_C_Q)         0.518     5.591 r  Ucarriage/count_reg[20]/Q
                         net (fo=2, routed)           0.808     6.399    Ucarriage/count_reg[20]
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  Ucarriage/count[0]_i_10/O
                         net (fo=1, routed)           0.304     6.827    Ucarriage/count[0]_i_10_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     6.951 r  Ucarriage/count[0]_i_3/O
                         net (fo=1, routed)           0.405     7.356    Ucarriage/count[0]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.480 r  Ucarriage/count[0]_i_1/O
                         net (fo=23, routed)          0.674     8.154    Ucarriage/count0
    SLICE_X8Y84          FDSE                                         r  Ucarriage/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.434    14.775    Ucarriage/CLK
    SLICE_X8Y84          FDSE                                         r  Ucarriage/count_reg[16]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y84          FDSE (Setup_fdse_C_CE)      -0.169    14.843    Ucarriage/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 st_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  st_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  st_dirf_reg/Q
                         net (fo=3, routed)           0.072     1.674    st_dirf_reg_n_0
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.719 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.719    direction[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  direction_reg[1]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092     1.543    direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_sequential_st_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_dirf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.656%)  route 0.161ns (46.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  FSM_sequential_st_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM_sequential_st_state_reg[1]/Q
                         net (fo=9, routed)           0.161     1.741    st_done
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  st_dirf_i_1/O
                         net (fo=1, routed)           0.000     1.786    st_dirf_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  st_dirf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  st_dirf_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121     1.573    st_dirf_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_sequential_st_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.374%)  route 0.162ns (46.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  FSM_sequential_st_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM_sequential_st_state_reg[0]/Q
                         net (fo=9, routed)           0.162     1.743    st_state[0]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  st_dir[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    st_dir[2]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  st_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  st_dir_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121     1.573    st_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 us_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.129%)  route 0.139ns (39.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  us_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  us_dirf_reg/Q
                         net (fo=3, routed)           0.139     1.741    Directions/us_dirf_reg
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  Directions/direction[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Directions_n_1
    SLICE_X8Y79          FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  direction_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.120     1.558    direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_sequential_st_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.441%)  route 0.156ns (45.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  FSM_sequential_st_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM_sequential_st_state_reg[1]/Q
                         net (fo=9, routed)           0.156     1.736    st_done
    SLICE_X9Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  st_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    st_dir[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  st_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  st_dir_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092     1.544    st_dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.443    Ucarriage/CLK
    SLICE_X9Y84          FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Ucarriage/obst_reg/Q
                         net (fo=29, routed)          0.164     1.748    is_brk
    SLICE_X9Y84          FDRE                                         r  is_st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  is_st_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.066     1.509    is_st_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.128%)  route 0.170ns (44.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    Uultrasonic_proximity/CLK
    SLICE_X60Y96         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Uultrasonic_proximity/outcnt_reg[3]/Q
                         net (fo=8, routed)           0.170     1.809    Uultrasonic_proximity/outcnt_reg__0[3]
    SLICE_X60Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  Uultrasonic_proximity/outcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Uultrasonic_proximity/p_0_in[5]
    SLICE_X60Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    Uultrasonic_proximity/CLK
    SLICE_X60Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     1.612    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    Uultrasonic_proximity/CLK
    SLICE_X60Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Uultrasonic_proximity/outcnt_reg[5]/Q
                         net (fo=6, routed)           0.140     1.780    Uultrasonic_proximity/outcnt_reg__0[5]
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  Uultrasonic_proximity/outcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Uultrasonic_proximity/p_0_in[6]
    SLICE_X61Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    Uultrasonic_proximity/CLK
    SLICE_X61Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y97         FDRE (Hold_fdre_C_D)         0.092     1.581    Uultrasonic_proximity/outcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    Uultrasonic_proximity/CLK
    SLICE_X60Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Uultrasonic_proximity/outcnt_reg[5]/Q
                         net (fo=6, routed)           0.139     1.779    Uultrasonic_proximity/outcnt_reg__0[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  Uultrasonic_proximity/outcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Uultrasonic_proximity/p_0_in[7]
    SLICE_X61Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    Uultrasonic_proximity/CLK
    SLICE_X61Y97         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y97         FDRE (Hold_fdre_C_D)         0.091     1.580    Uultrasonic_proximity/outcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 us_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_dirf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  us_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  us_dirf_reg/Q
                         net (fo=3, routed)           0.159     1.761    us_dirf_reg_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  us_dirf_i_1/O
                         net (fo=1, routed)           0.000     1.806    us_dirf_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  us_dirf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  us_dirf_reg/C
                         clock pessimism             -0.512     1.438    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121     1.559    us_dirf_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y79    Directions/check_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y76   Directions/counter_frequency_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y78   Directions/counter_frequency_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y78   Directions/counter_frequency_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y79   Directions/counter_frequency_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y82   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y82   Surface/speedB/cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    Directions/check_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y79    Directions/check_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78   Directions/counter_frequency_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78   Directions/counter_frequency_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y79   Directions/counter_frequency_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y79   Directions/counter_frequency_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82   Surface/speedB/cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82   Surface/speedB/cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78   Directions/counter_frequency_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78   Directions/counter_frequency_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82    Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   Surface/speedB/cntr_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82    Surface/speedB/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y81   Directions/counter_frequency_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y81   Directions/counter_frequency_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   Surface/speedB/cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   Surface/speedB/cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   Surface/speedB/cntr_reg[7]/C



