{"Source Block": ["hdl/projects/ad9671_fmc/zc706/system_top.v@255:265@HdlStmAssign", "  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n"], "Clone Blocks": [["hdl/projects/usdrx1/zc706/system_top.v@257:267", "  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n  assign adc_ddata = {adc_ddata_3, adc_ddata_2, adc_ddata_1, adc_ddata_0};\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@254:264", "  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@257:267", "  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n  assign adc_ddata = {adc_ddata_3, adc_ddata_2, adc_ddata_1, adc_ddata_0};\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@255:265", "  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@256:266", "\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n  assign adc_ddata = {adc_ddata_3, adc_ddata_2, adc_ddata_1, adc_ddata_0};\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@254:264", "  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@256:266", "\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n  assign gt_rx_data_1 = gt_rx_data[127: 64];\n  assign gt_rx_data_0 = gt_rx_data[ 63:  0];\n\n  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;\n  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;\n  assign adc_ddata = {adc_ddata_3, adc_ddata_2, adc_ddata_1, adc_ddata_0};\n"]], "Diff Content": {"Delete": [[260, "  assign gt_rx_data_2 = gt_rx_data[191:128];\n"]], "Add": []}}