#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '+v2k' '-Mupdate' '-line' '-full64' '-assert' 'svaext' '-debug_access+r' '-override_timescale=1ns/1ps' '+nospecify' '+notimingcheck' '+define+INTC_NO_PWR_PINS' '+define+INTCNOPWR' '+define+ip2211ringpll_INTC_NO_PWR_PINS' '+define+EMULATION' '+define+EMULATION_SIM' '-f' 'top.vc' '-o' 'simv_top'  -static_dbgen_only -daidir=$1 2>&1
