INFO: [VRFC 10-163] Analyzing VHDL file "D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5 - 2nd backup with slow clock - Copy/lab5.srcs/sim_1/new/Counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_sim
ERROR: [VRFC 10-486] character '2' is not in type std_logic [D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5 - 2nd backup with slow clock - Copy/lab5.srcs/sim_1/new/Counter_sim.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5 - 2nd backup with slow clock - Copy/lab5.srcs/sim_1/new/Counter_sim.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5 - 2nd backup with slow clock - Copy/lab5.srcs/sim_1/new/Counter_sim.vhd ignored due to errors
