Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id F3672667B89
	for <lists+amd-gfx@lfdr.de>; Thu, 12 Jan 2023 17:44:10 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1285110E0CE;
	Thu, 12 Jan 2023 16:44:09 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oa1-x2f.google.com (mail-oa1-x2f.google.com
 [IPv6:2001:4860:4864:20::2f])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 12BB910E0CE
 for <amd-gfx@lists.freedesktop.org>; Thu, 12 Jan 2023 16:44:08 +0000 (UTC)
Received: by mail-oa1-x2f.google.com with SMTP id
 586e51a60fabf-15085b8a2f7so19485715fac.2
 for <amd-gfx@lists.freedesktop.org>; Thu, 12 Jan 2023 08:44:07 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=A6HzxpJLsK7FXS32brbLbohl+DuA1im456YAH3uIfFE=;
 b=cAMwUFqOJilz9Jpxh2poWuQnBOy1pwMzzKZMoFCicsxG+S2BxzXNn88EKIfUJatj9g
 TjVW1zZixKSmnznG3gUsEUB5WX9VE5xSM4910NI8rusWwa/xB3W8GjuTE1lJGitAbyRd
 3WX6EyKorMlv9Hxn2Jn5740+Hf9yK2B7gn5z/aEXtrUMkjPxmZxPJTljMaPODEyT4Cpj
 l84KNSa9rOJSzMnf6uPluuxDWOw1Mo6huqn36078A29/md4jM/dplEXDjUNjK8yyrP40
 CLIPbYisAotK6Sd5KZERzdInhQTwFQu5Mzqns+V70K/H/J4DZufwJDtb73Osfp1JGU9Y
 CBzw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=A6HzxpJLsK7FXS32brbLbohl+DuA1im456YAH3uIfFE=;
 b=06ceq78XaWJeSRLYbooV0YPA2Uz72KrYQeHZv7AUxuB1QFFJVa3nEF+FZHn/MEeHxU
 JfzzBWn8FpGE6OLkrfNJBWwDx/AOnHG+eBPhxpnuWiPKalUPeqekuhl4rlEMUsRT+HUE
 OkmJvw0fnqbGgFkB04VxYd6ac1haVplgFsJD4JX55VGUK/V9zu9pgNzY8AbJHuo8RdHC
 wkHxieQJvdSyX4uaQWtuhiUYCNhuU+REfB4shTPY79r/o2J0rwzIPeboAt1bzYQaiiqZ
 2REdAdhfaUCU0hO5w1nWug1I9w+1FvsQ8KQWfw9QRV3L/++sW/3Pf6bS17i91Cpu2+ud
 ZPmA==
X-Gm-Message-State: AFqh2koVr2gy/CgUhnR0qshYvpw3paULa4NZMtrC3uj7tCiRZgp3sUdv
 yEykv6JQzDJV7DrEyiBb42I7V3EpOyo61vTHMdI=
X-Google-Smtp-Source: AMrXdXv9boXFiJqvBbMnZew4s2pA5eTeM0MVH0bDOPUIQTSOhIIXWjPu5S5mAGt68ms46ct3W8Z0uCYoZPEZCIHwtQE=
X-Received: by 2002:a05:6870:c59c:b0:150:d9aa:4011 with SMTP id
 ba28-20020a056870c59c00b00150d9aa4011mr2900288oab.96.1673541846990; Thu, 12
 Jan 2023 08:44:06 -0800 (PST)
MIME-Version: 1.0
References: <CAAxE2A720cJguG5b+0zbP=G4TxTjpqKBvOqDXXAP0LWHZEuj0A@mail.gmail.com>
 <0931a762-c3a3-16c3-33a5-88e83fca4bcb@gmail.com>
 <CAAxE2A5pBqOkny15tSRCWn_UW8=TTE=zYPChBZofZCrHZoQbww@mail.gmail.com>
 <35304b1e-98a7-d342-9f1b-50f07b45cf98@gmail.com>
 <CAAxE2A6KJWPJ3eqKoaiJZUJCNqRpx+WYwoGEZKxX2Kf_auLUWg@mail.gmail.com>
 <a90b0e8e-dd02-031f-0432-1c5f6f02e949@amd.com>
 <CAAxE2A7PJdiPORP-X+7kFmix9pCo63PqeamP20BZJx4GDfJdEQ@mail.gmail.com>
 <8ec2b238-fa8b-a693-b9d9-3a590cc05664@amd.com>
 <CAAxE2A7G_gjvuGNNtZ6J-4R25Ykx8ziz1B2f0Dc3KuC4KeYdzA@mail.gmail.com>
 <BYAPR12MB461473D2083BC8B9FB012AC297F59@BYAPR12MB4614.namprd12.prod.outlook.com>
 <CAAxE2A4F59qttYfrT66v4Fe0D1h4Km=DLY779uC=HHSGswg4Lg@mail.gmail.com>
 <CADnq5_MLO4FLXrmUXPUzo2UBzqxa_hjfL0qBzibWAqO79uhxvw@mail.gmail.com>
 <e931b723-d4bf-be9c-0f08-6f3bf00eb938@amd.com>
In-Reply-To: <e931b723-d4bf-be9c-0f08-6f3bf00eb938@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Thu, 12 Jan 2023 11:43:55 -0500
Message-ID: <CADnq5_NOmdq9_kUzm9cnavyn6czx18-kKmLm0-R6msRdqOwXsA@mail.gmail.com>
Subject: Re: [PATCH 1/2] drm/amdgpu: return the PCIe gen and lanes from the
 INFO
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Lazar, Lijo" <Lijo.Lazar@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>,
 =?UTF-8?B?TWFyZWsgT2zFocOhaw==?= <maraeo@gmail.com>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Thu, Jan 12, 2023 at 6:50 AM Christian K=C3=B6nig
<christian.koenig@amd.com> wrote:
>
> Am 11.01.23 um 21:48 schrieb Alex Deucher:
> > On Wed, Jan 4, 2023 at 3:17 PM Marek Ol=C5=A1=C3=A1k <maraeo@gmail.com>=
 wrote:
> >> Yes, it's meant to be like a spec sheet. We are not interested in the =
current bandwidth utilization.
> > After chatting with Marek on IRC and thinking about this more, I think
> > this patch is fine.  It's not really meant for bandwidth per se, but
> > rather as a limit to determine what the driver should do in certain
> > cases (i.e., when does it make sense to copy to vram vs not).  It's
> > not straightforward for userspace to parse the full topology to
> > determine what links may be slow.  I guess one potential pitfall would
> > be that if you pass the device into a VM, the driver may report the
> > wrong values.  Generally in a VM the VM doesn't get the full view up
> > to the root port.  I don't know if the hypervisors report properly for
> > pcie_bandwidth_available() in a VM or if it just shows the info about
> > the endpoint in the VM.
>
> So this basically doesn't return the gen and lanes of the device, but
> rather what was negotiated between the device and the upstream root port?

Correct. It exposes the max gen and lanes of the slowest link between
the device and the root port.

>
> If I got that correctly then we should probably document that cause
> otherwise somebody will try to "fix" it at some time.

Good point.

Alex

>
> Christian.
>
> >
> > Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
> >
> > Alex
> >
> >> Marek
> >>
> >> On Wed, Jan 4, 2023 at 10:33 AM Lazar, Lijo <Lijo.Lazar@amd.com> wrote=
:
> >>> [AMD Official Use Only - General]
> >>>
> >>>
> >>> To clarify, with DPM in place, the current bandwidth will be changing=
 based on the load.
> >>>
> >>> If apps/umd already has a way to know the current bandwidth utilisati=
on, then possible maximum also could be part of the same API. Otherwise, th=
is only looks like duplicate information. We have the same information in s=
ysfs DPM nodes.
> >>>
> >>> BTW, I don't know to what extent app/umd really makes use of this. Ta=
ke that memory frequency as an example (I'm reading it as 16GHz). It only l=
ooks like a spec sheet.
> >>>
> >>> Thanks,
> >>> Lijo
> >>> ________________________________
> >>> From: Marek Ol=C5=A1=C3=A1k <maraeo@gmail.com>
> >>> Sent: Wednesday, January 4, 2023 8:40:00 PM
> >>> To: Lazar, Lijo <Lijo.Lazar@amd.com>
> >>> Cc: amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org>
> >>> Subject: Re: [PATCH 1/2] drm/amdgpu: return the PCIe gen and lanes fr=
om the INFO
> >>>
> >>> On Wed, Jan 4, 2023 at 9:19 AM Lazar, Lijo <lijo.lazar@amd.com> wrote=
:
> >>>
> >>>
> >>>
> >>> On 1/4/2023 7:43 PM, Marek Ol=C5=A1=C3=A1k wrote:
> >>>> On Wed, Jan 4, 2023 at 6:50 AM Lazar, Lijo <lijo.lazar@amd.com
> >>>> <mailto:lijo.lazar@amd.com>> wrote:
> >>>>
> >>>>
> >>>>
> >>>>      On 1/4/2023 4:11 AM, Marek Ol=C5=A1=C3=A1k wrote:
> >>>>       > I see. Well, those sysfs files are not usable, and I don't t=
hink it
> >>>>       > would be important even if they were usable, but for complet=
eness:
> >>>>       >
> >>>>       > The ioctl returns:
> >>>>       >      pcie_gen =3D 1
> >>>>       >      pcie_num_lanes =3D 16
> >>>>       >
> >>>>       > Theoretical bandwidth from those values: 4.0 GB/s
> >>>>       > My DMA test shows this write bandwidth: 3.5 GB/s
> >>>>       > It matches the expectation.
> >>>>       >
> >>>>       > Let's see the devices (there is only 1 GPU Navi21 in the sys=
tem):
> >>>>       > $ lspci |egrep '(PCI|VGA).*Navi'
> >>>>       > 0a:00.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] N=
avi
> >>>>      10 XL
> >>>>       > Upstream Port of PCI Express Switch (rev c3)
> >>>>       > 0b:00.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] N=
avi
> >>>>      10 XL
> >>>>       > Downstream Port of PCI Express Switch
> >>>>       > 0c:00.0 VGA compatible controller: Advanced Micro Devices, I=
nc.
> >>>>       > [AMD/ATI] Navi 21 [Radeon RX 6800/6800 XT / 6900 XT] (rev c3=
)
> >>>>       >
> >>>>       > Let's read sysfs:
> >>>>       >
> >>>>       > $ cat /sys/bus/pci/devices/0000:0a:00.0/current_link_width
> >>>>       > 16
> >>>>       > $ cat /sys/bus/pci/devices/0000:0b:00.0/current_link_width
> >>>>       > 16
> >>>>       > $ cat /sys/bus/pci/devices/0000:0c:00.0/current_link_width
> >>>>       > 16
> >>>>       > $ cat /sys/bus/pci/devices/0000:0a:00.0/current_link_speed
> >>>>       > 2.5 GT/s PCIe
> >>>>       > $ cat /sys/bus/pci/devices/0000:0b:00.0/current_link_speed
> >>>>       > 16.0 GT/s PCIe
> >>>>       > $ cat /sys/bus/pci/devices/0000:0c:00.0/current_link_speed
> >>>>       > 16.0 GT/s PCIe
> >>>>       >
> >>>>       > Problem 1: None of the speed numbers match 4 GB/s.
> >>>>
> >>>>      US bridge =3D 2.5GT/s means operating at PCIe Gen 1 speed. Tota=
l
> >>>>      theoretical bandwidth is then derived based on encoding and tot=
al
> >>>>      number
> >>>>      of lanes.
> >>>>
> >>>>       > Problem 2: Userspace doesn't know the bus index of the bridg=
es,
> >>>>      and it's
> >>>>       > not clear which bridge should be used.
> >>>>
> >>>>      In general, modern ones have this arch=3D US->DS->EP. US is the=
 one
> >>>>      connected to physical link.
> >>>>
> >>>>       > Problem 3: The PCIe gen number is missing.
> >>>>
> >>>>      Current link speed is based on whether it's Gen1/2/3/4/5.
> >>>>
> >>>>      BTW, your patch makes use of capabilities flags which gives the=
 maximum
> >>>>      supported speed/width by the device. It may not necessarily ref=
lect the
> >>>>      current speed/width negotiated. I guess in NV, this info is alr=
eady
> >>>>      obtained from PMFW and made available through metrics table.
> >>>>
> >>>>
> >>>> It computes the minimum of the device PCIe gen and the motherboard/s=
lot
> >>>> PCIe gen to get the final value. These 2 lines do that. The low 16 b=
its
> >>>> of the mask contain the device PCIe gen mask. The high 16 bits of th=
e
> >>>> mask contain the slot PCIe gen mask.
> >>>> + pcie_gen_mask =3D adev->pm.pcie_gen_mask & (adev->pm.pcie_gen_mask=
 >> 16);
> >>>> + dev_info->pcie_gen =3D fls(pcie_gen_mask);
> >>>>
> >>> With DPM in place on some ASICs, how much does this static info help =
for
> >>> upper level apps?
> >>>
> >>>
> >>> It helps UMDs make better decisions if they know the maximum achievab=
le bandwidth. UMDs also compute the maximum memory bandwidth and compute pe=
rformance (FLOPS). Right now it's printed by Mesa to give users detailed in=
formation about their GPU. For example:
> >>>
> >>> $ AMD_DEBUG=3Dinfo glxgears
> >>> Device info:
> >>>      name =3D NAVI21
> >>>      marketing_name =3D AMD Radeon RX 6800
> >>>      num_se =3D 3
> >>>      num_rb =3D 12
> >>>      num_cu =3D 60
> >>>      max_gpu_freq =3D 2475 MHz
> >>>      max_gflops =3D 19008 GFLOPS
> >>>      l0_cache_size =3D 16 KB
> >>>      l1_cache_size =3D 128 KB
> >>>      l2_cache_size =3D 4096 KB
> >>>      l3_cache_size =3D 128 MB
> >>>      memory_channels =3D 16 (TCC blocks)
> >>>      memory_size =3D 16 GB (16384 MB)
> >>>      memory_freq =3D 16 GHz
> >>>      memory_bus_width =3D 256 bits
> >>>      memory_bandwidth =3D 512 GB/s
> >>>      pcie_gen =3D 1
> >>>      pcie_num_lanes =3D 16
> >>>      pcie_bandwidth =3D 4.0 GB/s
> >>>
> >>> Marek
>
