0.6
2019.2
Nov  6 2019
21:57:16
E:/arqui_2020/git/arqui-2022/vivado/tp1_v2/tp1_v2.sim/sim_1/impl/timing/xsim/testbench_alu_time_impl.v,1664138563,verilog,,E:/arqui_2020/git/arqui-2022/vivado/tp1_v2/tp1_v2.srcs/sim_1/new/tb_aluu.v,,alu;glbl,,,,,,,,
E:/arqui_2020/git/arqui-2022/vivado/tp1_v2/tp1_v2.srcs/sim_1/new/tb_aluu.v,1664135767,verilog,,,,testbench_alu,,,,,,,,
