Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 10 23:45:30 2024
| Host         : PC_HP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file timing_synth.log
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.550        0.000                      0                88107       -5.519     -679.018                    179                87966        0.090        0.000                       0                 42768  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 5.000}        10.000          100.000         
clk_fpga_1                            {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0  {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0  {0.000 22.500}       45.000          22.222          
  mmcm_clk_0_s                        {0.000 3.367}        6.735           148.485         
  mmcm_clk_1_s                        {0.000 3.367}        6.735           148.485         
  mmcm_clk_2_s                        {0.000 1.122}        2.245           445.455         
  mmcm_fb_clk_s                       {0.000 27.500}       55.000          18.182          
rx1_dclk_out                          {0.000 6.250}        12.500          80.000          
  adc_clk_div_s                       {0.000 25.000}       50.000          20.000          
rx2_dclk_out                          {0.000 6.250}        12.500          80.000          
  adc_clk_div_s_1                     {0.000 25.000}       50.000          20.000          
spi0_clk                              {0.000 20.000}       40.000          25.000          
spi1_clk                              {0.000 20.000}       40.000          25.000          
tx1_dclk_out                          {0.000 6.250}        12.500          80.000          
  dac_clk_div_s                       {0.000 25.000}       50.000          20.000          
tx2_dclk_out                          {0.000 6.250}        12.500          80.000          
  dac_clk_div_s_1                     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  3.693        0.000                      0                56838        0.045        0.000                      0                56838        2.500        0.000                       0                 21928  
clk_fpga_1                                  2.323        0.000                      0                   55        0.045        0.000                      0                   55        0.264        0.000                       0                    47  
  clk_out1_system_sys_audio_clkgen_0       78.833        0.000                      0                   61        0.045        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                   43.751        0.000                       0                     2  
  mmcm_clk_0_s                              0.550        0.000                      0                 1229        0.045        0.000                      0                 1229        2.387        0.000                       0                   615  
  mmcm_clk_1_s                                                                                                                                                                          4.579        0.000                       0                     2  
  mmcm_clk_2_s                                                                                                                                                                          0.090        0.000                       0                     2  
  mmcm_fb_clk_s                                                                                                                                                                        45.000        0.000                       0                     3  
rx1_dclk_out                                                                                                                                                                           10.833        0.000                       0                    12  
  adc_clk_div_s                            45.311        0.000                      0                 3292        0.045        0.000                      0                 3292       23.750        0.000                       0                  2420  
rx2_dclk_out                                                                                                                                                                           10.833        0.000                       0                    12  
  adc_clk_div_s_1                          45.228        0.000                      0                 2691        0.045        0.000                      0                 2691       23.750        0.000                       0                  2016  
tx1_dclk_out                                                                                                                                                                           10.833        0.000                       0                     8  
  dac_clk_div_s                            45.525        0.000                      0                11780       -0.166       -0.995                      6                11780       24.020        0.000                       0                 10322  
tx2_dclk_out                                                                                                                                                                           10.833        0.000                       0                     8  
  dac_clk_div_s_1                          45.525        0.000                      0                 6129       -0.166       -0.995                      6                 6129       24.020        0.000                       0                  5334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                8.274        0.000                      0                    4                                                                        
adc_clk_div_s                       clk_fpga_0                                6.732        0.000                      0                   49                                                                        
adc_clk_div_s_1                     clk_fpga_0                                6.762        0.000                      0                   51                                                                        
dac_clk_div_s                       clk_fpga_0                                8.968        0.000                      0                   11                                                                        
dac_clk_div_s_1                     clk_fpga_0                                8.968        0.000                      0                   11                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       79.654        0.000                      0                    5                                                                        
clk_fpga_0                          adc_clk_div_s                             8.912        0.000                      0                  118                                                                        
adc_clk_div_s_1                     adc_clk_div_s                            43.153        0.000                      0                   34       -3.356     -113.766                     34                   34  
dac_clk_div_s                       adc_clk_div_s                            50.090        0.000                      0                   65       -5.492     -356.908                     65                   65  
clk_fpga_0                          adc_clk_div_s_1                           8.912        0.000                      0                  124                                                                        
adc_clk_div_s                       adc_clk_div_s_1                          44.530        0.000                      0                    2       -3.396       -6.676                      2                    2  
dac_clk_div_s_1                     adc_clk_div_s_1                          50.134        0.000                      0                   33       -5.519     -182.085                     33                   33  
clk_fpga_0                          dac_clk_div_s                             8.915        0.000                      0                   14                                                                        
adc_clk_div_s                       dac_clk_div_s                            42.768        0.000                      0                    1        1.633        0.000                      0                    1  
clk_fpga_0                          dac_clk_div_s_1                           8.915        0.000                      0                   15                                                                        
adc_clk_div_s_1                     dac_clk_div_s_1                          42.741        0.000                      0                    1        1.660        0.000                      0                    1  
dac_clk_div_s                       dac_clk_div_s_1                          48.133        0.000                      0                   33       -0.534      -17.592                     33                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_div_s      adc_clk_div_s           47.389        0.000                      0                  607        0.316        0.000                      0                  607  
**async_default**  adc_clk_div_s_1    adc_clk_div_s_1         47.406        0.000                      0                  548        0.315        0.000                      0                  548  
**async_default**  clk_fpga_0         clk_fpga_0               7.184        0.000                      0                 3539        0.299        0.000                      0                 3539  
**async_default**  dac_clk_div_s      dac_clk_div_s           47.389        0.000                      0                  523        0.321        0.000                      0                  523  
**async_default**  dac_clk_div_s_1    dac_clk_div_s_1         47.417        0.000                      0                  283        0.321        0.000                      0                  283  
**async_default**  mmcm_clk_0_s       mmcm_clk_0_s             4.976        0.000                      0                  228        0.339        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_raddr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/up_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.269ns (20.968%)  route 4.783ns (79.032%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.800     1.700    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/s_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_raddr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_raddr_int_reg[6]/Q
                         net (fo=11, unplaced)        0.787     2.965    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_raddr[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.260 f  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_15/O
                         net (fo=1, unplaced)         0.964     4.224    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.348 f  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_7/O
                         net (fo=12, unplaced)        1.159     5.507    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.631 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_5/O
                         net (fo=29, unplaced)        0.971     6.602    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[31]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[10]_i_2/O
                         net (fo=1, unplaced)         0.902     7.628    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[10]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.752 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata[10]_i_1/O
                         net (fo=1, unplaced)         0.000     7.752    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/up_rdata_0[10]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/up_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    10.760    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091    10.851 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.655    11.505    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/s_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/up_rdata_reg[10]/C
                         clock pessimism              0.050    11.555    
                         clock uncertainty           -0.154    11.401    
                         FDRE (Setup_fdre_C_D)        0.044    11.445    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/up_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.210     0.573    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/Q
                         net (fo=1, unplaced)         0.081     0.801    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.355     0.739    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.773ns (40.856%)  route 1.119ns (59.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.584     1.485    i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.963 f  i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, unplaced)         0.311     2.274    i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/seq_clr
                         LUT1 (Prop_lut1_I0_O)        0.295     2.569 r  i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, unplaced)         0.808     3.377    i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/clear
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.760     5.760    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.091     5.851 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.439     6.290    i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.050     6.340    
                         clock uncertainty           -0.083     6.257    
                         FDRE (Setup_fdre_C_R)       -0.557     5.700    i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.114     0.477    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.624 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, unplaced)         0.081     0.705    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d1
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.259     0.643    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/delay_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.021     0.622    
                         FDPE (Hold_fdpe_C_D)         0.038     0.660    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.802ns (37.512%)  route 1.336ns (62.488%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 84.258 - 81.380 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.584     1.485    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.573 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.372    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
                         BUFG (Prop_bufg_I_O)         0.101     2.473 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, unplaced)        0.800     3.273    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.751 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     4.754    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.324     5.078 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, unplaced)         0.333     5.411    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[4]
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.760    82.140    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.091    82.231 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.439    82.670    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.753 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    83.513    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
                         BUFG (Prop_bufg_I_O)         0.091    83.604 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, unplaced)        0.655    84.258    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.250    84.508    
                         clock uncertainty           -0.215    84.293    
                         FDRE (Setup_fdre_C_D)       -0.049    84.244    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         84.244    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 78.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.114     0.477    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.527 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
                         BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, unplaced)        0.210     1.100    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.247 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg/Q
                         net (fo=1, unplaced)         0.081     1.328    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.259     0.643    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.696 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.051    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
                         BUFG (Prop_bufg_I_O)         0.029     1.080 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, unplaced)        0.355     1.435    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                         clock pessimism             -0.189     1.245    
                         FDRE (Hold_fdre_C_D)         0.038     1.283    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225               i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980              i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440               i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440               i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751               i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000               i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[180]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.416ns (45.286%)  route 2.919ns (54.714%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 8.240 - 6.735 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.584     1.485    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.485     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.800     1.700    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/reference_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[180]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[180]/Q
                         net (fo=2, unplaced)         0.657     2.835    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_d_reg_0[163]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     3.402 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.411    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.528 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.528    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.784 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/O[2]
                         net (fo=2, unplaced)         0.433     4.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[11]
                         LUT4 (Prop_lut4_I1_O)        0.327     4.544 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_3/O
                         net (fo=1, unplaced)         0.000     4.544    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     5.091 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, unplaced)        0.990     6.081    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.205 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, unplaced)        0.830     7.035    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.760     7.494    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.091     7.585 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.439     8.024    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     6.735 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.494    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.091     7.585 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.655     8.240    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.050     8.290    
                         clock uncertainty           -0.147     8.143    
                         FDRE (Setup_fdre_C_R)       -0.557     7.586    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  0.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.114     0.477    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.210     0.573    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/Q
                         net (fo=1, unplaced)         0.081     0.801    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.259     0.643    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.355     0.739    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Hold_fdce_C_D)         0.038     0.756    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159                i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625              i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387                i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387                i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.735       4.579                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.735       206.625              i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s
  To Clock:  mmcm_clk_2_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s
Waveform(ns):       { 0.000 1.122 }
Period(ns):         2.245
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.245       0.090                i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.245       211.115              i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         55.000      52.845               i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       55.000      45.000               i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  rx1_dclk_out
  To Clock:  rx1_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx1_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { rx1_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         12.500      10.833     ILOGIC_X1Y67  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[0].i_iserdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       45.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.311ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/dac_data_in_2d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_valid_zero_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.269ns (27.872%)  route 3.284ns (72.128%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 55.154 - 50.000 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    3.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.329    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.360 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.944    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.045 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.800     8.845    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/d_acc_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/dac_data_in_2d_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.323 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/dac_data_in_2d_reg[2]/Q
                         net (fo=3, unplaced)         0.983    10.306    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/data_int_reg[15][2]
                         LUT6 (Prop_lut6_I0_O)        0.295    10.601 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/data_int[2]_i_1__0/O
                         net (fo=9, unplaced)         0.943    11.544    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/D[2]
                         LUT6 (Prop_lut6_I1_O)        0.124    11.668 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_i_4__0/O
                         net (fo=1, unplaced)         0.449    12.117    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_i_4__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.241 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_i_3__0/O
                         net (fo=1, unplaced)         0.449    12.690    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_i_3__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    12.814 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_i_1__0/O
                         net (fo=2, unplaced)         0.460    13.274    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_match_z_s
                         LUT3 (Prop_lut3_I0_O)        0.124    13.398 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_valid_zero_d_i_1__0/O
                         net (fo=1, unplaced)         0.000    13.398    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_valid_zero
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_valid_zero_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.051    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    53.969 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.408    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.655    55.154    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_pn_err_int_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_valid_zero_d_reg/C
                         clock pessimism              3.546    58.700    
                         clock uncertainty           -0.035    58.665    
                         FDRE (Setup_fdre_C_D)        0.044    58.709    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_pnmon/adc_valid_zero_d_reg
  -------------------------------------------------------------------
                         required time                         58.709    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                 45.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    3.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.187    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.457 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.571    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.597 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.210     2.807    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     2.954 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, unplaced)         0.081     3.034    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.520    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.210    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.239 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.355     6.594    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -3.642     2.952    
                         FDCE (Hold_fdce_C_D)         0.038     2.990    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div_s
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424               i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750               i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750               i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx2_dclk_out
  To Clock:  rx2_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx2_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { rx2_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         12.500      10.833     ILOGIC_X1Y105  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[0].i_iserdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       45.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.228ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.261ns (27.200%)  route 3.375ns (72.800%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 55.194 - 50.000 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    3.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.369    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.400 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.984    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.085 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.800     8.885    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.363 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=13, unplaced)        1.015    10.378    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295    10.673 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, unplaced)        0.945    11.618    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT4 (Prop_lut4_I2_O)        0.124    11.742 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_5_i_1/O
                         net (fo=18, unplaced)        0.506    12.248    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.116    12.364 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__1/O
                         net (fo=2, unplaced)         0.460    12.824    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
                         LUT6 (Prop_lut6_I4_O)        0.124    12.948 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, unplaced)         0.449    13.397    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    13.521 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, unplaced)         0.000    13.521    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.091    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    54.009 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.448    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.539 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.655    55.194    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C
                         clock pessimism              3.547    58.740    
                         clock uncertainty           -0.035    58.705    
                         FDRE (Setup_fdre_C_D)        0.044    58.749    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                 45.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.634ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    3.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.226    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.496 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.610    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.636 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.210     2.846    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     2.993 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, unplaced)         0.081     3.074    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.560    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.991 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.250    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.279 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.355     6.634    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -3.643     2.991    
                         FDCE (Hold_fdce_C_D)         0.038     3.029    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_div_s_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424               i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750               i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750               i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx1_dclk_out
  To Clock:  tx1_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx1_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { tx1_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         12.500      10.833     OLOGIC_X1Y83  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       45.525ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.166ns,  Total Violation       -0.995ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.525ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.988ns (45.482%)  route 2.383ns (54.518%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.359    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.390 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.974    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.075 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.800     3.875    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.353 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[12]/Q
                         net (fo=2, unplaced)         0.752     5.105    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.400 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_4/O
                         net (fo=2, unplaced)         0.913     6.313    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_4_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.437 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt[0]_i_2/O
                         net (fo=31, unplaced)        0.709     7.146    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg_15_sn_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.666 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.675    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.792    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.909    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.246 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.246    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common_n_142
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.081    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    51.999 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.438    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.529 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.655    53.184    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[13]/C
                         clock pessimism              0.546    53.730    
                         clock uncertainty           -0.035    53.695    
                         FDRE (Setup_fdre_C_D)        0.076    53.771    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         53.771    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 45.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/serdes_rst_seq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.147ns (30.366%)  route 0.337ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.216    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.486 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.600    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.626 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.210     0.836    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/div_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/serdes_rst_seq_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.983 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/serdes_rst_seq_reg[6]/Q
                         net (fo=6, unplaced)         0.337     1.320    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/serdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.550    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.981 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.240    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.269 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.355     1.624    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/div_clk
    OLOGIC_X1Y83         OSERDESE2                                    r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/CLKDIV
                         clock pessimism             -0.643     0.981    
    OLOGIC_X1Y83         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.486    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                 -0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_div_s
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424               i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020               i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020               i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx2_dclk_out
  To Clock:  tx2_dclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx2_dclk_out
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { tx2_dclk_in_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         12.500      10.833     OLOGIC_X1Y143  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       45.525ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.166ns,  Total Violation       -0.995ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.525ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.988ns (45.482%)  route 2.383ns (54.518%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 53.196 - 50.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.372    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.403 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.987    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.088 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.800     3.888    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.366 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[12]/Q
                         net (fo=2, unplaced)         0.752     5.118    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.413 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_5__0/O
                         net (fo=2, unplaced)         0.913     6.326    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_5__0_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.450 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt[0]_i_2__0/O
                         net (fo=31, unplaced)        0.709     7.159    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg_15_sn_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.679 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.009     7.688    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[0]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.805    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[4]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.922    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[8]_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.259 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_rate_cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, unplaced)         0.000     8.259    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common_n_99
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.094    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    52.012 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.451    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.542 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.655    53.196    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[13]/C
                         clock pessimism              0.547    53.743    
                         clock uncertainty           -0.035    53.708    
                         FDRE (Setup_fdre_C_D)        0.076    53.784    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         53.784    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 45.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/serdes_rst_seq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.147ns (30.366%)  route 0.337ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.229    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.613    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.639 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.210     0.849    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/div_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/serdes_rst_seq_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.996 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/serdes_rst_seq_reg[6]/Q
                         net (fo=6, unplaced)         0.337     1.333    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/serdes_rst
    OLOGIC_X1Y143        OSERDESE2                                    r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.563    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.994 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.253    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.282 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.355     1.637    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/div_clk
    OLOGIC_X1Y143        OSERDESE2                                    r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/CLKDIV
                         clock pessimism             -0.643     0.994    
    OLOGIC_X1Y143        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.499    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                 -0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_div_s_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424               i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020               i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020               i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.274ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.677ns  (logic 1.344ns (80.143%)  route 0.333ns (19.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, unplaced)         0.333     1.677    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.049     9.951    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  8.274    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.711ns  (logic 1.438ns (53.043%)  route 1.273ns (46.957%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 f  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, unplaced)         0.473     1.787    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
                         LUT2 (Prop_lut2_I1_O)        0.124     1.911 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, unplaced)         0.800     2.711    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
                         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDSE (Setup_fdse_C_S)       -0.557     9.443    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  6.732    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.762ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.681ns  (logic 1.438ns (53.637%)  route 1.243ns (46.363%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 f  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, unplaced)         0.443     1.757    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
                         LUT2 (Prop_lut2_I0_O)        0.124     1.881 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, unplaced)         0.800     2.681    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
                         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDSE (Setup_fdse_C_S)       -0.557     9.443    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.762    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.968ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, unplaced)         0.334     0.812    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo_n_8
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  8.968    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.968ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.867%)  route 0.334ns (41.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, unplaced)         0.334     0.812    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo_n_8
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/req_eot_reg
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  8.968    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       79.654ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.654ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.677ns  (logic 1.344ns (80.143%)  route 0.333ns (19.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, unplaced)         0.333     1.677    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
                         FDRE (Setup_fdre_C_D)       -0.049    81.331    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.331    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                 79.654    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack        8.912ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=17, unplaced)        0.390     0.868    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  8.912    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       43.153ns,  Total Violation        0.000ns
Hold  :           34  Failing Endpoints,  Worst Slack       -3.356ns,  Total Violation     -113.766ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.153ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.021ns (32.682%)  route 2.103ns (67.318%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 55.154 - 50.000 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.369    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.400 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.984    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.085 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.800     8.885    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     9.363 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[119]/Q
                         net (fo=1, unplaced)         0.741    10.104    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.295    10.399 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx_data_valid_i_1/O
                         net (fo=1, unplaced)         0.902    11.301    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx2_symb_8_16b
                         LUT6 (Prop_lut6_I0_O)        0.124    11.425 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/i_rx_2_link/rx_data_valid/O
                         net (fo=2, unplaced)         0.460    11.885    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/rx2_data_valid
                         LUT3 (Prop_lut3_I1_O)        0.124    12.009 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_i_1__0/O
                         net (fo=1, unplaced)         0.000    12.009    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_valid_B0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.051    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    53.969 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.408    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.655    55.154    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/d_acc_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_valid_in_d_reg/C
                         clock pessimism              0.000    55.154    
                         clock uncertainty           -0.035    55.119    
                         FDRE (Setup_fdre_C_D)        0.044    55.163    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         55.163    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 43.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_data_in_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.226    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.496 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.610    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.636 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.210     2.846    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/dest_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.993 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata_reg[16]/Q
                         net (fo=1, unplaced)         0.281     3.274    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0_n_16
                         LUT5 (Prop_lut5_I2_O)        0.098     3.372 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/adc_data_in_d[0]_i_1/O
                         net (fo=2, unplaced)         0.000     3.372    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_data_in_d_reg[15]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_data_in_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.520    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.210    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.239 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.355     6.594    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/d_acc_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_data_in_d_reg[0]/C
                         clock pessimism              0.000     6.594    
                         clock uncertainty            0.035     6.629    
                         FDRE (Hold_fdre_C_D)         0.099     6.728    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/adc_data_in_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.728    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                 -3.356    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       50.090ns,  Total Violation        0.000ns
Hold  :           65  Failing Endpoints,  Worst Slack       -5.492ns,  Total Violation     -356.908ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.090ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.233%)  route 0.455ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        1.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 55.154 - 50.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.359    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.390 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.974    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.075 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.800     3.875    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.353 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/Q
                         net (fo=231, unplaced)       0.455     4.808    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/E[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.051    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    53.969 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.408    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.655    55.154    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/d_acc_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_valid_in_d_reg/C
                         clock pessimism              0.000    55.154    
                         clock uncertainty           -0.035    55.119    
                         FDRE (Setup_fdre_C_D)       -0.220    54.899    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/dac_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         54.899    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 50.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.492ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.216    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.486 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.600    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.626 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.210     0.836    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/d_xfer_toggle_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.983 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.129    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/dac_data_in_d_reg[15]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.520    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.210    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.239 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.355     6.594    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/d_acc_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/C
                         clock pessimism              0.000     6.594    
                         clock uncertainty            0.035     6.629    
                         FDRE (Hold_fdre_C_D)        -0.009     6.620    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                 -5.492    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack        8.912ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=17, unplaced)        0.390     0.868    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  8.912    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       44.530ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -3.396ns,  Total Violation       -6.676ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.530ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.897ns (49.097%)  route 0.930ns (50.903%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 55.194 - 50.000 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.329    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.360 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.944    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.045 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.800     8.845    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.323 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_reg/Q
                         net (fo=1, unplaced)         0.470     9.793    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr1
                         LUT2 (Prop_lut2_I0_O)        0.295    10.088 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_sync_cntr_INST_0/O
                         net (fo=2, unplaced)         0.460    10.548    i_system_wrapper/tdd_sync_cntr
                         LUT3 (Prop_lut3_I0_O)        0.124    10.672 r  i_system_wrapper/system_i_i_1/O
                         net (fo=2, unplaced)         0.000    10.672    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.091    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    54.009 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.448    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.539 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.655    55.194    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/out_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg/C
                         clock pessimism              0.000    55.194    
                         clock uncertainty           -0.035    55.158    
                         FDRE (Setup_fdre_C_D)        0.044    55.202    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_sync_d1_reg
  -------------------------------------------------------------------
                         required time                         55.202    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 44.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.396ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.243ns (42.974%)  route 0.322ns (57.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.634ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.187    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.457 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.571    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.597 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.210     2.807    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_data_cntrl_int_reg[95]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.954 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/sync_adc_valid_reg/Q
                         net (fo=4, unplaced)         0.322     3.276    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_reg
                         LUT3 (Prop_lut3_I0_O)        0.096     3.372 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/adc_valid_in_d_i_1__1/O
                         net (fo=1, unplaced)         0.000     3.372    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_A0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.560    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.991 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.250    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.279 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.355     6.634    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg/C
                         clock pessimism              0.000     6.634    
                         clock uncertainty            0.035     6.669    
                         FDRE (Hold_fdre_C_D)         0.099     6.768    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/adc_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         -6.768    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                 -3.396    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       50.134ns,  Total Violation        0.000ns
Hold  :           33  Failing Endpoints,  Worst Slack       -5.519ns,  Total Violation     -182.086ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.134ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_valid_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.183%)  route 0.438ns (47.817%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 55.194 - 50.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.372    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.403 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.987    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.088 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.800     3.888    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.366 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/Q
                         net (fo=121, unplaced)       0.438     4.804    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/E[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_valid_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.091    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    54.009 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.448    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.539 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.655    55.194    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_valid_in_d_reg/C
                         clock pessimism              0.000    55.194    
                         clock uncertainty           -0.035    55.158    
                         FDRE (Setup_fdre_C_D)       -0.220    54.938    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_valid_in_d_reg
  -------------------------------------------------------------------
                         required time                         54.938    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 50.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.519ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             adc_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.634ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.229    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.613    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.639 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.210     0.849    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/d_xfer_toggle_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.996 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/dac_data_iq_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.141    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[15]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.560    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.991 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.250    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.279 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.355     6.634    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/d_xfer_data_reg[34]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]/C
                         clock pessimism              0.000     6.634    
                         clock uncertainty            0.035     6.669    
                         FDRE (Hold_fdre_C_D)        -0.009     6.660    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/dac_data_in_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.660    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                 -5.519    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack        8.915ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.478ns (55.260%)  route 0.387ns (44.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.387     0.865    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.915    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       42.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.768ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.773ns (48.955%)  route 0.806ns (51.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.329    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.360 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.944    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.045 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.800     8.845    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.323 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/Q
                         net (fo=1, unplaced)         0.806    10.129    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/tdd_tx1_valid
                         LUT5 (Prop_lut5_I4_O)        0.295    10.424 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_1__0/O
                         net (fo=1, unplaced)         0.000    10.424    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.081    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    51.999 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.438    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.529 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.655    53.184    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000    53.184    
                         clock uncertainty           -0.035    53.148    
                         FDRE (Setup_fdre_C_D)        0.044    53.192    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         53.192    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 42.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.187    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.457 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.571    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.597 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.210     2.807    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/d_data_cntrl_int_reg[95]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.954 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/tdd_tx_valid_reg/Q
                         net (fo=1, unplaced)         0.340     3.293    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/tdd_tx1_valid
                         LUT5 (Prop_lut5_I4_O)        0.098     3.391 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_i_1__0/O
                         net (fo=1, unplaced)         0.000     3.391    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.550    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.981 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.240    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.269 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.355     1.624    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000     1.624    
                         clock uncertainty            0.035     1.659    
                         FDRE (Hold_fdre_C_D)         0.099     1.758    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  1.633    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack        8.915ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.478ns (55.260%)  route 0.387ns (44.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.387     0.865    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.915    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       42.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.773ns (48.955%)  route 0.806ns (51.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 53.196 - 50.000 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.369    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.400 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.984    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.085 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.800     8.885    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/d_xfer_toggle_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.363 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/Q
                         net (fo=1, unplaced)         0.806    10.169    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/tdd_tx2_valid
                         LUT5 (Prop_lut5_I4_O)        0.295    10.464 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_2__0/O
                         net (fo=1, unplaced)         0.000    10.464    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.094    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    52.012 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.451    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.542 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.655    53.196    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000    53.196    
                         clock uncertainty           -0.035    53.161    
                         FDRE (Setup_fdre_C_D)        0.044    53.205    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         53.205    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                 42.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.226    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.496 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.610    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.636 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.210     2.846    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/d_xfer_toggle_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.993 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/tdd_tx_valid_reg/Q
                         net (fo=1, unplaced)         0.340     3.333    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/tdd_tx2_valid
                         LUT5 (Prop_lut5_I4_O)        0.098     3.431 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_i_2__0/O
                         net (fo=1, unplaced)         0.000     3.431    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.563    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.994 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.253    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.282 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.355     1.637    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg/C
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.035     1.672    
                         FDRE (Hold_fdre_C_D)         0.099     1.771    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.660    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       48.133ns,  Total Violation        0.000ns
Hold  :           33  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation      -17.592ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.133ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.233%)  route 0.455ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 53.196 - 50.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.359    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.390 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.974    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.075 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.800     3.875    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/d_xfer_count_reg[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.353 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_valid_int_reg/Q
                         net (fo=231, unplaced)       0.455     4.808    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/core_enabled.dac_valid_int_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.094    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    52.012 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.451    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.542 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.655    53.196    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_xfer_count_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg/C
                         clock pessimism              0.000    53.196    
                         clock uncertainty           -0.035    53.161    
                         FDRE (Setup_fdre_C_D)       -0.220    52.941    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_B_d_reg
  -------------------------------------------------------------------
                         required time                         52.941    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 48.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dac_clk_div_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.216    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.486 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.600    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.626 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.210     0.836    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/d_xfer_toggle_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.983 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/dac_data_iq_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.129    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.563    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.994 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.253    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.282 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.355     1.637    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/d_xfer_count_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[0]/C
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.035     1.672    
                         FDRE (Hold_fdre_C_D)        -0.009     1.663    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_i_B_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                 -0.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_div_s
  To Clock:  adc_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       47.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.389ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s rise@50.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.773ns (37.181%)  route 1.306ns (62.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 55.154 - 50.000 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    3.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.921     5.921 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.329    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.360 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.944    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.045 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.800     8.845    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[121]_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     9.323 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=44, unplaced)        0.390     9.713    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.295    10.008 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/adc_1_rst_INST_0/O
                         net (fo=781, unplaced)       0.916    10.924    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg_1
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    M19                                               0.000    52.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.788    52.788 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.051    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    53.969 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.408    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.655    55.154    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                         clock pessimism              3.546    58.700    
                         clock uncertainty           -0.035    58.665    
                         FDCE (Recov_fdce_C_CLR)     -0.352    58.313    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]
  -------------------------------------------------------------------
                         required time                         58.313    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 47.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock adc_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s rise@0.000ns - adc_clk_div_s rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.147ns (45.963%)  route 0.173ns (54.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    3.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    M19                                               0.000     2.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.151     2.151 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.187    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.457 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.571    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.597 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.210     2.807    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_sync_d_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.954 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=27, unplaced)        0.173     3.126    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    M19                                               0.000     5.000 r  rx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rx1_dclk_in_p_dclk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.339     5.339 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.520    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.210    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.239 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg/O
                         net (fo=2419, unplaced)      0.355     6.594    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_reg[0]_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -3.642     2.952    
                         FDCE (Remov_fdce_C_CLR)     -0.141     2.811    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_div_s_1
  To Clock:  adc_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       47.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.406ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (adc_clk_div_s_1 rise@50.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.773ns (37.488%)  route 1.289ns (62.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 55.194 - 50.000 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    3.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.961     5.961 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     6.369    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     7.400 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.584     7.984    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     8.085 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.800     8.885    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     9.363 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=22, unplaced)        0.373     9.736    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.295    10.031 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int[75]_i_2/O
                         net (fo=586, unplaced)       0.916    10.947    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
                         clock source latency         2.000    52.000    
    B19                                               0.000    52.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    52.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.828    52.828 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    53.091    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    54.009 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.439    54.448    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    54.539 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.655    55.194    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                         clock pessimism              3.547    58.740    
                         clock uncertainty           -0.035    58.705    
                         FDCE (Recov_fdce_C_CLR)     -0.352    58.353    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]
  -------------------------------------------------------------------
                         required time                         58.353    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 47.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock adc_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_div_s_1 rise@0.000ns - adc_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.634ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    3.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         2.000     2.000    
    B19                                               0.000     2.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     2.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.190     2.190 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     2.226    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     2.496 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.114     2.610    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     2.636 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.210     2.846    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     2.993 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=26, unplaced)        0.172     3.166    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
                         clock source latency         5.000     5.000    
    B19                                               0.000     5.000 r  rx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     5.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rx2_dclk_in_p_dclk_in
    B19                  IBUF (Prop_ibuf_I_O)         0.379     5.379 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     5.560    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/clk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     5.991 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O
                         net (fo=1, unplaced)         0.259     6.250    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     6.279 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg/O
                         net (fo=2015, unplaced)      0.355     6.634    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_reg[0]_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -3.643     2.991    
                         FDCE (Remov_fdce_C_CLR)     -0.141     2.850    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_core_preset_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.773ns (36.411%)  route 1.350ns (63.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.800     1.700    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=252, unplaced)       0.434     2.612    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
                         LUT1 (Prop_lut1_I0_O)        0.295     2.907 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=5731, unplaced)      0.916     3.823    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/SR[0]
                         FDPE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_core_preset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    10.760    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091    10.851 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.655    11.505    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_core_preset_reg/C
                         clock pessimism              0.050    11.555    
                         clock uncertainty           -0.154    11.401    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.007    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_core_preset_reg
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  7.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.147ns (49.136%)  route 0.152ns (50.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.210     0.573    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset_reg/Q
                         net (fo=3, unplaced)         0.152     0.872    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/up_mmcm_preset
                         FDPE                                         f  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21933, unplaced)     0.355     0.739    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.021     0.718    
                         FDPE (Remov_fdpe_C_PRE)     -0.145     0.573    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dac_clk_div_s
  To Clock:  dac_clk_div_s

Setup :            0  Failing Endpoints,  Worst Slack       47.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.389ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/CLR
                            (recovery check against rising-edge clock dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s rise@50.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.773ns (37.181%)  route 1.306ns (62.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.359    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.390 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.974    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.075 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.800     3.875    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.353 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=43, unplaced)        0.390     4.743    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     5.038 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/dac_1_rst_INST_0/O
                         net (fo=591, unplaced)       0.916     5.954    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]_1
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                     50.000    50.000 r  
    N19                                               0.000    50.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.818    50.818 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.081    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    51.999 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.438    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.529 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.655    53.184    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/C
                         clock pessimism              0.546    53.730    
                         clock uncertainty           -0.035    53.695    
                         FDCE (Recov_fdce_C_CLR)     -0.352    53.343    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]
  -------------------------------------------------------------------
                         required time                         53.343    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 47.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock dac_clk_div_s  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s rise@0.000ns - dac_clk_div_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.147ns (45.247%)  route 0.178ns (54.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.216    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.486 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.600    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.626 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.210     0.836    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.983 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=43, unplaced)        0.178     1.161    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  tx1_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx1_dclk_in_p_dclk_in
    N19                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.550    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.981 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.240    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.269 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg/O
                         net (fo=10321, unplaced)     0.355     1.624    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_reg[32]_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.643     0.981    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.840    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dac_clk_div_s_1
  To Clock:  dac_clk_div_s_1

Setup :            0  Failing Endpoints,  Worst Slack       47.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.417ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/CLR
                            (recovery check against rising-edge clock dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dac_clk_div_s_1 rise@50.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.773ns (37.689%)  route 1.278ns (62.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 53.196 - 50.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.408     1.372    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         1.031     2.403 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.584     2.987    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.101     3.088 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.800     3.888    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.366 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=24, unplaced)        0.375     4.741    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     5.036 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/core_enabled.dac_valid_int_i_1/O
                         net (fo=301, unplaced)       0.903     5.939    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/tx2_rst_loc
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                     50.000    50.000 r  
    D20                                               0.000    50.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000    50.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.831    50.831 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.263    51.094    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.918    52.012 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.439    52.451    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.091    52.542 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.655    53.196    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/C
                         clock pessimism              0.547    53.743    
                         clock uncertainty           -0.035    53.708    
                         FDCE (Recov_fdce_C_CLR)     -0.352    53.356    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]
  -------------------------------------------------------------------
                         required time                         53.356    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                 47.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock dac_clk_div_s_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_div_s_1 rise@0.000ns - dac_clk_div_s_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.147ns (45.247%)  route 0.178ns (54.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.036     0.229    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.270     0.499 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.114     0.613    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.026     0.639 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.210     0.849    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.996 f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=43, unplaced)        0.178     1.174    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_div_s_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  tx2_dclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx2_dclk_in_p_dclk_in
    D20                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_clk_in_ibuf/O
                         net (fo=2, unplaced)         0.181     0.563    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/tx_dclk_in_s
                         BUFR (Prop_bufr_I_O)         0.431     0.994 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf/O
                         net (fo=1, unplaced)         0.259     1.253    i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s
                         BUFG (Prop_bufg_I_O)         0.029     1.282 r  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg/O
                         net (fo=5333, unplaced)      0.355     1.637    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_reg[32]_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.643     0.994    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.853    i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.689%)  route 0.465ns (49.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 8.240 - 6.735 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.584     1.485    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.485     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.800     0.800    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.800     1.700    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/reference_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, unplaced)       0.465     2.643    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.760     7.494    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.091     7.585 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.439     8.024    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     6.735 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.494    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.091     7.585 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.655     8.240    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                         clock pessimism              0.050     8.290    
                         clock uncertainty           -0.147     8.143    
                         FDCE (Recov_fdce_C_CLR)     -0.523     7.620    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                  4.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.147ns (42.856%)  route 0.196ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.114     0.477    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.210     0.573    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/reference_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, unplaced)       0.196     0.916    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_rst
                         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, unplaced)        0.259     0.643    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.355     0.355    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=613, unplaced)       0.355     0.739    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/reference_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.577    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.339    





