// Seed: 3358539274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output tri0 id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  for (id_8 = id_1; "" - 1; id_8 = (id_6)) begin : LABEL_0
    wire id_9;
  end
  bit   id_10;
  logic id_11;
  wire  id_12;
  assign id_8 = id_12;
  logic id_13;
  assign id_4 = -1;
  wire id_14;
  assign id_2 = id_14;
  always id_10 <= -1'b0;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd43,
    parameter id_5 = 32'd37
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire _id_3;
  inout reg id_2;
  output wire id_1;
  always id_2 = id_3;
  wor [id_3 : -1] id_10, id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_4,
      id_9,
      id_4,
      id_6,
      id_7
  );
  string ["" : id_5] id_13, id_14;
  assign id_13 = "";
  wire id_15, id_16, id_17, id_18;
  assign id_10 = -1;
endmodule
