# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/d/SoC_lab/assignment/sim_build -DCOCOTB_SIM=1 --top-module Processor --vpi --public-flat-rw --prefix Vtop -o Processor -LDFLAGS -Wl,-rpath,/home/phonglengoc/.local/lib/python3.10/site-packages/cocotb/libs -L/home/phonglengoc/.local/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME -Wno-STMTDLY --trace --trace-structs -DDIVIDER_STAGES=8 -I/mnt/d/SoC_lab/assignment /home/phonglengoc/.local/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/d/SoC_lab/assignment/DatapathPipelined.v"
S     27537 3096224744124914  1765192419   210929200  1765192419   210929200 "/mnt/d/SoC_lab/assignment/DatapathPipelined.v"
S      3061 4222124650967536  1765192448   727414000  1765192448   727414000 "/mnt/d/SoC_lab/assignment/DividerUnsignedPipelined.v"
S     18481 281474977023012  1765094551   400051200  1765094551   400051200 "/mnt/d/SoC_lab/assignment/cla.v"
T    412845 281474977023001  1765192748   686982900  1765192748   686982900 "/mnt/d/SoC_lab/assignment/sim_build/Vtop.cpp"
T     77565 281474977023002  1765192748   662592100  1765192748   662592100 "/mnt/d/SoC_lab/assignment/sim_build/Vtop.h"
T      2090 281474977023003  1765192748   686982900  1765192748   686982900 "/mnt/d/SoC_lab/assignment/sim_build/Vtop.mk"
T       669 281474977023005  1765192748   644974700  1765192748   644974700 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Dpi.cpp"
T       437 281474977023006  1765192748   638992700  1765192748   638992700 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Dpi.h"
T    294364 281474977023007  1765192748   671099500  1765192748   671099500 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Slow.cpp"
T    162555 281474977023008  1765192748   638992700  1765192748   638992700 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Syms.cpp"
T      8864 281474977023009  1765192748   638992700  1765192748   638992700 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Syms.h"
T    101950 281474977023010  1765192748   654995000  1765192748   654995000 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Trace.cpp"
T    160659 281474977023011  1765192748   646483500  1765192748   646483500 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__Trace__Slow.cpp"
T       772 562949953732270  1765192748   702711800  1765192748   702711800 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__ver.d"
T         0        0  1765192748   719538500  1765192748   719538500 "/mnt/d/SoC_lab/assignment/sim_build/Vtop__verFiles.dat"
T      1640 281474977023004  1765192748   686982900  1765192748   686982900 "/mnt/d/SoC_lab/assignment/sim_build/Vtop_classes.mk"
S   7892640   486809  1764926292   259139783  1598506306           0 "/usr/bin/verilator_bin"
