{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543591155363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543591155370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:49:15 2018 " "Processing started: Fri Nov 30 20:49:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543591155370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591155370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineRISC -c PipelineRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineRISC -c PipelineRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591155371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543591155714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543591155714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_file-status_file_arch " "Found design unit 1: status_file-status_file_arch" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165533 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_file " "Found entity 1: status_file" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-priority_encoder_arch " "Found design unit 1: priority_encoder-priority_encoder_arch" {  } { { "priority_encoder.vhd" "" { Text "D:/Pipeline RISC/priority_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165534 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "D:/Pipeline RISC/priority_encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-hazard_unit_arch " "Found design unit 1: hazard_unit-hazard_unit_arch" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165536 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm_arch " "Found design unit 1: FSM-fsm_arch" {  } { { "FSM.vhd" "" { Text "D:/Pipeline RISC/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165537 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "D:/Pipeline RISC/FSM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-forwarding_unit_arch " "Found design unit 1: forwarding_unit-forwarding_unit_arch" {  } { { "forwarding_unit.vhd" "" { Text "D:/Pipeline RISC/forwarding_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165538 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "D:/Pipeline RISC/forwarding_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behave " "Found design unit 1: ALU-Behave" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165539 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-Behave " "Found design unit 1: Mux2-Behave" {  } { { "Mux2.vhd" "" { Text "D:/Pipeline RISC/Mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/Pipeline RISC/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-Behave " "Found design unit 1: Mux4-Behave" {  } { { "Mux4.vhd" "" { Text "D:/Pipeline RISC/Mux4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/Pipeline RISC/Mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitRem-Behave " "Found design unit 1: BitRem-Behave" {  } { { "BitRem.vhd" "" { Text "D:/Pipeline RISC/BitRem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165543 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitRem " "Found entity 1: BitRem" {  } { { "BitRem.vhd" "" { Text "D:/Pipeline RISC/BitRem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piperega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipeRegA-Behave " "Found design unit 1: PipeRegA-Behave" {  } { { "PipeRegA.vhd" "" { Text "D:/Pipeline RISC/PipeRegA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165545 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipeRegA " "Found entity 1: PipeRegA" {  } { { "PipeRegA.vhd" "" { Text "D:/Pipeline RISC/PipeRegA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piperegb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipeRegB-Behave " "Found design unit 1: PipeRegB-Behave" {  } { { "PipeRegB.vhd" "" { Text "D:/Pipeline RISC/PipeRegB.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165545 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipeRegB " "Found entity 1: PipeRegB" {  } { { "PipeRegB.vhd" "" { Text "D:/Pipeline RISC/PipeRegB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piperegc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipeRegC-Behave " "Found design unit 1: PipeRegC-Behave" {  } { { "PipeRegC.vhd" "" { Text "D:/Pipeline RISC/PipeRegC.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165547 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipeRegC " "Found entity 1: PipeRegC" {  } { { "PipeRegC.vhd" "" { Text "D:/Pipeline RISC/PipeRegC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piperegd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipeRegD-Behave " "Found design unit 1: PipeRegD-Behave" {  } { { "PipeRegD.vhd" "" { Text "D:/Pipeline RISC/PipeRegD.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165548 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipeRegD " "Found entity 1: PipeRegD" {  } { { "PipeRegD.vhd" "" { Text "D:/Pipeline RISC/PipeRegD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperege.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piperege.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipeRegE-Behave " "Found design unit 1: PipeRegE-Behave" {  } { { "PipeRegE.vhd" "" { Text "D:/Pipeline RISC/PipeRegE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165549 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipeRegE " "Found entity 1: PipeRegE" {  } { { "PipeRegE.vhd" "" { Text "D:/Pipeline RISC/PipeRegE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behave " "Found design unit 1: Controller-Behave" {  } { { "Controller.vhd" "" { Text "D:/Pipeline RISC/Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/Pipeline RISC/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder-Behave " "Found design unit 1: Padder-Behave" {  } { { "Padder.vhd" "" { Text "D:/Pipeline RISC/Padder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder " "Found entity 1: Padder" {  } { { "Padder.vhd" "" { Text "D:/Pipeline RISC/Padder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender1-Behave " "Found design unit 1: SignExtender1-Behave" {  } { { "SignExtender1.vhd" "" { Text "D:/Pipeline RISC/SignExtender1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165553 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender1 " "Found entity 1: SignExtender1" {  } { { "SignExtender1.vhd" "" { Text "D:/Pipeline RISC/SignExtender1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender2-Behave " "Found design unit 1: SignExtender2-Behave" {  } { { "SignExtender2.vhd" "" { Text "D:/Pipeline RISC/SignExtender2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165554 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender2 " "Found entity 1: SignExtender2" {  } { { "SignExtender2.vhd" "" { Text "D:/Pipeline RISC/SignExtender2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Equal-Behave " "Found design unit 1: Equal-Behave" {  } { { "Equal.vhd" "" { Text "D:/Pipeline RISC/Equal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Equal " "Found entity 1: Equal" {  } { { "Equal.vhd" "" { Text "D:/Pipeline RISC/Equal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behave " "Found design unit 1: Adder-Behave" {  } { { "Adder.vhd" "" { Text "D:/Pipeline RISC/Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/Pipeline RISC/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMem-Behave " "Found design unit 1: DataMem-Behave" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165557 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrMem-Behave " "Found design unit 1: InstrMem-Behave" {  } { { "InstrMem.vhd" "" { Text "D:/Pipeline RISC/InstrMem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165558 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "InstrMem.vhd" "" { Text "D:/Pipeline RISC/InstrMem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behave " "Found design unit 1: RegFile-Behave" {  } { { "RegFile.vhd" "" { Text "D:/Pipeline RISC/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165559 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "D:/Pipeline RISC/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behave " "Found design unit 1: PC-Behave" {  } { { "PC.vhd" "" { Text "D:/Pipeline RISC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165560 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Pipeline RISC/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinerisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinerisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRISC-Behave " "Found design unit 1: PipelineRISC-Behave" {  } { { "PipelineRISC.vhd" "" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165562 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRISC " "Found entity 1: PipelineRISC" {  } { { "PipelineRISC.vhd" "" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591165562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineRISC " "Elaborating entity \"PipelineRISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543591165609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stalling PipelineRISC.vhd(322) " "Verilog HDL or VHDL warning at PipelineRISC.vhd(322): object \"stalling\" assigned a value but never read" {  } { { "PipelineRISC.vhd" "" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543591165611 "|PipelineRISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eq_p PipelineRISC.vhd(535) " "VHDL Process Statement warning at PipelineRISC.vhd(535): signal \"eq_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PipelineRISC.vhd" "" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165632 "|PipelineRISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hdu " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hdu\"" {  } { { "PipelineRISC.vhd" "hdu" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_LMSM hazard_unit.vhd(34) " "VHDL Process Statement warning at hazard_unit.vhd(34): signal \"flag_LMSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165687 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_d hazard_unit.vhd(35) " "VHDL Process Statement warning at hazard_unit.vhd(35): signal \"IR_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165687 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM_c hazard_unit.vhd(45) " "VHDL Process Statement warning at hazard_unit.vhd(45): signal \"BM_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165687 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_d hazard_unit.vhd(70) " "VHDL Process Statement warning at hazard_unit.vhd(70): signal \"IR_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165688 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsmz_write hazard_unit.vhd(26) " "VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable \"fsmz_write\", which holds its previous value in one or more paths through the process" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591165696 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flush_status hazard_unit.vhd(26) " "VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable \"flush_status\", which holds its previous value in one or more paths through the process" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591165696 "|PipelineRISC|hazard_unit:hdu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stalling hazard_unit.vhd(26) " "VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable \"stalling\", which holds its previous value in one or more paths through the process" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591165697 "|PipelineRISC|hazard_unit:hdu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stalling hazard_unit.vhd(26) " "Inferred latch for \"stalling\" at hazard_unit.vhd(26)" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165700 "|PipelineRISC|hazard_unit:hdu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flush_status hazard_unit.vhd(26) " "Inferred latch for \"flush_status\" at hazard_unit.vhd(26)" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165700 "|PipelineRISC|hazard_unit:hdu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsmz_write hazard_unit.vhd(26) " "Inferred latch for \"fsmz_write\" at hazard_unit.vhd(26)" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591165701 "|PipelineRISC|hazard_unit:hdu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_file status_file:stfile " "Elaborating entity \"status_file\" for hierarchy \"status_file:stfile\"" {  } { { "PipelineRISC.vhd" "stfile" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate7 status_file.vhd(45) " "VHDL Process Statement warning at status_file.vhd(45): signal \"fsmstate7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165753 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate7 status_file.vhd(47) " "VHDL Process Statement warning at status_file.vhd(47): signal \"fsmstate7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165753 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate7 status_file.vhd(49) " "VHDL Process Statement warning at status_file.vhd(49): signal \"fsmstate7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165753 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_status status_file.vhd(86) " "VHDL Process Statement warning at status_file.vhd(86): signal \"flush_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmc_write status_file.vhd(89) " "VHDL Process Statement warning at status_file.vhd(89): signal \"fsmc_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_a status_file.vhd(89) " "VHDL Process Statement warning at status_file.vhd(89): signal \"IR_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_status status_file.vhd(109) " "VHDL Process Statement warning at status_file.vhd(109): signal \"flush_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmz_write status_file.vhd(112) " "VHDL Process Statement warning at status_file.vhd(112): signal \"fsmz_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_a status_file.vhd(112) " "VHDL Process Statement warning at status_file.vhd(112): signal \"IR_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_a status_file.vhd(113) " "VHDL Process Statement warning at status_file.vhd(113): signal \"IR_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "status_file.vhd" "" { Text "D:/Pipeline RISC/status_file.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165754 "|PipelineRISC|status_file:stfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM status_file:stfile\|FSM:FSM_0 " "Elaborating entity \"FSM\" for hierarchy \"status_file:stfile\|FSM:FSM_0\"" {  } { { "status_file.vhd" "FSM_0" { Text "D:/Pipeline RISC/status_file.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165772 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate FSM.vhd(23) " "VHDL Process Statement warning at FSM.vhd(23): signal \"fsmstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/Pipeline RISC/FSM.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165772 "|PipelineRISC|status_file:stfile|FSM:FSM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate FSM.vhd(25) " "VHDL Process Statement warning at FSM.vhd(25): signal \"fsmstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/Pipeline RISC/FSM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165772 "|PipelineRISC|status_file:stfile|FSM:FSM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsmstate FSM.vhd(27) " "VHDL Process Statement warning at FSM.vhd(27): signal \"fsmstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/Pipeline RISC/FSM.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591165772 "|PipelineRISC|status_file:stfile|FSM:FSM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_reg " "Elaborating entity \"PC\" for hierarchy \"PC:pc_reg\"" {  } { { "PipelineRISC.vhd" "pc_reg" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:mx1 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:mx1\"" {  } { { "PipelineRISC.vhd" "mx1" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder1\"" {  } { { "PipelineRISC.vhd" "adder1" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMem InstrMem:im " "Elaborating entity \"InstrMem\" for hierarchy \"InstrMem:im\"" {  } { { "PipelineRISC.vhd" "im" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegA PipeRegA:pipe_a " "Elaborating entity \"PipeRegA\" for hierarchy \"PipeRegA:pipe_a\"" {  } { { "PipelineRISC.vhd" "pipe_a" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:ctrl " "Elaborating entity \"Controller\" for hierarchy \"Controller:ctrl\"" {  } { { "PipelineRISC.vhd" "ctrl" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fwd_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fwd_unit\"" {  } { { "PipelineRISC.vhd" "fwd_unit" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegB PipeRegB:pipe_b " "Elaborating entity \"PipeRegB\" for hierarchy \"PipeRegB:pipe_b\"" {  } { { "PipelineRISC.vhd" "pipe_b" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:mx2 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:mx2\"" {  } { { "PipelineRISC.vhd" "mx2" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:mx10 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:mx10\"" {  } { { "PipelineRISC.vhd" "mx10" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:mx4 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:mx4\"" {  } { { "PipelineRISC.vhd" "mx4" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591165998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:mx3 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:mx3\"" {  } { { "PipelineRISC.vhd" "mx3" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:reg_file " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:reg_file\"" {  } { { "PipelineRISC.vhd" "reg_file" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitRem BitRem:btrm " "Elaborating entity \"BitRem\" for hierarchy \"BitRem:btrm\"" {  } { { "PipelineRISC.vhd" "btrm" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegC PipeRegC:pipe_c " "Elaborating entity \"PipeRegC\" for hierarchy \"PipeRegC:pipe_c\"" {  } { { "PipelineRISC.vhd" "pipe_c" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "PipelineRISC.vhd" "alu_unit" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166119 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591166121 "|PipelineRISC|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591166121 "|PipelineRISC|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(46) " "Inferred latch for \"zero\" at ALU.vhd(46)" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166122 "|PipelineRISC|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(37) " "Inferred latch for \"carry\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "D:/Pipeline RISC/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166122 "|PipelineRISC|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Padder Padder:padder_unit " "Elaborating entity \"Padder\" for hierarchy \"Padder:padder_unit\"" {  } { { "PipelineRISC.vhd" "padder_unit" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender1 SignExtender1:se1 " "Elaborating entity \"SignExtender1\" for hierarchy \"SignExtender1:se1\"" {  } { { "PipelineRISC.vhd" "se1" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender2 SignExtender2:se2 " "Elaborating entity \"SignExtender2\" for hierarchy \"SignExtender2:se2\"" {  } { { "PipelineRISC.vhd" "se2" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal Equal:eqCheck " "Elaborating entity \"Equal\" for hierarchy \"Equal:eqCheck\"" {  } { { "PipelineRISC.vhd" "eqCheck" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegD PipeRegD:pipe_d " "Elaborating entity \"PipeRegD\" for hierarchy \"PipeRegD:pipe_d\"" {  } { { "PipelineRISC.vhd" "pipe_d" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dmem\"" {  } { { "PipelineRISC.vhd" "dmem" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166243 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem DataMem.vhd(37) " "VHDL Process Statement warning at DataMem.vhd(37): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543591166247 "|PipelineRISC|DataMem:dmem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out DataMem.vhd(29) " "VHDL Process Statement warning at DataMem.vhd(29): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543591166279 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] DataMem.vhd(29) " "Inferred latch for \"data_out\[0\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166308 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] DataMem.vhd(29) " "Inferred latch for \"data_out\[1\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166308 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] DataMem.vhd(29) " "Inferred latch for \"data_out\[2\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166308 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] DataMem.vhd(29) " "Inferred latch for \"data_out\[3\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] DataMem.vhd(29) " "Inferred latch for \"data_out\[4\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] DataMem.vhd(29) " "Inferred latch for \"data_out\[5\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] DataMem.vhd(29) " "Inferred latch for \"data_out\[6\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] DataMem.vhd(29) " "Inferred latch for \"data_out\[7\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] DataMem.vhd(29) " "Inferred latch for \"data_out\[8\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] DataMem.vhd(29) " "Inferred latch for \"data_out\[9\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] DataMem.vhd(29) " "Inferred latch for \"data_out\[10\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] DataMem.vhd(29) " "Inferred latch for \"data_out\[11\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] DataMem.vhd(29) " "Inferred latch for \"data_out\[12\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] DataMem.vhd(29) " "Inferred latch for \"data_out\[13\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] DataMem.vhd(29) " "Inferred latch for \"data_out\[14\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] DataMem.vhd(29) " "Inferred latch for \"data_out\[15\]\" at DataMem.vhd(29)" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591166309 "|PipelineRISC|DataMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder priority_encoder:prienc1 " "Elaborating entity \"priority_encoder\" for hierarchy \"priority_encoder:prienc1\"" {  } { { "PipelineRISC.vhd" "prienc1" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegE PipeRegE:pipe_e " "Elaborating entity \"PipeRegE\" for hierarchy \"PipeRegE:pipe_e\"" {  } { { "PipelineRISC.vhd" "pipe_e" { Text "D:/Pipeline RISC/PipelineRISC.vhd" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591166528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "D:/Pipeline RISC/db/altsyncram_8124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591168519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591168519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Pipeline RISC/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591168750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591168750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Pipeline RISC/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591168831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591168831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ii " "Found entity 1: cntr_0ii" {  } { { "db/cntr_0ii.tdf" "" { Text "D:/Pipeline RISC/db/cntr_0ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591168961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591168961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/Pipeline RISC/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/Pipeline RISC/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/Pipeline RISC/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/Pipeline RISC/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Pipeline RISC/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Pipeline RISC/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591169502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591169502 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591170082 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543591170219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.30.20:49:34 Progress: Loading sld6d7c12e2/alt_sld_fab_wrapper_hw.tcl " "2018.11.30.20:49:34 Progress: Loading sld6d7c12e2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591174041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591177111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591177275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591180846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591181019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591181180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591181360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591181369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591181379 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543591182066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6d7c12e2/alt_sld_fab.v" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182563 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543591182636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591182636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hazard_unit:hdu\|flush_status " "LATCH primitive \"hazard_unit:hdu\|flush_status\" is permanently enabled" {  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543591185503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard_unit:hdu\|fsmz_write " "Latch hazard_unit:hdu\|fsmz_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeRegA:pipe_a\|ir_a\[14\] " "Ports D and ENA on the latch are fed by the same signal PipeRegA:pipe_a\|ir_a\[14\]" {  } { { "PipeRegA.vhd" "" { Text "D:/Pipeline RISC/PipeRegA.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543591188267 ""}  } { { "hazard_unit.vhd" "" { Text "D:/Pipeline RISC/hazard_unit.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543591188267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DataMem.vhd" "" { Text "D:/Pipeline RISC/DataMem.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543591188280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543591188280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591189433 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543591192946 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 293 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1543591194418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543591194509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543591194509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7278 " "Implemented 7278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543591195722 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543591195722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7012 " "Implemented 7012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543591195722 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543591195722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543591195722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543591195811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:49:55 2018 " "Processing ended: Fri Nov 30 20:49:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543591195811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543591195811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543591195811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543591195811 ""}
