/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire [28:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [32:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~ celloutsig_1_5z[28:24];
  assign celloutsig_1_13z = ~ celloutsig_1_10z[4:1];
  assign celloutsig_1_14z = ~ celloutsig_1_4z;
  assign celloutsig_1_16z = ~ celloutsig_1_3z[15:4];
  assign celloutsig_0_8z = ~ celloutsig_0_2z[9:2];
  assign celloutsig_0_13z = ~ celloutsig_0_4z[17:12];
  assign celloutsig_0_18z = ~ celloutsig_0_11z[9:3];
  assign celloutsig_0_1z = ~ { in_data[55:36], celloutsig_0_0z };
  assign celloutsig_0_24z = ~ { celloutsig_0_16z[13:9], celloutsig_0_2z[8:6], celloutsig_0_16z[5:3] };
  assign celloutsig_0_26z = ~ celloutsig_0_24z[8:0];
  assign celloutsig_1_0z = ~ in_data[133:123];
  assign celloutsig_1_2z = ~ celloutsig_1_0z[8:2];
  assign celloutsig_0_3z = celloutsig_0_2z[10:8] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_1_19z = { out_data[147:141], celloutsig_1_13z } ~^ celloutsig_1_16z[11:1];
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_3z } ~^ { celloutsig_0_1z[19:5], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[14:11] ~^ celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_0z[2:0] ~^ celloutsig_0_4z[4:2];
  assign celloutsig_0_11z = { in_data[20:10], celloutsig_0_10z } ~^ { celloutsig_0_4z[11:6], celloutsig_0_8z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_0z } ~^ celloutsig_0_1z[20:10];
  assign celloutsig_0_30z = { celloutsig_0_10z[2], celloutsig_0_18z } ~^ { celloutsig_0_4z[7:4], celloutsig_0_14z };
  assign celloutsig_1_3z = { in_data[150:147], celloutsig_1_1z[13:6], celloutsig_1_1z[13:11], celloutsig_1_1z[2:0] } ~^ in_data[146:129];
  assign celloutsig_1_4z = in_data[101:99] ~^ celloutsig_1_0z[5:3];
  assign celloutsig_1_5z = { celloutsig_1_1z[13:9], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } ~^ in_data[149:117];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[22:19];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_14z = celloutsig_0_5z;
  assign celloutsig_0_9z[12:4] = in_data[15:7] ~^ celloutsig_0_1z[12:4];
  assign out_data[3:0] = celloutsig_0_26z[3:0] ~^ celloutsig_0_0z;
  assign { celloutsig_1_1z[10:6], celloutsig_1_1z[13:11], celloutsig_1_1z[2:0] } = ~ celloutsig_1_0z;
  assign { out_data[130], out_data[148:147], out_data[134:131], out_data[146:135] } = ~ { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_2z };
  assign { celloutsig_0_16z[10:9], celloutsig_0_16z[5:0], celloutsig_0_16z[13:11] } = { celloutsig_0_2z[10:9], celloutsig_0_2z[5:0], celloutsig_0_0z[2:0] } ~^ { celloutsig_0_9z[5:4], celloutsig_0_13z, celloutsig_0_9z[8:6] };
  assign celloutsig_0_16z[8:6] = celloutsig_0_2z[8:6];
  assign celloutsig_0_9z[3:0] = 4'hf;
  assign celloutsig_1_1z[5:3] = celloutsig_1_1z[13:11];
  assign { out_data[129:128], out_data[106:96], out_data[39:32], out_data[8:4] } = { out_data[148:147], celloutsig_1_19z, celloutsig_0_30z, 5'h1f };
endmodule
