// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_ram) {
        ram[0] = "0b10111101111111011100010110101101";
        ram[1] = "0b00111101100001101110101011110001";
        ram[2] = "0b10111111101000100010010010100001";
        ram[3] = "0b00111111010110111100010100101010";
        ram[4] = "0b00111110011011000001110011011001";
        ram[5] = "0b00111111000100000011111001000110";
        ram[6] = "0b01000000000010110110111010100101";
        ram[7] = "0b01000000000011110011110100100011";
        ram[8] = "0b01000000000011001110100110001101";
        ram[9] = "0b01000000000111001011100100000010";
        ram[10] = "0b00111110110101011110000101100111";
        ram[11] = "0b10111111000100100110100111000101";
        ram[12] = "0b10111111011000101101001010111101";
        ram[13] = "0b10111111011010010011101111101100";
        ram[14] = "0b10111110111100110010010010110111";
        ram[15] = "0b00111101011000101101101001101000";
        ram[16] = "0b00111111000100001101111011110100";
        ram[17] = "0b00111111010101000011111010100100";
        ram[18] = "0b00111111100001000110000000010011";
        ram[19] = "0b10111110110100100011000011010000";
        ram[20] = "0b00111111100111101010000001101110";
        ram[21] = "0b00111110101100100001011001000010";
        ram[22] = "0b10111101101101110110000101110000";
        ram[23] = "0b10111110001101000001111001011101";
        ram[24] = "0b00111101111001001111011011001001";
        ram[25] = "0b10111110000111101010001100111000";
        ram[26] = "0b00111110100110011011000010001100";
        ram[27] = "0b00111111001110010100111111000100";
        ram[28] = "0b00111111001100100110111110001010";
        ram[29] = "0b00111101101101100011000101101001";
        ram[30] = "0b10111110001010001011110010000011";
        ram[31] = "0b10111110001001101110111101110100";
        ram[32] = "0b10111110100010010101101100110101";
        ram[33] = "0b10111101011001010001010100010010";
        ram[34] = "0b10111110100110011110010100011000";
        ram[35] = "0b00111100101011100101001001010111";
        ram[36] = "0b00111101001000000110000100110101";
        ram[37] = "0b00111111010111000010111001001101";
        ram[38] = "0b00111111010010001011100110010101";
        ram[39] = "0b00111111001110101111100010001010";
        ram[40] = "0b10111110101100110101110011000011";
        ram[41] = "0b10111110011111000011000000010011";
        ram[42] = "0b00111110100010110110001010101100";
        ram[43] = "0b00111110110000001010110100001101";
        ram[44] = "0b00111110111100111111011111101001";
        ram[45] = "0b00111110100010011001110010100010";
        ram[46] = "0b10111110101011010101101111111011";
        ram[47] = "0b00111110110011111101100011101111";
        ram[48] = "0b00111110100101000010111001100011";
        ram[49] = "0b00111111011001110010001100101100";
        ram[50] = "0b10111110101110110110100111100100";
        ram[51] = "0b00111111010100000001111111001110";
        ram[52] = "0b00111110101111100001111101000010";
        ram[53] = "0b00111111001110001010011011000001";
        ram[54] = "0b00111111011001000001011110001100";
        ram[55] = "0b00111110010110111001001010101110";
        ram[56] = "0b00111101111010100001101110100101";
        ram[57] = "0b10111110111000011000111001110010";
        ram[58] = "0b00111101011010001001111100100110";
        ram[59] = "0b10111110000101111001000000100011";
        ram[60] = "0b00111111100100001001000011101011";
        ram[61] = "0b00111110110111001000010001010011";
        ram[62] = "0b00111111010111011010000001010000";
        ram[63] = "0b00111110101010010110000110100010";
        ram[64] = "0b00111110100011000011100011110001";
        ram[65] = "0b00111110101110111100000010101111";
        ram[66] = "0b00111101111101010111110111010000";
        ram[67] = "0b10111110110110011010010110101100";
        ram[68] = "0b00111100101001001100111010100001";
        ram[69] = "0b10111111101101011110010000110010";
        ram[70] = "0b00111101000010100010101100110100";
        ram[71] = "0b00111110111000000011010110101111";
        ram[72] = "0b00111101100111010001111100101001";
        ram[73] = "0b10111111000001110110001001010000";
        ram[74] = "0b10111110111000100010111111001011";
        ram[75] = "0b00111100011111000111101001100110";
        ram[76] = "0b00111110110010110100101101110001";
        ram[77] = "0b00111110011001100111001110000000";
        ram[78] = "0b00111110100011010101001001101110";
        ram[79] = "0b00111101100011010001111100100101";
        ram[80] = "0b00111000100100001110100100111110";
        ram[81] = "0b00111101110001101000111101000000";
        ram[82] = "0b00111101001010011010100011010101";
        ram[83] = "0b00111110000100101011100100111111";
        ram[84] = "0b00111101110111001011111010010101";
        ram[85] = "0b00111110001110111000100010001111";
        ram[86] = "0b10111110101011010001101001001000";
        ram[87] = "0b00111110100001011001000111011100";
        ram[88] = "0b00111110010011010011111101000000";
        ram[89] = "0b10111111110101101100001101110011";
        ram[90] = "0b00111111101010100001100100101001";
        ram[91] = "0b00111111100100101000011101101000";
        ram[92] = "0b10111110100101101100011100100100";
        ram[93] = "0b00111101100011001001001110111011";
        ram[94] = "0b10111101101010010100100101100001";
        ram[95] = "0b10111101101000110100010011000000";
        ram[96] = "0b10111101100000110100011110100101";
        ram[97] = "0b10111111000000011000000010110110";
        ram[98] = "0b00111100101101010110110011101011";
        ram[99] = "0b10111111011111001101101010001010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_ram("nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14() {
    delete meminst;
}


};//endmodule
#endif
