Analysis & Synthesis report for LAB6
Sun Jun 12 19:30:01 2016
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |LAB6|control_unit:CU|status
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |LAB6
 15. Parameter Settings for User Entity Instance: MEMORY:MEM_A
 16. Parameter Settings for User Entity Instance: MEMORY:MEM_B
 17. Parameter Settings for User Entity Instance: DATAPATH:DP
 18. Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA0
 19. Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA1
 20. Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA2
 21. Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA3
 22. Parameter Settings for User Entity Instance: DATAPATH:DP|regn:TEMP
 23. Parameter Settings for User Entity Instance: DATAPATH:DP|adder:ADD
 24. Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:SUMR
 25. Port Connectivity Checks: "DATAPATH:DP|adder:ADD|fulladder:FA10"
 26. Port Connectivity Checks: "control_unit:CU"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 12 19:30:01 2016    ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; LAB6                                     ;
; Top-level Entity Name              ; LAB6                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 28                                       ;
;     Total combinational functions  ; 28                                       ;
;     Dedicated logic registers      ; 18                                       ;
; Total registers                    ; 18                                       ;
; Total pins                         ; 19                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; LAB6               ; LAB6               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                               ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                  ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+
; LAB6.vhd                         ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd         ;
; memory.vhd                       ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/memory.vhd       ;
; DATAPATH.vhd                     ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd     ;
; control_unit.vhd                 ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/fulladder.vhd    ;
; regn.vhd                         ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/regn.vhd         ;
; adder.vhd                        ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/adder.vhd        ;
; regNbit.vhd                      ; yes             ; User VHDL File  ; D:/Documenti/VHDL/Lab06/LAB6/regNbit.vhd      ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 28       ;
;                                             ;          ;
; Total combinational functions               ; 28       ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 6        ;
;     -- 3 input functions                    ; 16       ;
;     -- <=2 input functions                  ; 6        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 28       ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 18       ;
;     -- Dedicated logic registers            ; 18       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 19       ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 18       ;
; Total fan-out                               ; 123      ;
; Average fan-out                             ; 1.89     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name   ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
; |LAB6                      ; 28 (0)            ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 19   ; 0            ; |LAB6                 ;              ;
;    |DATAPATH:DP|           ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB6|DATAPATH:DP     ;              ;
;    |control_unit:CU|       ; 21 (21)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB6|control_unit:CU ;              ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB6|control_unit:CU|status                                                                                                                                                                                    ;
+------------------+------------------+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+-------------+
; Name             ; status.completed ; status.source ; status.alg8 ; status.alg7 ; status.alg6 ; status.alg5 ; status.alg4 ; status.alg3 ; status.alg2 ; status.alg1 ; status.alg0 ; status.acquire ; status.store ; status.idle ;
+------------------+------------------+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+-------------+
; status.idle      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0           ;
; status.store     ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1            ; 1           ;
; status.acquire   ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0            ; 1           ;
; status.alg0      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0            ; 1           ;
; status.alg1      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0            ; 1           ;
; status.alg2      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg3      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg4      ; 0                ; 0             ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg5      ; 0                ; 0             ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg6      ; 0                ; 0             ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg7      ; 0                ; 0             ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.alg8      ; 0                ; 0             ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.source    ; 0                ; 1             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
; status.completed ; 1                ; 0             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1           ;
+------------------+------------------+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; control_unit:CU|nextstatus.completed_263            ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.acquire_362              ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.store_371                ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.idle_380                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.source_272               ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg8_281                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg7_290                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg6_299                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg5_308                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg4_317                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg3_326                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg2_335                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg1_344                 ; control_unit:CU|Selector1 ; yes                    ;
; control_unit:CU|nextstatus.alg0_353                 ; control_unit:CU|Selector1 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; DATAPATH:DP|regNbit:SUMR|Q[0..10]      ; Lost fanout        ;
; DATAPATH:DP|regn:TEMP|O[0..10]         ; Lost fanout        ;
; DATAPATH:DP|regNbit:DATA3|Q[0..7]      ; Lost fanout        ;
; DATAPATH:DP|regNbit:DATA2|Q[0..7]      ; Lost fanout        ;
; DATAPATH:DP|regNbit:DATA1|Q[0..7]      ; Lost fanout        ;
; DATAPATH:DP|regNbit:DATA0|Q[0..7]      ; Lost fanout        ;
; Total Number of Removed Registers = 54 ;                    ;
+----------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+-----------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal ; Registers Removed due to This Register                                              ;
+-----------------------------+--------------------+-------------------------------------------------------------------------------------+
; DATAPATH:DP|regn:TEMP|O[10] ; Lost Fanouts       ; DATAPATH:DP|regn:TEMP|O[9], DATAPATH:DP|regn:TEMP|O[8], DATAPATH:DP|regn:TEMP|O[7], ;
;                             ;                    ; DATAPATH:DP|regn:TEMP|O[6], DATAPATH:DP|regn:TEMP|O[5], DATAPATH:DP|regn:TEMP|O[4], ;
;                             ;                    ; DATAPATH:DP|regn:TEMP|O[3], DATAPATH:DP|regn:TEMP|O[2], DATAPATH:DP|regn:TEMP|O[1], ;
;                             ;                    ; DATAPATH:DP|regn:TEMP|O[0]                                                          ;
+-----------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LAB6|DATAPATH:DP|ADDRESS[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |LAB6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; memL           ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMORY:MEM_A ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; meml           ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMORY:MEM_B ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; meml           ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; meml           ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:DATA3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regn:TEMP ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 11    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|adder:ADD ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 11    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DP|regNbit:SUMR ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATAPATH:DP|adder:ADD|fulladder:FA10"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "control_unit:CU" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Sun Jun 12 19:29:59 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6
Info: Found 2 design units, including 1 entities, in source file lab6.vhd
    Info: Found design unit 1: LAB6-behavioural
    Info: Found entity 1: LAB6
Info: Found 2 design units, including 1 entities, in source file memory.vhd
    Info: Found design unit 1: MEMORY-behavioural
    Info: Found entity 1: MEMORY
Info: Found 2 design units, including 1 entities, in source file datapath.vhd
    Info: Found design unit 1: DATAPATH-behavioural
    Info: Found entity 1: DATAPATH
Info: Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info: Found design unit 1: control_unit-behavioural
    Info: Found entity 1: control_unit
Info: Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info: Found design unit 1: fulladder-behavior
    Info: Found entity 1: fulladder
Info: Found 2 design units, including 1 entities, in source file regn.vhd
    Info: Found design unit 1: regn-Behavior
    Info: Found entity 1: regn
Info: Found 2 design units, including 1 entities, in source file adder.vhd
    Info: Found design unit 1: adder-howto
    Info: Found entity 1: adder
Info: Found 2 design units, including 1 entities, in source file regnbit.vhd
    Info: Found design unit 1: regNbit-Behavior
    Info: Found entity 1: regNbit
Info: Elaborating entity "LAB6" for the top level hierarchy
Info: Elaborating entity "MEMORY" for hierarchy "MEMORY:MEM_A"
Warning (10492): VHDL Process Statement warning at memory.vhd(38): signal "byte" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "control_unit" for hierarchy "control_unit:CU"
Warning (10492): VHDL Process Statement warning at control_unit.vhd(195): signal "RESET" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at control_unit.vhd(48): inferring latch(es) for signal or variable "nextstatus", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nextstatus.completed" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.source" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg8" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg7" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg6" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg5" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg4" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg3" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg2" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg1" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.alg0" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.acquire" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.store" at control_unit.vhd(48)
Info (10041): Inferred latch for "nextstatus.idle" at control_unit.vhd(48)
Info: Elaborating entity "DATAPATH" for hierarchy "DATAPATH:DP"
Info: Elaborating entity "regNbit" for hierarchy "DATAPATH:DP|regNbit:DATA0"
Info: Elaborating entity "regn" for hierarchy "DATAPATH:DP|regn:TEMP"
Info: Elaborating entity "adder" for hierarchy "DATAPATH:DP|adder:ADD"
Warning (10036): Verilog HDL or VHDL warning at adder.vhd(18): object "c10" assigned a value but never read
Info: Elaborating entity "fulladder" for hierarchy "DATAPATH:DP|adder:ADD|fulladder:FA0"
Info: Elaborating entity "regNbit" for hierarchy "DATAPATH:DP|regNbit:SUMR"
Warning: Latch control_unit:CU|nextstatus.completed_263 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal DATAPATH:DP|COUNT_DONE
Warning: Latch control_unit:CU|nextstatus.acquire_362 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU|status.store
Warning: Latch control_unit:CU|nextstatus.store_371 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU|status.idle
Warning: Latch control_unit:CU|nextstatus.idle_380 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU|status.completed
Warning: Latch control_unit:CU|nextstatus.alg0_353 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal DATAPATH:DP|COUNT_DONE
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DATA_OUT[0]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[1]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[2]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[3]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[4]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[5]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[6]" is stuck at GND
    Warning (13410): Pin "DATA_OUT[7]" is stuck at GND
Info: 54 registers lost all their fanouts during netlist optimizations. The first 54 are displayed below.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:SUMR|Q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regn:TEMP|O[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA3|Q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA2|Q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA1|Q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DATAPATH:DP|regNbit:DATA0|Q[7]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATA_IN[0]"
    Warning (15610): No output dependent on input pin "DATA_IN[1]"
    Warning (15610): No output dependent on input pin "DATA_IN[2]"
    Warning (15610): No output dependent on input pin "DATA_IN[3]"
    Warning (15610): No output dependent on input pin "DATA_IN[4]"
    Warning (15610): No output dependent on input pin "DATA_IN[5]"
    Warning (15610): No output dependent on input pin "DATA_IN[6]"
    Warning (15610): No output dependent on input pin "DATA_IN[7]"
Info: Implemented 60 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 9 output pins
    Info: Implemented 41 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 282 megabytes
    Info: Processing ended: Sun Jun 12 19:30:01 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


