[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.mmwb_stage_regs_reg_write_src",
    "enumTypeName":"RISCV.reg_write_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.exmm_stage_regs_mem_op",
    "enumTypeName":"RISCV.mem_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.exmm_stage_regs_reg_write_src",
    "enumTypeName":"RISCV.reg_write_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_reg_write_src",
    "enumTypeName":"RISCV.reg_write_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_mem_op",
    "enumTypeName":"RISCV.mem_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_alu_op1_src",
    "enumTypeName":"RISCV.alu_op1_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_alu_op2_src",
    "enumTypeName":"RISCV.alu_op2_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_alu_op",
    "enumTypeName":"RISCV.alu_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_core.idex_stage_regs_comp_op",
    "enumTypeName":"RISCV.comp_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_alu.io_operation_i",
    "enumTypeName":"RISCV.alu_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_comp.io_comp_op_i",
    "enumTypeName":"RISCV.comp_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_instr_type_i",
    "enumTypeName":"RISCV.rv_instr_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.alu_op1_src_t",
    "definition":{
      "reg":0,
      "pc":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_alu_op1_src_o",
    "enumTypeName":"RISCV.alu_op1_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.alu_op2_src_t",
    "definition":{
      "reg":0,
      "imm":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_alu_op2_src_o",
    "enumTypeName":"RISCV.alu_op2_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.alu_op_t",
    "definition":{
      "ltu":11,
      "sra":7,
      "srl":8,
      "nop":0,
      "or":4,
      "lui":9,
      "xor":3,
      "lts":10,
      "sub":2,
      "add":1,
      "sl":6,
      "and":5
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_alu_op_o",
    "enumTypeName":"RISCV.alu_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.comp_op_t",
    "definition":{
      "ltu":4,
      "nop":0,
      "ge":5,
      "ne":2,
      "lt":3,
      "geu":6,
      "eq":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_comp_op_o",
    "enumTypeName":"RISCV.comp_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.mem_op_t",
    "definition":{
      "lb":1,
      "nop":0,
      "lw":3,
      "lhu":5,
      "sb":6,
      "sw":8,
      "lh":2,
      "lbu":4,
      "sh":7
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_mem_op_o",
    "enumTypeName":"RISCV.mem_op_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.reg_write_src_t",
    "definition":{
      "mem":0,
      "alu":1,
      "next_pc":2,
      "csr":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_ex_control.io_reg_write_src_o",
    "enumTypeName":"RISCV.reg_write_src_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"RISCV.rv_instr_t",
    "definition":{
      "csrrwi":41,
      "auipc":2,
      "csrrw":38,
      "sll":30,
      "lb":11,
      "csrrs":39,
      "csrrc":40,
      "slli":25,
      "csrrci":43,
      "sra":35,
      "csrrsi":42,
      "bge":8,
      "srli":26,
      "addi":19,
      "srl":34,
      "bltu":9,
      "nop":0,
      "bgeu":10,
      "sltiu":21,
      "andi":24,
      "lw":13,
      "or":36,
      "slti":20,
      "blt":7,
      "jalr":4,
      "ori":23,
      "lhu":15,
      "xori":22,
      "lui":1,
      "sb":16,
      "xor":33,
      "slt":31,
      "sub":29,
      "sw":18,
      "lh":12,
      "beq":5,
      "jal":3,
      "add":28,
      "bne":6,
      "sltu":32,
      "and":37,
      "srai":27,
      "lbu":14,
      "sh":17
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RISCV_core.RISCV_decoder.io_instr_type_o",
    "enumTypeName":"RISCV.rv_instr_t"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]