

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0_Pipeline_3'
================================================================
* Date:           Thu Jun 30 14:26:56 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln49"   --->   Operation 8 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i58 %sext_ln49_read"   --->   Operation 9 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m00_axi, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_load = load i13 %loop_index"   --->   Operation 14 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond2 = icmp_eq  i13 %loop_index_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_22 = add i13 %loop_index_load, i13 1"   --->   Operation 16 'add' 'empty_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_cast3 = zext i13 %loop_index_load"   --->   Operation 18 'zext' 'loop_index_cast3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_24 = trunc i13 %loop_index_load"   --->   Operation 19 'trunc' 'empty_24' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr i32 %m00_axi_output_buffer, i64 0, i64 %loop_index_cast3"   --->   Operation 20 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%m00_axi_output_buffer_load = load i13 %m00_axi_output_buffer_addr"   --->   Operation 21 'load' 'm00_axi_output_buffer_load' <Predicate = (!exitcond2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%empty_25 = icmp_eq  i4 %empty_24, i4 15"   --->   Operation 22 'icmp' 'empty_25' <Predicate = (!exitcond2)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_25, void %load-store-loop.split._crit_edge, void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_22, i13 %loop_index"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond2)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i512 %m00_axi, i64 %sext_ln49_cast" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 25 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%m00_axi_output_buffer_load = load i13 %m00_axi_output_buffer_addr"   --->   Operation 28 'load' 'm00_axi_output_buffer_load' <Predicate = (!exitcond2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg_load_1 = load i480 %shiftreg"   --->   Operation 29 'load' 'shiftreg_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %m00_axi_output_buffer_load, i480 %shiftreg_load_1"   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %m00_axi_addr, i512 %tmp, i64 18446744073709551615" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 31 'write' 'write_ln49' <Predicate = (empty_25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.split._crit_edge"   --->   Operation 32 'br' 'br_ln0' <Predicate = (empty_25)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg"   --->   Operation 33 'load' 'shiftreg_load' <Predicate = (!empty_25)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %shiftreg_load, i32 32, i32 479"   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (!empty_25)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %m00_axi_output_buffer_load, i448 %tmp_1"   --->   Operation 35 'bitconcatenate' 'tmp_2' <Predicate = (!empty_25)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.53ns)   --->   "%empty_23 = select i1 %empty_25, i480 0, i480 %tmp_2"   --->   Operation 36 'select' 'empty_23' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 %empty_23, i480 %shiftreg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m00_axi_output_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg                   (alloca           ) [ 0111]
loop_index                 (alloca           ) [ 0100]
sext_ln49_read             (read             ) [ 0000]
sext_ln49_cast             (sext             ) [ 0110]
specinterface_ln0          (specinterface    ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
loop_index_load            (load             ) [ 0000]
exitcond2                  (icmp             ) [ 0110]
empty_22                   (add              ) [ 0000]
br_ln0                     (br               ) [ 0000]
loop_index_cast3           (zext             ) [ 0000]
empty_24                   (trunc            ) [ 0000]
m00_axi_output_buffer_addr (getelementptr    ) [ 0110]
empty_25                   (icmp             ) [ 0111]
br_ln0                     (br               ) [ 0000]
store_ln0                  (store            ) [ 0000]
m00_axi_addr               (getelementptr    ) [ 0101]
specpipeline_ln0           (specpipeline     ) [ 0000]
empty                      (speclooptripcount) [ 0000]
m00_axi_output_buffer_load (load             ) [ 0101]
shiftreg_load_1            (load             ) [ 0000]
tmp                        (bitconcatenate   ) [ 0000]
write_ln49                 (write            ) [ 0000]
br_ln0                     (br               ) [ 0000]
shiftreg_load              (load             ) [ 0000]
tmp_1                      (partselect       ) [ 0000]
tmp_2                      (bitconcatenate   ) [ 0000]
empty_23                   (select           ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m00_axi_output_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi_output_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="shiftreg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="loop_index_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln49_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="58" slack="0"/>
<pin id="72" dir="0" index="1" bw="58" slack="0"/>
<pin id="73" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln49_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln49_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="1"/>
<pin id="79" dir="0" index="2" bw="512" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="m00_axi_output_buffer_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m00_axi_output_buffer_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln49_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="58" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="13" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="480" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="loop_index_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="13" slack="0"/>
<pin id="113" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_22_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="loop_index_cast3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast3/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="empty_24_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="empty_25_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="13" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="m00_axi_addr_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="0"/>
<pin id="148" dir="0" index="1" bw="58" slack="1"/>
<pin id="149" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shiftreg_load_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="480" slack="2"/>
<pin id="153" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="512" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="480" slack="0"/>
<pin id="158" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shiftreg_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="480" slack="2"/>
<pin id="164" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="448" slack="0"/>
<pin id="167" dir="0" index="1" bw="480" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="10" slack="0"/>
<pin id="170" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="480" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="448" slack="0"/>
<pin id="179" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_23_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="2"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="480" slack="0"/>
<pin id="186" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_23/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="480" slack="0"/>
<pin id="191" dir="0" index="1" bw="480" slack="2"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="shiftreg_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="480" slack="0"/>
<pin id="196" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="202" class="1005" name="loop_index_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="209" class="1005" name="sext_ln49_cast_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_cast "/>
</bind>
</comp>

<comp id="214" class="1005" name="exitcond2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="m00_axi_output_buffer_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="1"/>
<pin id="220" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="empty_25_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2"/>
<pin id="225" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="228" class="1005" name="m00_axi_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="512" slack="1"/>
<pin id="230" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="m00_axi_output_buffer_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="70" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="134"><net_src comp="111" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="120" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="165" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="62" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="205"><net_src comp="66" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="212"><net_src comp="97" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="217"><net_src comp="114" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="84" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="226"><net_src comp="135" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="231"><net_src comp="146" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="236"><net_src comp="91" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi | {3 }
 - Input state : 
	Port: rtl_kernel_wizard_0_Pipeline_3 : sext_ln49 | {1 }
	Port: rtl_kernel_wizard_0_Pipeline_3 : m00_axi_output_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond2 : 2
		empty_22 : 2
		br_ln0 : 3
		loop_index_cast3 : 2
		empty_24 : 2
		m00_axi_output_buffer_addr : 3
		m00_axi_output_buffer_load : 4
		empty_25 : 3
		br_ln0 : 4
		store_ln0 : 3
	State 2
	State 3
		tmp : 1
		write_ln49 : 2
		tmp_1 : 1
		tmp_2 : 2
		empty_23 : 3
		store_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |      empty_23_fu_182      |    0    |   408   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond2_fu_114     |    0    |    12   |
|          |      empty_25_fu_135      |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      empty_22_fu_120      |    0    |    20   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln49_read_read_fu_70 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln49_write_fu_76  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln49_cast_fu_97   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |  loop_index_cast3_fu_126  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_24_fu_131      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_154        |    0    |    0    |
|          |        tmp_2_fu_175       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_1_fu_165       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   449   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         empty_25_reg_223         |    1   |
|         exitcond2_reg_214        |    1   |
|        loop_index_reg_202        |   13   |
|       m00_axi_addr_reg_228       |   512  |
|m00_axi_output_buffer_addr_reg_218|   13   |
|m00_axi_output_buffer_load_reg_233|   32   |
|      sext_ln49_cast_reg_209      |   64   |
|         shiftreg_reg_194         |   480  |
+----------------------------------+--------+
|               Total              |  1116  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   449  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1116  |   458  |
+-----------+--------+--------+--------+
