
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13136
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/ay140/Documents/Boids_FPGA/BPU/BPU.v:8]
WARNING: [Synth 8-6901] identifier 'screenEnd' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/VGA_files/VGAController.v:24]
WARNING: [Synth 8-992] hazard is already implicitly declared earlier [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:106]
WARNING: [Synth 8-992] BypassX_B is already implicitly declared earlier [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:129]
WARNING: [Synth 8-992] stall is already implicitly declared earlier [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:148]
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:44]
WARNING: [Synth 8-6901] identifier 'conditional_branch' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'conditional_increment' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'conditional_branch' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:74]
WARNING: [Synth 8-6901] identifier 'jumping' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:76]
WARNING: [Synth 8-6901] identifier 'jump_destination' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:76]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:80]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:85]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:87]
WARNING: [Synth 8-6901] identifier 'isLwX' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'which_boid_to_write_to_one_hot' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:131]
WARNING: [Synth 8-6901] identifier 'BITS_FOR_BOIDS' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:141]
WARNING: [Synth 8-6901] identifier 'BITS_FOR_BOIDS' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:143]
WARNING: [Synth 8-6901] identifier 'screenEnd_out' is used before its declaration [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:291]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'BPU' [C:/Users/ay140/Documents/Boids_FPGA/BPU/BPU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BPU' (1#1) [C:/Users/ay140/Documents/Boids_FPGA/BPU/BPU.v:11]
INFO: [Synth 8-6157] synthesizing module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/tristate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate' (2#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/tristate.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:208]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:212]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:213]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:216]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'carry_look_ahead_adder' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/carry_look_ahead_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_and_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_and_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_and_8' (3#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_and_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_or_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or_8' (4#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_or_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'propagate_generate_block' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:73]
INFO: [Synth 8-6155] done synthesizing module 'propagate_generate_block' (5#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:73]
INFO: [Synth 8-6157] synthesizing module 'look_ahead' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'look_ahead' (6#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (7#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cla_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'carry_look_ahead_adder' (8#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/carry_look_ahead_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (9#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (10#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'get_instr' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:230]
INFO: [Synth 8-6155] done synthesizing module 'get_instr' (11#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:230]
WARNING: [Synth 8-7071] port 'isAdd' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isAddi' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSub' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isAnd' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'IsOr' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSll' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSra' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isMul' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isDiv' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isLw' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isJ' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBne' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isJr' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBlt' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBex' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSetx' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7023] instance 'get_instrD' of module 'get_instr' has 20 connections declared, but only 4 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:107]
INFO: [Synth 8-6157] synthesizing module 'instruction_registers' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:270]
INFO: [Synth 8-6157] synthesizing module 'get_type' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:218]
INFO: [Synth 8-6155] done synthesizing module 'get_type' (12#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:218]
WARNING: [Synth 8-7071] port 'isI' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7071] port 'isJ1' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7071] port 'isJ2' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7023] instance 'get_typeD' of module 'get_type' has 5 connections declared, but only 2 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:278]
INFO: [Synth 8-6155] done synthesizing module 'instruction_registers' (13#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:270]
WARNING: [Synth 8-7071] port 'writeback_reg' of module 'instruction_registers' is unconnected for instance 'instr_regs' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-7071] port 'will_writeback' of module 'instruction_registers' is unconnected for instance 'instr_regs' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-7023] instance 'instr_regs' of module 'instruction_registers' has 5 connections declared, but only 3 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-7071] port 'isI' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'isJ1' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'isJ2' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7023] instance 'get_typeX' of module 'get_type' has 5 connections declared, but only 2 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'regA' of module 'instruction_registers' is unconnected for instance 'instr_regsM' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:132]
WARNING: [Synth 8-7023] instance 'instr_regsM' of module 'instruction_registers' has 5 connections declared, but only 4 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:137]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'cnot' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cnot.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cnot' (14#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/cnot.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_and_32' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_and_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_and_32' (15#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_and_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or_32' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or_32' (16#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/bitwise_or_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_logical_right' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_logical_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_1' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_1' (17#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_2' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_2' (18#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_4' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_4' (19#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_8' (20#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_16' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_16' (21#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_log_left_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_logical_right' (22#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_logical_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_arithmetic_right' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_arithmetic_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_1' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_1' (23#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_2' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_2' (24#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_4' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_4' (25#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_8' (26#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_16' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_16' (27#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_ari_right_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_arithmetic_right' (28#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/shift/shift_arithmetic_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (29#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (30#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (31#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/mux8.v:1]
INFO: [Synth 8-6157] synthesizing module 'or_32' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or_32' (32#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/logic/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (33#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'abs' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/abs.v:1]
INFO: [Synth 8-6157] synthesizing module 'twos_complement' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/twos_complement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement' (34#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/twos_complement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'abs' (35#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/abs.v:1]
INFO: [Synth 8-6157] synthesizing module 'wallaceTreeMultiplier' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/wallaceTreee.v:3]
INFO: [Synth 8-6157] synthesizing module 'bit_adder' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/1bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit_adder' (36#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/alu/adder/1bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wallaceTreeMultiplier' (37#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/wallaceTreee.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter64' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/counter64.v:1]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop' (38#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter64' (39#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/counter64.v:1]
INFO: [Synth 8-6157] synthesizing module 'register64' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/register64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register64' (40#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/register64.v:1]
WARNING: [Synth 8-7071] port 'clr' of module 'register64' is unconnected for instance 'reg1' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/divider.v:29]
WARNING: [Synth 8-7023] instance 'reg1' of module 'register64' has 5 connections declared, but only 4 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/divider.v:29]
INFO: [Synth 8-6155] done synthesizing module 'divider' (41#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (42#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/multdiv/multdiv.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:205]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:45]
INFO: [Synth 8-6155] done synthesizing module 'processor' (43#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/processor.v:22]
WARNING: [Synth 8-7023] instance 'CPU' of module 'processor' has 16 connections declared, but only 15 given [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:68]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/ROM.v:2]
	Parameter MEMFILE bound to: 144'b001011100010111000101111001011100010111000101111010000100101000001010101001011110110110101100001011010010110111000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file '../../BPU/main.mem' is read successfully [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (44#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder32' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder32' (45#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/mux/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (46#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/registers/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (47#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/RAM.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'out' does not match port width (32) of module 'decoder32' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'RAM_resettable' [C:/Users/ay140/Documents/Boids_FPGA/RAM_resettable.v:1]
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/RAM.v:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (47#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM_resettable' (48#1) [C:/Users/ay140/Documents/Boids_FPGA/RAM_resettable.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/ay140/Documents/Boids_FPGA/VGA_files/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/ay140/Documents/Boids_FPGA/VGA_files/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (49#1) [C:/Users/ay140/Documents/Boids_FPGA/VGA_files/VGATimingGenerator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (50#1) [C:/Users/ay140/Documents/Boids_FPGA/VGA_files/VGAController.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (51#1) [C:/Users/ay140/Documents/Boids_FPGA/T-proc/processor/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.000 ; gain = 26.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.000 ; gain = 26.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.000 ; gain = 26.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1356.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ay140/Documents/Boids_FPGA/master.xdc]
Finished Parsing XDC File [C:/Users/ay140/Documents/Boids_FPGA/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ay140/Documents/Boids_FPGA/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1444.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1444.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.168 ; gain = 115.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.168 ; gain = 115.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1444.168 ; gain = 115.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1444.168 ; gain = 115.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1248  
	   2 Input      1 Bit         XORs := 229   
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1614  
+---RAMs : 
	             300K Bit	(307200 X 1 bit)          RAMs := 2     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 33    
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   3 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP loop1[0].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[0].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[0].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[0].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[0].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[0].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[0].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[1].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[1].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[1].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[1].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[1].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[1].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[1].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[2].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[2].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[2].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[2].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[2].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[2].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[2].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[3].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[3].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[3].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[3].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[3].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[3].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[3].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[4].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[4].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[4].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[4].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[4].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[4].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[4].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[5].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[5].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[5].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[5].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[5].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[5].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[5].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[6].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[6].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[6].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[6].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[6].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[6].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[6].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[7].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[7].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[7].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[7].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[7].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[7].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[7].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[8].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[8].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[8].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[8].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[8].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[8].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[8].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[9].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[9].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[9].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[9].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[9].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[9].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[9].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[10].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[10].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[10].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[10].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[10].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[10].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[10].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[11].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[11].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[11].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[11].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[11].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[11].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[11].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[12].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[12].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[12].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[12].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[12].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[12].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[12].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[13].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[13].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[13].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[13].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[13].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[13].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[13].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[14].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[14].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[14].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[14].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[14].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[14].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[14].BoidProcessorUnit/address_reg_reg.
DSP Report: Generating DSP loop1[15].BoidProcessorUnit/address_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register loop1[15].BoidProcessorUnit/address_reg_reg is absorbed into DSP loop1[15].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[15].BoidProcessorUnit/address_reg0 is absorbed into DSP loop1[15].BoidProcessorUnit/address_reg_reg.
DSP Report: operator loop1[15].BoidProcessorUnit/address_reg1 is absorbed into DSP loop1[15].BoidProcessorUnit/address_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.133 ; gain = 343.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x32       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg               | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|Wrapper     | Boid_display_mem/ram1/MemoryArray_reg | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
|Wrapper     | Boid_display_mem/ram2/MemoryArray_reg | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|BPU         | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1672.133 ; gain = 343.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.133 ; gain = 343.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg               | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|Wrapper     | Boid_display_mem/ram1/MemoryArray_reg | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
|Wrapper     | Boid_display_mem/ram2/MemoryArray_reg | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram1/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram1/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram1/MemoryArray_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram1/MemoryArray_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram1/MemoryArray_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram2/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram2/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram2/MemoryArray_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram2/MemoryArray_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Boid_display_mem/ram2/MemoryArray_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1771.773 ; gain = 442.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.516 ; gain = 456.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.516 ; gain = 456.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.516 ; gain = 456.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1785.516 ; gain = 456.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1786.352 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1786.352 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    11|
|3     |DSP48E1  |    16|
|4     |LUT1     |     9|
|5     |LUT2     |   487|
|6     |LUT3     |   758|
|7     |LUT4     |   475|
|8     |LUT5     |   933|
|9     |LUT6     |  2630|
|10    |MUXF7    |    31|
|11    |RAMB36E1 |    28|
|18    |FDCE     |  1402|
|19    |FDRE     |   422|
|20    |IBUF     |     2|
|21    |OBUF     |    19|
|22    |OBUFT    |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1786.352 ; gain = 457.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 1786.352 ; gain = 369.125
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1786.352 ; gain = 457.293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1786.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1786.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3690a5df
INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1786.352 ; gain = 457.293
INFO: [Common 17-1381] The checkpoint 'C:/Users/ay140/Documents/Boids_FPGA/project_2/project_2.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 15:34:15 2024...
