Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 18 14:02:10 2025
| Host         : desktop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_lite_timing_summary_routed.rpt -pb uart_lite_timing_summary_routed.pb -rpx uart_lite_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_lite
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (31)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: u_baud/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.580        0.000                      0                   96        0.111        0.000                      0                   96        3.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_i  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.580        0.000                      0                   96        0.111        0.000                      0                   96        3.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.828ns (21.977%)  route 2.940ns (78.023%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.666     9.509    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[28]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.828ns (21.977%)  route 2.940ns (78.023%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.666     9.509    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[29]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.828ns (21.977%)  route 2.940ns (78.023%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.666     9.509    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[30]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.828ns (21.977%)  route 2.940ns (78.023%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.666     9.509    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[31]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.743     9.586    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.495    13.260    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[4]/C
                         clock pessimism              0.457    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    13.252    u_baud/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.743     9.586    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.495    13.260    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[5]/C
                         clock pessimism              0.457    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    13.252    u_baud/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.743     9.586    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.495    13.260    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[6]/C
                         clock pessimism              0.457    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    13.252    u_baud/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.743     9.586    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.495    13.260    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  u_baud/counter_reg[7]/C
                         clock pessimism              0.457    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    13.252    u_baud/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.755%)  route 2.811ns (77.245%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.537     9.380    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[24]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 u_baud/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_i rise@8.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.755%)  route 2.811ns (77.245%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.668     5.742    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_baud/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.198 r  u_baud/counter_reg[0]/Q
                         net (fo=2, routed)           0.941     7.138    u_baud/counter_reg[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.262 f  u_baud/counter[0]_i_7/O
                         net (fo=1, routed)           0.402     7.665    u_baud/counter[0]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  u_baud/counter[0]_i_3/O
                         net (fo=3, routed)           0.931     8.719    u_baud/counter[0]_i_3_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.843 r  u_baud/counter[0]_i_1/O
                         net (fo=32, routed)          0.537     9.380    u_baud/counter[0]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    13.244    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[25]/C
                         clock pessimism              0.309    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    13.089    u_baud/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ulite_control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cfg_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.935%)  route 0.280ns (60.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    clk_i_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  ulite_control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  ulite_control_reg_reg[0]/Q
                         net (fo=1, routed)           0.280     2.070    ulite_control_reg[0]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  cfg_rdata_o[0]_i_1/O
                         net (fo=1, routed)           0.000     2.115    cfg_rdata_o[0]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  cfg_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    clk_i_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  cfg_rdata_o_reg[0]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.092     2.003    cfg_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.137 r  u_baud/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.137    u_baud/counter_reg[24]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[24]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.148 r  u_baud/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.148    u_baud/counter_reg[24]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[26]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.173 r  u_baud/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.173    u_baud/counter_reg[24]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[25]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.173 r  u_baud/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    u_baud/counter_reg[24]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_baud/counter_reg[27]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.122 r  u_baud/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    u_baud/counter_reg[24]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.176 r  u_baud/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    u_baud/counter_reg[28]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[28]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ulite_status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            intr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.100%)  route 0.312ns (59.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    clk_i_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  ulite_status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  ulite_status_reg_reg[4]/Q
                         net (fo=3, routed)           0.312     2.125    ulite_status_reg_reg_n_0_[4]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.170 r  intr_o_i_2/O
                         net (fo=1, routed)           0.000     2.170    intr_o_i_2_n_0
    SLICE_X44Y50         FDRE                                         r  intr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    clk_i_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  intr_o_reg/C
                         clock pessimism             -0.256     1.911    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     2.002    intr_o_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.122 r  u_baud/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    u_baud/counter_reg[24]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.187 r  u_baud/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.187    u_baud/counter_reg[28]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[30]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ulite_status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cfg_rvalid_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.866%)  route 0.347ns (65.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    clk_i_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  ulite_status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  ulite_status_reg_reg[1]/Q
                         net (fo=7, routed)           0.347     2.138    p_0_in9_in
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.183 r  cfg_rvalid_o_i_3/O
                         net (fo=1, routed)           0.000     2.183    cfg_rvalid_o_i_3_n_0
    SLICE_X44Y51         FDRE                                         r  cfg_rvalid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    clk_i_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  cfg_rvalid_o_reg/C
                         clock pessimism             -0.256     1.911    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091     2.002    cfg_rvalid_o_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_baud/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_baud/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.649    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  u_baud/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  u_baud/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.923    u_baud/counter_reg[22]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.083 r  u_baud/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.083    u_baud/counter_reg[20]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.122 r  u_baud/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    u_baud/counter_reg[24]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.212 r  u_baud/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.212    u_baud/counter_reg[28]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.167    u_baud/clk_i_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  u_baud/counter_reg[29]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     2.016    u_baud/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y51    cfg_arready_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    cfg_awready_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    cfg_awready_o_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y51   cfg_bvalid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X45Y51    cfg_rdata_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X44Y49    cfg_rdata_o_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X45Y51    cfg_rdata_o_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X45Y51    cfg_rdata_o_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X45Y51    cfg_rdata_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y51    cfg_arready_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y51    cfg_rvalid_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y50    intr_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    cfg_awready_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    cfg_awready_o_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y51    cfg_arready_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    cfg_awready_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    cfg_awready_o_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y51   cfg_bvalid_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y49    cfg_rdata_o_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y51    cfg_rdata_o_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y51    cfg_rvalid_o_reg/C



