verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/BlockRam/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/BlockRam/ipshared/02c8/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/BlockRam/ipshared/1313/hdl" \
"../../../bd/BlockRam/ip/BlockRam_processing_system7_0_0/sim/BlockRam_processing_system7_0_0.v" \
"../../../bd/BlockRam/ip/BlockRam_blk_mem_gen_0_0/sim/BlockRam_blk_mem_gen_0_0.v" \
"../../../bd/BlockRam/ip/BlockRam_xbar_0/sim/BlockRam_xbar_0.v" \
"../../../bd/BlockRam/ip/BlockRam_auto_pc_0/sim/BlockRam_auto_pc_0.v" \
"../../../bd/BlockRam/ip/BlockRam_auto_pc_1/sim/BlockRam_auto_pc_1.v" \
"../../../bd/BlockRam/sim/BlockRam.v" \

verilog xil_defaultlib "glbl.v"

nosort
