

================================================================
== Vitis HLS Report for 'twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    14|        -|        -|    -|
|Expression           |        -|     -|        0|      872|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|      650|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    14|      650|      936|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_18s_40s_41_4_1_U130  |mac_muladd_24s_18s_40s_41_4_1  |  i0 * i1 + i2|
    |mac_muladd_24s_18s_41s_41_4_1_U132  |mac_muladd_24s_18s_41s_41_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_41s_41_4_1_U134  |mac_muladd_24s_18s_41s_41_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_41s_41_4_1_U136  |mac_muladd_24s_18s_41s_41_4_1  |  i0 + i1 * i2|
    |mac_mulsub_24s_18s_40s_41_4_1_U129  |mac_mulsub_24s_18s_40s_41_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_41s_41_4_1_U131  |mac_mulsub_24s_18s_41s_41_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_41s_41_4_1_U133  |mac_mulsub_24s_18s_41s_41_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_41s_41_4_1_U135  |mac_mulsub_24s_18s_41s_41_4_1  |  i0 - i1 * i2|
    |mul_mul_24s_18s_41_4_1_U123         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    |mul_mul_24s_18s_41_4_1_U124         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    |mul_mul_24s_18s_41_4_1_U125         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    |mul_mul_24s_18s_41_4_1_U126         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    |mul_mul_24s_18s_41_4_1_U127         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    |mul_mul_24s_18s_41_4_1_U128         |mul_mul_24s_18s_41_4_1         |       i0 * i1|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |index_cos_V_3_fu_292_p2                       |         +|   0|  0|  12|           4|           4|
    |index_cos_V_4_fu_398_p2                       |         +|   0|  0|  12|           4|           4|
    |index_cos_V_fu_218_p2                         |         +|   0|  0|  12|           4|           4|
    |index_V_2_fu_392_p2                           |         -|   0|  0|  12|           4|           4|
    |lut_index_imag_V_12_fu_330_p2                 |         -|   0|  0|   9|           1|           2|
    |lut_index_imag_V_15_fu_416_p2                 |         -|   0|  0|   9|           1|           2|
    |lut_index_imag_V_9_fu_236_p2                  |         -|   0|  0|   9|           1|           2|
    |lut_index_real_V_12_fu_367_p2                 |         -|   0|  0|   9|           1|           2|
    |lut_index_real_V_15_fu_453_p2                 |         -|   0|  0|   9|           1|           2|
    |lut_index_real_V_9_fu_267_p2                  |         -|   0|  0|   9|           1|           2|
    |r_14_fu_704_p2                                |         -|   0|  0|  26|           1|          19|
    |r_15_fu_913_p2                                |         -|   0|  0|  26|           1|          19|
    |r_V_18_fu_610_p2                              |         -|   0|  0|  26|           1|          19|
    |r_V_19_fu_800_p2                              |         -|   0|  0|  26|           1|          19|
    |r_V_20_fu_1010_p2                             |         -|   0|  0|  26|           1|          19|
    |r_fu_507_p2                                   |         -|   0|  0|  26|           1|          19|
    |ap_ext_blocking_n                             |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                             |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                             |       and|   0|  0|   2|           2|           2|
    |overflow_10_fu_1042_p2                        |       and|   0|  0|   2|           1|           1|
    |overflow_6_fu_642_p2                          |       and|   0|  0|   2|           1|           1|
    |overflow_7_fu_736_p2                          |       and|   0|  0|   2|           1|           1|
    |overflow_8_fu_832_p2                          |       and|   0|  0|   2|           1|           1|
    |overflow_9_fu_945_p2                          |       and|   0|  0|   2|           1|           1|
    |overflow_fu_539_p2                            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1049_12_fu_484_p2                      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1049_13_fu_582_p2                      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1049_14_fu_587_p2                      |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1049_15_fu_306_p2                      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1049_16_fu_312_p2                      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1049_17_fu_778_p2                      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1049_18_fu_357_p2                      |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1049_19_fu_885_p2                      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1049_20_fu_890_p2                      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1049_21_fu_988_p2                      |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1049_22_fu_443_p2                      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1049_fu_479_p2                         |      icmp|   0|  0|   9|           4|           3|
    |output_saturation_control_imag_3_fu_688_p2    |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_imag_4_fu_895_p2    |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_imag_fu_489_p2      |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_real_V_3_fu_783_p2  |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_real_V_4_fu_993_p2  |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_real_V_fu_592_p2    |        or|   0|  0|   2|           1|           1|
    |imagSinVal_3_fu_764_p3                        |    select|   0|  0|  18|           1|          18|
    |imagSinVal_4_fu_973_p3                        |    select|   0|  0|  18|           1|          18|
    |imagSinVal_fu_567_p3                          |    select|   0|  0|  18|           1|          18|
    |lut_index_imag_V_10_fu_242_p3                 |    select|   0|  0|   2|           1|           2|
    |lut_index_imag_V_13_fu_336_p3                 |    select|   0|  0|   2|           1|           2|
    |lut_index_imag_V_16_fu_422_p3                 |    select|   0|  0|   2|           1|           2|
    |lut_index_real_V_10_fu_273_p3                 |    select|   0|  0|   2|           1|           2|
    |lut_index_real_V_13_fu_373_p3                 |    select|   0|  0|   2|           1|           2|
    |lut_index_real_V_16_fu_459_p3                 |    select|   0|  0|   2|           1|           2|
    |realCosVal_3_fu_860_p3                        |    select|   0|  0|  18|           1|          18|
    |realCosVal_4_fu_1070_p3                       |    select|   0|  0|  18|           1|          18|
    |realCosVal_fu_670_p3                          |    select|   0|  0|  18|           1|          18|
    |select_ln340_10_fu_1062_p3                    |    select|   0|  0|  18|           1|          18|
    |select_ln340_6_fu_662_p3                      |    select|   0|  0|  18|           1|          18|
    |select_ln340_7_fu_756_p3                      |    select|   0|  0|  18|           1|          18|
    |select_ln340_8_fu_852_p3                      |    select|   0|  0|  18|           1|          18|
    |select_ln340_9_fu_965_p3                      |    select|   0|  0|  18|           1|          18|
    |select_ln340_fu_559_p3                        |    select|   0|  0|  18|           1|          18|
    |select_ln384_10_fu_1054_p3                    |    select|   0|  0|  19|           1|          17|
    |select_ln384_6_fu_654_p3                      |    select|   0|  0|  19|           1|          17|
    |select_ln384_7_fu_748_p3                      |    select|   0|  0|  19|           1|          17|
    |select_ln384_8_fu_844_p3                      |    select|   0|  0|  19|           1|          17|
    |select_ln384_9_fu_957_p3                      |    select|   0|  0|  19|           1|          17|
    |select_ln384_fu_551_p3                        |    select|   0|  0|  19|           1|          17|
    |temp_out_cos_V_3_fu_788_p3                    |    select|   0|  0|  18|           1|          18|
    |temp_out_cos_V_4_fu_998_p3                    |    select|   0|  0|  18|           1|          18|
    |temp_out_cos_V_fu_598_p3                      |    select|   0|  0|  18|           1|          18|
    |temp_out_sin_V_5_fu_692_p3                    |    select|   0|  0|  18|           1|          18|
    |temp_out_sin_V_6_fu_901_p3                    |    select|   0|  0|  18|           1|          18|
    |temp_out_sin_V_fu_495_p3                      |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0                                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln340_10_fu_1048_p2                       |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_6_fu_648_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_7_fu_742_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_8_fu_838_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_9_fu_951_p2                         |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_fu_545_p2                           |       xor|   0|  0|   2|           1|           1|
    |xor_ln794_10_fu_1036_p2                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_6_fu_636_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_7_fu_730_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_8_fu_826_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_9_fu_939_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_533_p2                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0| 872|         137|         654|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |icmp_ln1049_15_reg_1428               |   1|   0|    1|          0|
    |icmp_ln1049_16_reg_1433               |   1|   0|    1|          0|
    |icmp_ln1049_18_reg_1443               |   1|   0|    1|          0|
    |icmp_ln1049_22_reg_1471               |   1|   0|    1|          0|
    |imagSinVal_3_reg_1509                 |  18|   0|   18|          0|
    |imagSinVal_4_reg_1532                 |  18|   0|   18|          0|
    |imagSinVal_reg_1486                   |  18|   0|   18|          0|
    |index_V_2_reg_1453                    |   4|   0|    4|          0|
    |index_cos_V_3_reg_1422                |   3|   0|    4|          1|
    |index_cos_V_4_reg_1460                |   4|   0|    4|          0|
    |index_cos_V_reg_1401                  |   4|   0|    4|          0|
    |index_invert_control_imag_4_reg_1407  |   1|   0|    1|          0|
    |p_k_read_reg_1351                     |   4|   0|    4|          0|
    |p_read39_reg_1395                     |  24|   0|   24|          0|
    |p_read_10_reg_1359                    |  24|   0|   24|          0|
    |p_read_11_reg_1364                    |  24|   0|   24|          0|
    |p_read_12_reg_1369                    |  24|   0|   24|          0|
    |p_read_13_reg_1374                    |  24|   0|   24|          0|
    |p_read_14_reg_1380                    |  24|   0|   24|          0|
    |p_read_15_reg_1385                    |  24|   0|   24|          0|
    |p_read_16_reg_1390                    |  24|   0|   24|          0|
    |sext_ln1171_17_reg_1491               |  41|   0|   41|          0|
    |sext_ln1171_19_reg_1503               |  41|   0|   41|          0|
    |sext_ln1171_21_reg_1514               |  41|   0|   41|          0|
    |sext_ln1171_23_reg_1526               |  41|   0|   41|          0|
    |sext_ln1171_25_reg_1537               |  41|   0|   41|          0|
    |sext_ln1171_27_reg_1549               |  41|   0|   41|          0|
    |p_read39_reg_1395                     |  64|  32|   24|          0|
    |p_read_13_reg_1374                    |  64|  32|   24|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 650|  64|  571|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                                                                  Source Object                                                                  |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_ce                                 |   in|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_0                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_1                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_2                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_3                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_4                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_5                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_6                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_return_7                           |  out|   25|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n                     |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_str_blocking_n                     |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|ap_int_blocking_n                     |  out|    1|  ap_ctrl_hs|  twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >|  return value|
|p_read                                |   in|   24|     ap_none|                                                                                                                                           p_read|        scalar|
|p_read1                               |   in|   24|     ap_none|                                                                                                                                          p_read1|        scalar|
|p_read2                               |   in|   24|     ap_none|                                                                                                                                          p_read2|        scalar|
|p_read3                               |   in|   24|     ap_none|                                                                                                                                          p_read3|        scalar|
|p_read4                               |   in|   24|     ap_none|                                                                                                                                          p_read4|        scalar|
|p_read5                               |   in|   24|     ap_none|                                                                                                                                          p_read5|        scalar|
|p_read6                               |   in|   24|     ap_none|                                                                                                                                          p_read6|        scalar|
|p_read7                               |   in|   24|     ap_none|                                                                                                                                          p_read7|        scalar|
|p_twiddleTable_M_imag_0_0_0_address0  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce0       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q0        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address1  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce1       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q1        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address2  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce2       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q2        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address3  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce3       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q3        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address4  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce4       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q4        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address5  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce5       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q5        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_address6  |  out|    4|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_ce6       |  out|    1|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_twiddleTable_M_imag_0_0_0_q6        |   in|   18|   ap_memory|                                                                                                                      p_twiddleTable_M_imag_0_0_0|         array|
|p_k                                   |   in|    4|     ap_none|                                                                                                                                              p_k|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

