0.6
2018.2
Jun 14 2018
20:41:02
D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sim_1/imports/CacheSrcCode/cache_tb.sv,1590899324,systemVerilog,,,,cache_tb,,,,,,,,
D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv,1590822928,systemVerilog,,D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1590505637,systemVerilog,,D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,1590505637,systemVerilog,,D:/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sim_1/imports/CacheSrcCode/cache_tb.sv,,mem,,,,,,,,
