vldc r0 1 2 3 4
vldc r4 2 2 2 2
vmul r8 r0 r4
stop