make sure you have libabc.a!!!
cd ./misc/yosys/abc/
make libabc.a

Usage:

ruby ./inou/tech/verilog_json.rb ./misc/yosys/techlibs/common/simcells.v   > cmake-build-debug/lgdb/tech_library
./inou/yosys/lgyosys --techmap  foo.v
./inou/abc/lgaig --lgdb lgdb --graph_name foo


Current Limitation:
1. Does not suuport Asynchronize Reset
2. Does not support Hardmacro like memory block (comes later ....)


TO DO LIST:
1. Dumper from ABC_AIG -> Lgraph;
2. More generic API ? Code restructure?
3. Find a way to verify the logic equivalency?
4. Add mapping support?

