`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   07:23:21 05/24/2019
// Design Name:   sum_5bit
// Module Name:   /home/ise/lab3_a3/sum_5bit_test.v
// Project Name:  lab3_a3
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: sum_5bit
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module sum_5bit_test;

	// Inputs
	reg [0:4] a;
	reg [0:4] b;
	wire [0:5] s;
	wire [0:4] carry;

	// Instantiate the Unit Under Test (UUT)
	sum_5bit uut (
		.a(a), 
		.b(b), 
		.s(s), 
		.carry(carry)
	);

	initial begin
		// Initialize Inputs
		a = 5'b01010;
		b = 5'b00001;
		

		// Wait 100 ns for global reset to finish
		#100;
		
		a = 5'b10111;
		b = 5'b01110;
		#100;
        
		// Add stimulus here

	end
      
endmodule

