Analysis & Synthesis report for iitb_risc
Mon Nov  5 23:10:30 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "mux8_8_1:m_10"
 12. Port Connectivity Checks: "mux_8_1:m_8"
 13. Port Connectivity Checks: "mux_4_1:m_7"
 14. Port Connectivity Checks: "mux_2_1:m_6"
 15. Port Connectivity Checks: "mux_4_1:m_3"
 16. Port Connectivity Checks: "mux_4_1:m_2"
 17. Port Connectivity Checks: "mux_4_1:m_1"
 18. Port Connectivity Checks: "priority_encoder:p_1"
 19. Port Connectivity Checks: "alu:alu_1|adder:opr1|full_adder:a1"
 20. Port Connectivity Checks: "alu:alu_1"
 21. Port Connectivity Checks: "register16:b"
 22. Port Connectivity Checks: "register16:a"
 23. Port Connectivity Checks: "register16:mdr"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov  5 23:10:30 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; iitb_risc                                   ;
; Top-level Entity Name              ; iitb_risc                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 895                                         ;
;     Total combinational functions  ; 895                                         ;
;     Dedicated logic registers      ; 8                                           ;
; Total registers                    ; 8                                           ;
; Total pins                         ; 44                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; iitb_risc          ; iitb_risc          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; register1.vhd                    ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/register1.vhd        ;         ;
; registerfile.vhd                 ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd     ;         ;
; and_1_16.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd         ;         ;
; mux_8_1.vhd                      ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd          ;         ;
; mux_4_1.vhd                      ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd          ;         ;
; mux_2_1.vhd                      ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd          ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/memory.vhd           ;         ;
; priority_encoder.vhd             ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd ;         ;
; leftshift.vhd                    ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd        ;         ;
; subtractor.vhd                   ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd       ;         ;
; full_sub.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd         ;         ;
; adder.vhd                        ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/adder.vhd            ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd       ;         ;
; iitb_risc.vhd                    ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd        ;         ;
; nand16.vhd                       ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/nand16.vhd           ;         ;
; signextender.vhd                 ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/signextender.vhd     ;         ;
; wrapper7.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd         ;         ;
; wrapper10.vhd                    ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd        ;         ;
; register16.vhd                   ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/register16.vhd       ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/alu.vhd              ;         ;
; ir.vhd                           ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/ir.vhd               ;         ;
; mux3_2_1.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd         ;         ;
; mux3_4_1.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd         ;         ;
; wrapper13.vhd                    ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd        ;         ;
; mux8_8_1.vhd                     ; yes             ; User VHDL File  ; /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd         ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 895   ;
;                                             ;       ;
; Total combinational functions               ; 895   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 453   ;
;     -- 3 input functions                    ; 412   ;
;     -- <=2 input functions                  ; 30    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 895   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 8     ;
;     -- Dedicated logic registers            ; 8     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 44    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; memwr ;
; Maximum fan-out                             ; 161   ;
; Total fan-out                               ; 3181  ;
; Average fan-out                             ; 3.21  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Entity Name      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+------------------+--------------+
; |iitb_risc                 ; 895 (184)         ; 8 (5)        ; 0           ; 0            ; 0       ; 0         ; 44   ; 0            ; |iitb_risc                                        ; iitb_risc        ; work         ;
;    |alu:alu_1|             ; 94 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1                              ; alu              ; work         ;
;       |adder:opr1|         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1                   ; adder            ; work         ;
;          |full_adder:a10|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a10    ; full_adder       ; work         ;
;          |full_adder:a12|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a12    ; full_adder       ; work         ;
;          |full_adder:a14|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a14    ; full_adder       ; work         ;
;          |full_adder:a15|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a15    ; full_adder       ; work         ;
;          |full_adder:a2|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a2     ; full_adder       ; work         ;
;          |full_adder:a4|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a4     ; full_adder       ; work         ;
;          |full_adder:a5|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a5     ; full_adder       ; work         ;
;          |full_adder:a6|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a6     ; full_adder       ; work         ;
;          |full_adder:a8|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|adder:opr1|full_adder:a8     ; full_adder       ; work         ;
;       |subtractor:opr2|    ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2              ; subtractor       ; work         ;
;          |full_sub:s10|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s10 ; full_sub         ; work         ;
;          |full_sub:s12|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s12 ; full_sub         ; work         ;
;          |full_sub:s14|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s14 ; full_sub         ; work         ;
;          |full_sub:s15|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s15 ; full_sub         ; work         ;
;          |full_sub:s16|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s16 ; full_sub         ; work         ;
;          |full_sub:s2|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s2  ; full_sub         ; work         ;
;          |full_sub:s3|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s3  ; full_sub         ; work         ;
;          |full_sub:s4|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s4  ; full_sub         ; work         ;
;          |full_sub:s5|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s5  ; full_sub         ; work         ;
;          |full_sub:s6|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s6  ; full_sub         ; work         ;
;          |full_sub:s8|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|alu:alu_1|subtractor:opr2|full_sub:s8  ; full_sub         ; work         ;
;    |ir:ir_1|               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|ir:ir_1                                ; ir               ; work         ;
;       |register16:r_1|     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|ir:ir_1|register16:r_1                 ; register16       ; work         ;
;    |memory:mem|            ; 505 (505)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|memory:mem                             ; memory           ; work         ;
;    |mux_2_1:m_9|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|mux_2_1:m_9                            ; mux_2_1          ; work         ;
;    |mux_4_1:m_1|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|mux_4_1:m_1                            ; mux_4_1          ; work         ;
;    |mux_4_1:m_2|           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|mux_4_1:m_2                            ; mux_4_1          ; work         ;
;    |mux_4_1:m_7|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|mux_4_1:m_7                            ; mux_4_1          ; work         ;
;    |mux_8_1:m_8|           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|mux_8_1:m_8                            ; mux_8_1          ; work         ;
;    |priority_encoder:p_1|  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|priority_encoder:p_1                   ; priority_encoder ; work         ;
;    |register16:pc|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|register16:pc                          ; register16       ; work         ;
;    |register16:t1|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|register16:t1                          ; register16       ; work         ;
;    |register1:carry_flag|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|register1:carry_flag                   ; register1        ; work         ;
;    |register1:zero_flag|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iitb_risc|register1:zero_flag                    ; register1        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+------------------------------------------------------+---------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal       ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------+------------------------+
; next_state[0]                                        ; next_state[0]             ; yes                    ;
; next_state[1]                                        ; next_state[4]             ; no                     ;
; next_state[2]                                        ; next_state[4]             ; yes                    ;
; next_state[3]                                        ; next_state[4]             ; yes                    ;
; next_state[4]                                        ; next_state[4]             ; yes                    ;
; ir:ir_1|register16:r_1|dout[12]                      ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[13]                      ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[14]                      ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[15]                      ; irwr                      ; yes                    ;
; priorityin[1]                                        ; priorityin[1]             ; yes                    ;
; priorityin[2]                                        ; priorityin[1]             ; yes                    ;
; priorityin[3]                                        ; priorityin[1]             ; yes                    ;
; priorityin[4]                                        ; priorityin[1]             ; yes                    ;
; priorityin[5]                                        ; priorityin[1]             ; yes                    ;
; priorityin[6]                                        ; priorityin[1]             ; yes                    ;
; priorityin[7]                                        ; priorityin[1]             ; yes                    ;
; priorityin[0]                                        ; priorityin[1]             ; yes                    ;
; memory:mem|do[12]                                    ; memory:mem|do[15]         ; yes                    ;
; irwr                                                 ; GND                       ; yes                    ;
; memory:mem|do[13]                                    ; memory:mem|do[15]         ; yes                    ;
; memory:mem|do[14]                                    ; memory:mem|do[15]         ; yes                    ;
; memory:mem|do[15]                                    ; memory:mem|do[15]         ; yes                    ;
; ir:ir_1|register16:r_1|dout[1]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[2]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[3]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[4]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[5]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[6]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[7]                       ; irwr                      ; yes                    ;
; ir:ir_1|register16:r_1|dout[0]                       ; irwr                      ; yes                    ;
; memory:mem|mem_reg[10][12]                           ; memory:mem|mem_reg[10][0] ; yes                    ;
; iord[1]                                              ; iord[1]                   ; yes                    ;
; iord[0]                                              ; iord[1]                   ; yes                    ;
; register16:pc|dout[1]                                ; pcwr                      ; yes                    ;
; register16:t1|dout[1]                                ; alu_en                    ; yes                    ;
; memory:mem|mem_reg[9][12]                            ; memory:mem|mem_reg[9][0]  ; yes                    ;
; register16:pc|dout[0]                                ; pcwr                      ; yes                    ;
; register16:t1|dout[0]                                ; alu_en                    ; yes                    ;
; memory:mem|mem_reg[8][12]                            ; memory:mem|mem_reg[8][0]  ; yes                    ;
; memory:mem|mem_reg[11][12]                           ; memory:mem|mem_reg[11][0] ; yes                    ;
; register16:pc|dout[3]                                ; pcwr                      ; yes                    ;
; register16:t1|dout[3]                                ; alu_en                    ; yes                    ;
; memory:mem|mem_reg[5][12]                            ; memory:mem|mem_reg[5][0]  ; yes                    ;
; memory:mem|mem_reg[6][12]                            ; memory:mem|mem_reg[6][0]  ; yes                    ;
; memory:mem|mem_reg[4][12]                            ; memory:mem|mem_reg[4][0]  ; yes                    ;
; memory:mem|mem_reg[7][12]                            ; memory:mem|mem_reg[7][0]  ; yes                    ;
; register16:pc|dout[2]                                ; pcwr                      ; yes                    ;
; register16:t1|dout[2]                                ; alu_en                    ; yes                    ;
; memory:mem|mem_reg[2][12]                            ; memory:mem|mem_reg[2][0]  ; yes                    ;
; memory:mem|mem_reg[1][12]                            ; memory:mem|mem_reg[1][0]  ; yes                    ;
; memory:mem|mem_reg[0][12]                            ; memory:mem|mem_reg[0][0]  ; yes                    ;
; memory:mem|mem_reg[3][12]                            ; memory:mem|mem_reg[3][0]  ; yes                    ;
; memory:mem|mem_reg[13][12]                           ; memory:mem|mem_reg[13][0] ; yes                    ;
; memory:mem|mem_reg[14][12]                           ; memory:mem|mem_reg[14][0] ; yes                    ;
; memory:mem|mem_reg[12][12]                           ; memory:mem|mem_reg[12][0] ; yes                    ;
; memory:mem|mem_reg[15][12]                           ; memory:mem|mem_reg[15][0] ; yes                    ;
; memrd                                                ; memrd                     ; no                     ;
; meminit                                              ; GND                       ; yes                    ;
; memory:mem|mem_reg[6][13]                            ; memory:mem|mem_reg[6][0]  ; yes                    ;
; memory:mem|mem_reg[10][13]                           ; memory:mem|mem_reg[10][0] ; yes                    ;
; memory:mem|mem_reg[2][13]                            ; memory:mem|mem_reg[2][0]  ; yes                    ;
; memory:mem|mem_reg[14][13]                           ; memory:mem|mem_reg[14][0] ; yes                    ;
; memory:mem|mem_reg[9][13]                            ; memory:mem|mem_reg[9][0]  ; yes                    ;
; memory:mem|mem_reg[5][13]                            ; memory:mem|mem_reg[5][0]  ; yes                    ;
; memory:mem|mem_reg[1][13]                            ; memory:mem|mem_reg[1][0]  ; yes                    ;
; memory:mem|mem_reg[13][13]                           ; memory:mem|mem_reg[13][0] ; yes                    ;
; memory:mem|mem_reg[4][13]                            ; memory:mem|mem_reg[4][0]  ; yes                    ;
; memory:mem|mem_reg[8][13]                            ; memory:mem|mem_reg[8][0]  ; yes                    ;
; memory:mem|mem_reg[0][13]                            ; memory:mem|mem_reg[0][0]  ; yes                    ;
; memory:mem|mem_reg[12][13]                           ; memory:mem|mem_reg[12][0] ; yes                    ;
; memory:mem|mem_reg[11][13]                           ; memory:mem|mem_reg[11][0] ; yes                    ;
; memory:mem|mem_reg[7][13]                            ; memory:mem|mem_reg[7][0]  ; yes                    ;
; memory:mem|mem_reg[3][13]                            ; memory:mem|mem_reg[3][0]  ; yes                    ;
; memory:mem|mem_reg[15][13]                           ; memory:mem|mem_reg[15][0] ; yes                    ;
; memory:mem|mem_reg[6][14]                            ; memory:mem|mem_reg[6][0]  ; yes                    ;
; memory:mem|mem_reg[5][14]                            ; memory:mem|mem_reg[5][0]  ; yes                    ;
; memory:mem|mem_reg[4][14]                            ; memory:mem|mem_reg[4][0]  ; yes                    ;
; memory:mem|mem_reg[7][14]                            ; memory:mem|mem_reg[7][0]  ; yes                    ;
; memory:mem|mem_reg[9][14]                            ; memory:mem|mem_reg[9][0]  ; yes                    ;
; memory:mem|mem_reg[10][14]                           ; memory:mem|mem_reg[10][0] ; yes                    ;
; memory:mem|mem_reg[8][14]                            ; memory:mem|mem_reg[8][0]  ; yes                    ;
; memory:mem|mem_reg[11][14]                           ; memory:mem|mem_reg[11][0] ; yes                    ;
; memory:mem|mem_reg[1][14]                            ; memory:mem|mem_reg[1][0]  ; yes                    ;
; memory:mem|mem_reg[2][14]                            ; memory:mem|mem_reg[2][0]  ; yes                    ;
; memory:mem|mem_reg[0][14]                            ; memory:mem|mem_reg[0][0]  ; yes                    ;
; memory:mem|mem_reg[3][14]                            ; memory:mem|mem_reg[3][0]  ; yes                    ;
; memory:mem|mem_reg[14][14]                           ; memory:mem|mem_reg[14][0] ; yes                    ;
; memory:mem|mem_reg[13][14]                           ; memory:mem|mem_reg[13][0] ; yes                    ;
; memory:mem|mem_reg[12][14]                           ; memory:mem|mem_reg[12][0] ; yes                    ;
; memory:mem|mem_reg[15][14]                           ; memory:mem|mem_reg[15][0] ; yes                    ;
; memory:mem|mem_reg[5][15]                            ; memory:mem|mem_reg[5][0]  ; yes                    ;
; memory:mem|mem_reg[9][15]                            ; memory:mem|mem_reg[9][0]  ; yes                    ;
; memory:mem|mem_reg[1][15]                            ; memory:mem|mem_reg[1][0]  ; yes                    ;
; memory:mem|mem_reg[13][15]                           ; memory:mem|mem_reg[13][0] ; yes                    ;
; memory:mem|mem_reg[10][15]                           ; memory:mem|mem_reg[10][0] ; yes                    ;
; memory:mem|mem_reg[6][15]                            ; memory:mem|mem_reg[6][0]  ; yes                    ;
; memory:mem|mem_reg[2][15]                            ; memory:mem|mem_reg[2][0]  ; yes                    ;
; memory:mem|mem_reg[14][15]                           ; memory:mem|mem_reg[14][0] ; yes                    ;
; memory:mem|mem_reg[8][15]                            ; memory:mem|mem_reg[8][0]  ; yes                    ;
; memory:mem|mem_reg[4][15]                            ; memory:mem|mem_reg[4][0]  ; yes                    ;
; Number of user-specified and inferred latches = 281  ;                           ;                        ;
+------------------------------------------------------+---------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |iitb_risc|priority_encoder:p_1|outp[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |iitb_risc|alusrcb[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |iitb_risc|alusrca[0]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |iitb_risc|mux_4_1:m_1|outp[1]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[15][15]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[14][13]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[13][2]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[12][15]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[11][3]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[10][12]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[9][13]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[4][2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[3][6]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[2][15]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[1][1]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|memory:mem|mem_reg[0][13]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |iitb_risc|mux_4_1:m_2|outp[4]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |iitb_risc|mux_4_1:m_7|outp[8]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |iitb_risc|mux_4_1:m_7|outp[4]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |iitb_risc|mux_8_1:m_8|outp[4]          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |iitb_risc|mux_8_1:m_8|outp[0]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |iitb_risc|alusrca[1]                   ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |iitb_risc|memory:mem|Mux14             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux8_8_1:m_10"  ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; a7[6..0] ; Input ; Info     ; Stuck at VCC ;
; a7[7]    ; Input ; Info     ; Stuck at GND ;
; a6[5..0] ; Input ; Info     ; Stuck at VCC ;
; a6[7]    ; Input ; Info     ; Stuck at VCC ;
; a6[6]    ; Input ; Info     ; Stuck at GND ;
; a5[7..6] ; Input ; Info     ; Stuck at VCC ;
; a5[4..0] ; Input ; Info     ; Stuck at VCC ;
; a5[5]    ; Input ; Info     ; Stuck at GND ;
; a4[7..5] ; Input ; Info     ; Stuck at VCC ;
; a4[3..0] ; Input ; Info     ; Stuck at VCC ;
; a4[4]    ; Input ; Info     ; Stuck at GND ;
; a3[7..4] ; Input ; Info     ; Stuck at VCC ;
; a3[2..0] ; Input ; Info     ; Stuck at VCC ;
; a3[3]    ; Input ; Info     ; Stuck at GND ;
; a2[7..3] ; Input ; Info     ; Stuck at VCC ;
; a2[1..0] ; Input ; Info     ; Stuck at VCC ;
; a2[2]    ; Input ; Info     ; Stuck at GND ;
; a1[7..2] ; Input ; Info     ; Stuck at VCC ;
; a1[1]    ; Input ; Info     ; Stuck at GND ;
; a1[0]    ; Input ; Info     ; Stuck at VCC ;
; a0[7..1] ; Input ; Info     ; Stuck at VCC ;
; a0[0]    ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux_8_1:m_8"     ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; a6[2..0]  ; Input ; Info     ; Stuck at VCC ;
; a6[15..3] ; Input ; Info     ; Stuck at GND ;
; a3        ; Input ; Info     ; Stuck at GND ;
; a2[15..1] ; Input ; Info     ; Stuck at GND ;
; a2[0]     ; Input ; Info     ; Stuck at VCC ;
; a1[15..1] ; Input ; Info     ; Stuck at GND ;
; a1[0]     ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux_4_1:m_7" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; a3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux_2_1:m_6" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; sel  ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux_4_1:m_3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; a3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux_4_1:m_2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; a3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux_4_1:m_1" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; a3   ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "priority_encoder:p_1"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1|adder:opr1|full_adder:a1" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "alu:alu_1"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; cin   ; Input ; Info     ; Stuck at GND ;
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "register16:b" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "register16:a" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+--------------------------------------------+
; Port Connectivity Checks: "register16:mdr" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; en   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 8                           ;
;     ENA               ; 3                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 895                         ;
;     normal            ; 895                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 412                         ;
;         4 data inputs ; 453                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov  5 23:10:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file register1.vhd
    Info (12022): Found design unit 1: register1-seqnt File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 16
    Info (12023): Found entity 1: register1 File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3_8.vhd
    Info (12022): Found design unit 1: decoder_3_8-behave File: /home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd Line: 15
    Info (12023): Found entity 1: decoder_3_8 File: /home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-behave File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 19
    Info (12023): Found entity 1: registerfile File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file and_1_16.vhd
    Info (12022): Found design unit 1: and_1_16-arith File: /home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd Line: 13
    Info (12023): Found entity 1: and_1_16 File: /home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file or16.vhd
    Info (12022): Found design unit 1: or16-arith File: /home/ritesh/Desktop/github/IITB_RISC/or16.vhd Line: 12
    Info (12023): Found entity 1: or16 File: /home/ritesh/Desktop/github/IITB_RISC/or16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_8_1.vhd
    Info (12022): Found design unit 1: mux_8_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 13
    Info (12023): Found entity 1: mux_8_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_1.vhd
    Info (12022): Found design unit 1: mux_4_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 13
    Info (12023): Found entity 1: mux_4_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_1.vhd
    Info (12022): Found design unit 1: mux_2_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd Line: 13
    Info (12023): Found entity 1: mux_2_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-memory_behave File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 18
    Info (12023): Found entity 1: memory File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-behave File: /home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd Line: 16
    Info (12023): Found entity 1: priority_encoder File: /home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file leftshift.vhd
    Info (12022): Found design unit 1: leftshift-Struct File: /home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd Line: 12
    Info (12023): Found entity 1: leftshift File: /home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file inverter_16bit.vhd
    Info (12022): Found design unit 1: inverter_16bit-Struct File: /home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd Line: 11
    Info (12023): Found entity 1: inverter_16bit File: /home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file subtractor.vhd
    Info (12022): Found design unit 1: subtractor-arith File: /home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd Line: 15
    Info (12023): Found entity 1: subtractor File: /home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_sub.vhd
    Info (12022): Found design unit 1: full_sub-arith File: /home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd Line: 13
    Info (12023): Found entity 1: full_sub File: /home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-arith File: /home/ritesh/Desktop/github/IITB_RISC/adder.vhd Line: 14
    Info (12023): Found entity 1: adder File: /home/ritesh/Desktop/github/IITB_RISC/adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-arith File: /home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd Line: 13
    Info (12023): Found entity 1: full_adder File: /home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: iitb_risc-behave File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 15
    Info (12023): Found entity 1: iitb_risc File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nand16.vhd
    Info (12022): Found design unit 1: nand16-arith File: /home/ritesh/Desktop/github/IITB_RISC/nand16.vhd Line: 13
    Info (12023): Found entity 1: nand16 File: /home/ritesh/Desktop/github/IITB_RISC/nand16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file signextender.vhd
    Info (12022): Found design unit 1: signextender-arith File: /home/ritesh/Desktop/github/IITB_RISC/signextender.vhd Line: 14
    Info (12023): Found entity 1: signextender File: /home/ritesh/Desktop/github/IITB_RISC/signextender.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper7.vhd
    Info (12022): Found design unit 1: wrapper7-arith File: /home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd Line: 14
    Info (12023): Found entity 1: wrapper7 File: /home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper10.vhd
    Info (12022): Found design unit 1: wrapper10-arith File: /home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd Line: 14
    Info (12023): Found entity 1: wrapper10 File: /home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dflip.vhd
    Info (12022): Found design unit 1: dflip-seqnt File: /home/ritesh/Desktop/github/IITB_RISC/dflip.vhd Line: 15
    Info (12023): Found entity 1: dflip File: /home/ritesh/Desktop/github/IITB_RISC/dflip.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-seqnt File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 16
    Info (12023): Found entity 1: register16 File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behave File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 13
    Info (12023): Found entity 1: alu File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir-behave File: /home/ritesh/Desktop/github/IITB_RISC/ir.vhd Line: 23
    Info (12023): Found entity 1: ir File: /home/ritesh/Desktop/github/IITB_RISC/ir.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux3_2_1.vhd
    Info (12022): Found design unit 1: mux3_2_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd Line: 13
    Info (12023): Found entity 1: mux3_2_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux3_4_1.vhd
    Info (12022): Found design unit 1: mux3_4_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd Line: 13
    Info (12023): Found entity 1: mux3_4_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file wrapper13.vhd
    Info (12022): Found design unit 1: wrapper13-arith File: /home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd Line: 14
    Info (12023): Found entity 1: wrapper13 File: /home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux8_8_1.vhd
    Info (12022): Found design unit 1: mux8_8_1-Struct File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 13
    Info (12023): Found entity 1: mux8_8_1 File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 7
Info (12127): Elaborating entity "iitb_risc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at iitb_risc.vhd(173): object "lol" assigned a value but never read File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 173
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(260): signal "next_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 260
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(304): signal "immediate8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 304
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(316): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 316
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(318): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 318
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(320): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 320
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(322): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 322
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(325): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 325
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(328): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 328
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(331): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 331
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(334): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 334
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(337): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 337
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(340): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 340
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(399): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 399
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(401): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 401
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(435): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 435
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(438): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 438
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(447): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 447
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(450): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 450
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(457): signal "z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 457
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(497): signal "priorityin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 497
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(497): signal "and8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 497
Warning (10492): VHDL Process Statement warning at iitb_risc.vhd(498): signal "priorityin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 498
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "memrd", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "meminit", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "memwr", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "iord", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "dcon", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "regwr", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "irwr", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "pcwr", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "pcsrc", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "rfb", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "aluop", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "alusrca", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "alusrcb", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "memtoreg", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "rdst", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "rftoa", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "alud", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Warning (10631): VHDL Process Statement warning at iitb_risc.vhd(254): inferring latch(es) for signal or variable "priorityin", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[2]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[3]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[4]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[5]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[6]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "priorityin[7]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "next_state[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "next_state[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "next_state[2]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "next_state[3]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "next_state[4]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alud" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "rftoa" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "rdst[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "rdst[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "memtoreg[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "memtoreg[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alusrcb[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alusrcb[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alusrcb[2]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alusrca[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "alusrca[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "aluop[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "aluop[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "rfb" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "pcsrc" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "pcwr" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "irwr" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "regwr" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "dcon[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "dcon[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "iord[0]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "iord[1]" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "memwr" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "meminit" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (10041): Inferred latch for "memrd" at iitb_risc.vhd(254) File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 195
Warning (10492): VHDL Process Statement warning at memory.vhd(25): signal "init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 25
Warning (10492): VHDL Process Statement warning at memory.vhd(65): signal "mr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 65
Warning (10492): VHDL Process Statement warning at memory.vhd(66): signal "mem_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 66
Warning (10492): VHDL Process Statement warning at memory.vhd(66): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 66
Warning (10492): VHDL Process Statement warning at memory.vhd(71): signal "mw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 71
Warning (10492): VHDL Process Statement warning at memory.vhd(72): signal "di" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 72
Warning (10492): VHDL Process Statement warning at memory.vhd(72): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 72
Warning (10631): VHDL Process Statement warning at memory.vhd(22): inferring latch(es) for signal or variable "mem_reg", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Warning (10631): VHDL Process Statement warning at memory.vhd(22): inferring latch(es) for signal or variable "do", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "do[15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[15][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[14][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[13][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[12][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[11][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[10][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[9][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[8][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[7][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[6][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[5][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[4][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[3][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[2][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[1][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][0]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][1]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][2]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][3]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][4]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][5]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][6]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][7]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][8]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][9]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][10]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][11]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][12]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][13]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][14]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (10041): Inferred latch for "mem_reg[0][15]" at memory.vhd(22) File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
Info (12128): Elaborating entity "ir" for hierarchy "ir:ir_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 198
Info (12128): Elaborating entity "register16" for hierarchy "ir:ir_1|register16:r_1" File: /home/ritesh/Desktop/github/IITB_RISC/ir.vhd Line: 32
Warning (10492): VHDL Process Statement warning at register16.vhd(23): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 23
Warning (10492): VHDL Process Statement warning at register16.vhd(24): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 24
Warning (10631): VHDL Process Statement warning at register16.vhd(20): inferring latch(es) for signal or variable "dout", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[0]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[1]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[2]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[3]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[4]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[5]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[6]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[7]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[8]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[9]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[10]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[11]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[12]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[13]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[14]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (10041): Inferred latch for "dout[15]" at register16.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Info (12128): Elaborating entity "register1" for hierarchy "register1:zero_flag" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 209
Warning (10492): VHDL Process Statement warning at register1.vhd(23): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 23
Warning (10492): VHDL Process Statement warning at register1.vhd(24): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 24
Warning (10631): VHDL Process Statement warning at register1.vhd(20): inferring latch(es) for signal or variable "dout", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 20
Info (10041): Inferred latch for "dout" at register1.vhd(20) File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 20
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 213
Info (12128): Elaborating entity "adder" for hierarchy "alu:alu_1|adder:opr1" File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 45
Info (12128): Elaborating entity "full_adder" for hierarchy "alu:alu_1|adder:opr1|full_adder:a1" File: /home/ritesh/Desktop/github/IITB_RISC/adder.vhd Line: 25
Info (12128): Elaborating entity "subtractor" for hierarchy "alu:alu_1|subtractor:opr2" File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 46
Info (12128): Elaborating entity "full_sub" for hierarchy "alu:alu_1|subtractor:opr2|full_sub:s1" File: /home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd Line: 26
Info (12128): Elaborating entity "nand16" for hierarchy "alu:alu_1|nand16:opr3" File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 47
Info (12128): Elaborating entity "and_1_16" for hierarchy "alu:alu_1|and_1_16:opr4" File: /home/ritesh/Desktop/github/IITB_RISC/alu.vhd Line: 51
Info (12128): Elaborating entity "wrapper10" for hierarchy "wrapper10:e_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 216
Info (12128): Elaborating entity "signextender" for hierarchy "signextender:e_2" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 217
Info (12128): Elaborating entity "wrapper7" for hierarchy "wrapper7:e_3" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 218
Info (12128): Elaborating entity "leftshift" for hierarchy "leftshift:l_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 219
Info (12128): Elaborating entity "wrapper13" for hierarchy "wrapper13:e_4" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 220
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:reg_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 223
Warning (10492): VHDL Process Statement warning at registerfile.vhd(32): signal "regwrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 32
Warning (10492): VHDL Process Statement warning at registerfile.vhd(34): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 34
Warning (10492): VHDL Process Statement warning at registerfile.vhd(35): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 35
Warning (10492): VHDL Process Statement warning at registerfile.vhd(36): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 36
Warning (10492): VHDL Process Statement warning at registerfile.vhd(37): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 37
Warning (10492): VHDL Process Statement warning at registerfile.vhd(38): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 38
Warning (10492): VHDL Process Statement warning at registerfile.vhd(39): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 39
Warning (10492): VHDL Process Statement warning at registerfile.vhd(40): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 40
Warning (10492): VHDL Process Statement warning at registerfile.vhd(41): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 41
Warning (10492): VHDL Process Statement warning at registerfile.vhd(42): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 42
Warning (10492): VHDL Process Statement warning at registerfile.vhd(43): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 43
Warning (10492): VHDL Process Statement warning at registerfile.vhd(44): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 44
Warning (10492): VHDL Process Statement warning at registerfile.vhd(45): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 45
Warning (10492): VHDL Process Statement warning at registerfile.vhd(46): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 46
Warning (10492): VHDL Process Statement warning at registerfile.vhd(47): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 47
Warning (10492): VHDL Process Statement warning at registerfile.vhd(48): signal "regselm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 48
Warning (10492): VHDL Process Statement warning at registerfile.vhd(49): signal "dinm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 49
Warning (10492): VHDL Process Statement warning at registerfile.vhd(51): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 51
Warning (10492): VHDL Process Statement warning at registerfile.vhd(52): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 52
Warning (10492): VHDL Process Statement warning at registerfile.vhd(53): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 53
Warning (10492): VHDL Process Statement warning at registerfile.vhd(54): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 54
Warning (10492): VHDL Process Statement warning at registerfile.vhd(55): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 55
Warning (10492): VHDL Process Statement warning at registerfile.vhd(56): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 56
Warning (10492): VHDL Process Statement warning at registerfile.vhd(57): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 57
Warning (10492): VHDL Process Statement warning at registerfile.vhd(58): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 58
Warning (10492): VHDL Process Statement warning at registerfile.vhd(59): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 59
Warning (10492): VHDL Process Statement warning at registerfile.vhd(60): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 60
Warning (10492): VHDL Process Statement warning at registerfile.vhd(61): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 61
Warning (10492): VHDL Process Statement warning at registerfile.vhd(62): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 62
Warning (10492): VHDL Process Statement warning at registerfile.vhd(63): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 63
Warning (10492): VHDL Process Statement warning at registerfile.vhd(64): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 64
Warning (10492): VHDL Process Statement warning at registerfile.vhd(65): signal "regsela" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 65
Warning (10492): VHDL Process Statement warning at registerfile.vhd(66): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 66
Warning (10492): VHDL Process Statement warning at registerfile.vhd(69): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 69
Warning (10492): VHDL Process Statement warning at registerfile.vhd(70): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 70
Warning (10492): VHDL Process Statement warning at registerfile.vhd(71): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 71
Warning (10492): VHDL Process Statement warning at registerfile.vhd(72): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 72
Warning (10492): VHDL Process Statement warning at registerfile.vhd(73): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 73
Warning (10492): VHDL Process Statement warning at registerfile.vhd(74): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 74
Warning (10492): VHDL Process Statement warning at registerfile.vhd(75): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 75
Warning (10492): VHDL Process Statement warning at registerfile.vhd(76): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 76
Warning (10492): VHDL Process Statement warning at registerfile.vhd(77): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 77
Warning (10492): VHDL Process Statement warning at registerfile.vhd(78): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 78
Warning (10492): VHDL Process Statement warning at registerfile.vhd(79): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 79
Warning (10492): VHDL Process Statement warning at registerfile.vhd(80): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 80
Warning (10492): VHDL Process Statement warning at registerfile.vhd(81): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 81
Warning (10492): VHDL Process Statement warning at registerfile.vhd(82): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 82
Warning (10492): VHDL Process Statement warning at registerfile.vhd(83): signal "regselb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 83
Warning (10492): VHDL Process Statement warning at registerfile.vhd(84): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 84
Warning (10631): VHDL Process Statement warning at registerfile.vhd(29): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (10631): VHDL Process Statement warning at registerfile.vhd(29): inferring latch(es) for signal or variable "douta", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (10631): VHDL Process Statement warning at registerfile.vhd(29): inferring latch(es) for signal or variable "doutb", which holds its previous value in one or more paths through the process File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "doutb[15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "douta[15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[7][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[6][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[5][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[4][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[3][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[2][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[1][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][0]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][1]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][2]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][3]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][4]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][5]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][6]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][7]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][8]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][9]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][10]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][11]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][12]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][13]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][14]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (10041): Inferred latch for "data[0][15]" at registerfile.vhd(29) File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Info (12128): Elaborating entity "priority_encoder" for hierarchy "priority_encoder:p_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 226
Info (12128): Elaborating entity "mux_4_1" for hierarchy "mux_4_1:m_1" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 228
Info (10041): Inferred latch for "outp[0]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[1]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[2]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[3]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[4]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[5]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[6]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[7]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[8]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[9]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[10]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[11]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[12]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[13]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[14]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[15]" at mux_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Info (12128): Elaborating entity "mux3_2_1" for hierarchy "mux3_2_1:m_4" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 231
Info (12128): Elaborating entity "mux3_4_1" for hierarchy "mux3_4_1:m_5" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 232
Info (10041): Inferred latch for "outp[0]" at mux3_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[1]" at mux3_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd Line: 16
Info (10041): Inferred latch for "outp[2]" at mux3_4_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd Line: 16
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:m_6" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 233
Info (12128): Elaborating entity "mux_8_1" for hierarchy "mux_8_1:m_8" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 235
Info (10041): Inferred latch for "outp[0]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[1]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[2]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[3]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[4]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[5]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[6]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[7]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[8]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[9]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[10]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[11]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[12]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[13]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[14]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[15]" at mux_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Info (12128): Elaborating entity "mux8_8_1" for hierarchy "mux8_8_1:m_10" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 237
Info (10041): Inferred latch for "outp[0]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[1]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[2]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[3]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[4]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[5]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[6]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Info (10041): Inferred latch for "outp[7]" at mux8_8_1.vhd(16) File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "register16:b|dout[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[8]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[9]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[10]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[11]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:b|dout[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[8]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[9]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[10]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[11]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:a|dout[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[8]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[9]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[10]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[11]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "register16:mdr|dout[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[8]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[9]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[10]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[11]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux8_8_1:m_10|outp[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_8_1:m_8|outp[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd Line: 16
Warning (14025): LATCH primitive "registerfile:reg_1|douta[4]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[4]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[5]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[5]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[6]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[6]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[7]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[7]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[8]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[8]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[9]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[9]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[10]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[10]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[11]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[11]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[12]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[12]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[13]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[13]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[14]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[14]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[15]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[15]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[3]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[3]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[2]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[2]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[0]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[0]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|douta[1]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14025): LATCH primitive "registerfile:reg_1|doutb[1]" is permanently disabled File: /home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd Line: 29
Warning (14026): LATCH primitive "mux_4_1:m_1|outp[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_1|outp[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_1|outp[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_1|outp[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[1]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[2]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[3]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_2|outp[0]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[4]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[5]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[6]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[7]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[8]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[9]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[10]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[11]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[12]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[13]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[14]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (14026): LATCH primitive "mux_4_1:m_7|outp[15]" is permanently enabled File: /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd Line: 16
Warning (13012): Latch next_state[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch next_state[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch next_state[2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[4] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch next_state[3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[4] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch next_state[4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[4] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch priorityin[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch memory:mem|mem_reg[10][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch iord[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch iord[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[4] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch register16:t1|dout[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:ir_1|register16:r_1|dout[1] File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (13012): Latch memory:mem|mem_reg[9][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch register16:t1|dout[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:ir_1|register16:r_1|dout[0] File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (13012): Latch memory:mem|mem_reg[11][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch register16:t1|dout[2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:ir_1|register16:r_1|dout[0] File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (13012): Latch memory:mem|mem_reg[2][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][12] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memrd has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch memory:mem|mem_reg[10][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][13] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][14] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][15] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch dcon[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[2] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch dcon[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[2] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch memwr has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[2] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch alusrcb[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch alusrcb[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch alusrcb[2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch alusrca[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch alusrca[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch aluop[0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch aluop[1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 254
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch pcsrc has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[1] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal state[1] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch pcwr has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch register1:zero_flag|dout has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/register1.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:ir_1|register16:r_1|dout[0] File: /home/ritesh/Desktop/github/IITB_RISC/register16.vhd Line: 20
Warning (13012): Latch alud has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 173
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal state[0] File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 249
Warning (13012): Latch memory:mem|mem_reg[10][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][1] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][2] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][3] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][4] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][5] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][6] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][7] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[9][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[1][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[13][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[10][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[2][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[14][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[4][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[0][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[12][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[11][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[3][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Warning (13012): Latch memory:mem|mem_reg[15][0] has unsafe behavior File: /home/ritesh/Desktop/github/IITB_RISC/memory.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memwr File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 167
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input[4]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[5]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[6]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[7]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[8]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[9]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[10]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[11]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[12]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[13]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[14]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[15]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[27]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[26]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[25]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
    Warning (15610): No output dependent on input pin "input[24]" File: /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd Line: 9
Info (21057): Implemented 944 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 900 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 633 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Mon Nov  5 23:10:30 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:36


