===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.8878 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2240 ( 19.3%)    0.2240 ( 25.2%)  FIR Parser
    0.7141 ( 61.5%)    0.4399 ( 49.5%)  'firrtl.circuit' Pipeline
    0.0968 (  8.3%)    0.0535 (  6.0%)    'firrtl.module' Pipeline
    0.0968 (  8.3%)    0.0535 (  6.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0114 (  1.0%)    0.0114 (  1.3%)    InferWidths
    0.0860 (  7.4%)    0.0860 (  9.7%)    LowerFIRRTLTypes
    0.4758 ( 40.9%)    0.2449 ( 27.6%)    'firrtl.module' Pipeline
    0.0704 (  6.1%)    0.0402 (  4.5%)      ExpandWhens
    0.4053 ( 34.9%)    0.2047 ( 23.1%)      Canonicalizer
    0.0196 (  1.7%)    0.0196 (  2.2%)    Inliner
    0.0243 (  2.1%)    0.0243 (  2.7%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0752 (  6.5%)    0.0752 (  8.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0855 (  7.4%)    0.0855 (  9.6%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0404 (  3.5%)    0.0404 (  4.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0441 (  3.8%)    0.0441 (  5.0%)    Canonicalizer
    0.0050 (  0.4%)    0.0050 (  0.6%)  HWLegalizeNames
    0.0117 (  1.0%)    0.0117 (  1.3%)  'hw.module' Pipeline
    0.0117 (  1.0%)    0.0117 (  1.3%)    PrettifyVerilog
    0.0457 (  3.9%)    0.0457 (  5.1%)  Output
    0.0007 (  0.1%)    0.0007 (  0.1%)  Rest
    1.1621 (100.0%)    0.8878 (100.0%)  Total

{
  totalTime: 0.897,
  maxMemory: 70668288
}
