0.6
2018.2
Jun 14 2018
20:41:02
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.sim/Pipeline_Top_SimSet/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/Pipeline_Top_SimSet/imports/new/Pipelined_Top_TB.v,1691073279,verilog,,,,Pipelined_Top_Testbench,,,../../../../Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU.v,1690802316,verilog,,,,ALU,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU_Decoder.v,1690803330,verilog,,,,ALU_Decoder,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Control_Unit_Top.v,1690809797,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU_Decoder.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Main_Decoder.v,Control_Unit_Top,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Data_Memory.v,1690462995,verilog,,,,Data_Memory,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Decode_Cycle.v,1691154109,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Control_Unit_Top.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Register_File.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Sign_Extend.v,Decode_Cycle,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Execute_Cycle.v,1691156773,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_2_by_1.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_3_by_1.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/PC_Adder.v,Execute_Cycle,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Fetch_Cycle.v,1691153969,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Program_Counter.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/PC_Adder.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_2_by_1.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Instruction_Memory.v,Fetch_Cycle,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Five_Stage_Pipline_Top.v,1691154310,verilog,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Hazard_Unit.v,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Program_Counter.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Instruction_Memory.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Register_File.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Sign_Extend.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Control_Unit_Top.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Data_Memory.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/PC_Adder.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_2_by_1.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Fetch_Cycle.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Decode_Cycle.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Execute_Cycle.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Memory_Cycle.v;E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/WriteBack_Cycle.v,Five_Stage_Pipline_Top,,,../../../../Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Hazard_Unit.v,1691152444,verilog,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/Pipeline_Top_SimSet/imports/new/Pipelined_Top_TB.v,,Hazard_Unit,,,../../../../Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Instruction_Memory.v,1691079032,verilog,,,,Instruction_Memory,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_2_by_1.v,1690803057,verilog,,,,MUX_2_by_1,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_3_by_1.v,1691151705,verilog,,,,Mux_3_by_1,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Main_Decoder.v,1690633733,verilog,,,,Main_Decoder,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Memory_Cycle.v,1691154382,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Data_Memory.v,Memory_Cycle,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/PC_Adder.v,1690977218,verilog,,,,PC_Adder,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Program_Counter.v,1689766424,verilog,,,,Program_Counter,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Register_File.v,1690374608,verilog,,,,Register_File,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Sign_Extend.v,1690643727,verilog,,,,Sign_Extend,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/WriteBack_Cycle.v,1691155368,verilog,,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_5_stage_Processor_V_1.0/Pipline_5_stage_Processor_V_1.0.srcs/sources_1/imports/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/MUX_2_by_1.v,WriteBack_Cycle,,,,,,,,
