Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Aug 29 10:55:40 2019
| Host         : debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                17391        0.024        0.000                      0                17387       -0.822       -0.822                       1                  6435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
eth_rx_clk                       {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         
eth_tx_clk                       {0.000 4.000}        8.000           125.000         
pix5x_clk                        {0.000 1.347}        2.693           371.333         
pix_clk                          {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0                0.172        0.000                      0                15837        0.024        0.000                      0                15837        2.500        0.000                       0                  5605  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                2.679        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    11  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                                      5.845        0.000                       0                     1  
eth_rx_clk                             1.513        0.000                      0                  428        0.085        0.000                      0                  428        2.000        0.000                       0                   152  
  main_ethphy_pll_clk_tx                                                                                                                                                           5.845        0.000                       0                     2  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  
eth_tx_clk                             0.335        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
pix5x_clk                                                                                                                                                                          1.026        0.000                       0                     8  
pix_clk                                5.155        0.000                      0                  883        0.104        0.000                      0                  883        5.484        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       main_soclinux_clkout0        3.711        0.000                      0                    1                                                                        
                       main_soclinux_clkout3        3.688        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.464        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.327        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 0.419ns (4.687%)  route 8.520ns (95.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 16.164 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.520    15.463    sys_rst
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.701    16.164    sys_clk
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[0]/C
                         clock pessimism              0.237    16.401    
                         clock uncertainty           -0.067    16.334    
    SLICE_X158Y153       FDRE (Setup_fdre_C_R)       -0.699    15.635    main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 0.419ns (4.687%)  route 8.520ns (95.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 16.164 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.520    15.463    sys_rst
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.701    16.164    sys_clk
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[1]/C
                         clock pessimism              0.237    16.401    
                         clock uncertainty           -0.067    16.334    
    SLICE_X158Y153       FDRE (Setup_fdre_C_R)       -0.699    15.635    main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 0.419ns (4.687%)  route 8.520ns (95.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 16.164 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.520    15.463    sys_rst
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.701    16.164    sys_clk
    SLICE_X158Y153       FDRE                                         r  main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[2]/C
                         clock pessimism              0.237    16.401    
                         clock uncertainty           -0.067    16.334    
    SLICE_X158Y153       FDRE (Setup_fdre_C_R)       -0.699    15.635    main_soclinux_sdram_phaseinjector1_baddress_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_26/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.419ns (4.889%)  route 8.152ns (95.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 16.138 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.152    15.095    sys_rst
    OLOGIC_X1Y182        OSERDESE2                                    r  OSERDESE2_26/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.674    16.138    sys_clk
    OLOGIC_X1Y182        OSERDESE2                                    r  OSERDESE2_26/CLKDIV
                         clock pessimism              0.237    16.375    
                         clock uncertainty           -0.067    16.308    
    OLOGIC_X1Y182        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.284    OSERDESE2_26
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -15.095    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_4/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.419ns (4.899%)  route 8.134ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.134    15.077    sys_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  OSERDESE2_4/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.670    16.134    sys_clk
    OLOGIC_X1Y170        OSERDESE2                                    r  OSERDESE2_4/CLKDIV
                         clock pessimism              0.237    16.371    
                         clock uncertainty           -0.067    16.304    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.280    OSERDESE2_4
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip12_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 0.419ns (4.660%)  route 8.573ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 16.154 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.573    15.516    sys_rst
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.691    16.154    sys_clk
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_o_reg[4]/C
                         clock pessimism              0.237    16.391    
                         clock uncertainty           -0.067    16.324    
    SLICE_X156Y168       FDRE (Setup_fdre_C_R)       -0.604    15.720    main_soclinux_a7ddrphy_bitslip12_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip12_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 0.419ns (4.660%)  route 8.573ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 16.154 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.573    15.516    sys_rst
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.691    16.154    sys_clk
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_o_reg[5]/C
                         clock pessimism              0.237    16.391    
                         clock uncertainty           -0.067    16.324    
    SLICE_X156Y168       FDRE (Setup_fdre_C_R)       -0.604    15.720    main_soclinux_a7ddrphy_bitslip12_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip12_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 0.419ns (4.660%)  route 8.573ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 16.154 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.573    15.516    sys_rst
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.691    16.154    sys_clk
    SLICE_X156Y168       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_r_reg[2]/C
                         clock pessimism              0.237    16.391    
                         clock uncertainty           -0.067    16.324    
    SLICE_X156Y168       FDRE (Setup_fdre_C_R)       -0.604    15.720    main_soclinux_a7ddrphy_bitslip12_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip15_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.419ns (4.658%)  route 8.576ns (95.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 16.158 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.576    15.519    sys_rst
    SLICE_X156Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.695    16.158    sys_clk
    SLICE_X156Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[14]/C
                         clock pessimism              0.237    16.395    
                         clock uncertainty           -0.067    16.328    
    SLICE_X156Y184       FDRE (Setup_fdre_C_R)       -0.604    15.724    main_soclinux_a7ddrphy_bitslip15_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.724    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip15_r_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.419ns (4.658%)  route 8.576ns (95.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 16.158 - 10.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5603, routed)        1.823     6.524    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_1/Q
                         net (fo=2603, routed)        8.576    15.519    sys_rst
    SLICE_X156Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5603, routed)        1.695    16.158    sys_clk
    SLICE_X156Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[8]/C
                         clock pessimism              0.237    16.395    
                         clock uncertainty           -0.067    16.328    
    SLICE_X156Y184       FDRE (Setup_fdre_C_R)       -0.604    15.724    main_soclinux_a7ddrphy_bitslip15_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.724    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.610     1.900    sys_clk
    SLICE_X141Y119       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y119       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.247    storage_reg_0_15_6_9/ADDRD0
    SLICE_X140Y119       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.880     2.451    storage_reg_0_15_6_9/WCLK
    SLICE_X140Y119       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X140Y119       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.223    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.569     1.859    sys_clk
    SLICE_X77Y115        FDRE                                         r  main_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  main_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.217    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X76Y115        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.838     2.409    storage_14_reg_0_1_6_11/WCLK
    SLICE_X76Y115        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.537     1.872    
    SLICE_X76Y115        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.182    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5603, routed)        0.569     1.859    sys_clk
    SLICE_X77Y115        FDRE                                         r  main_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  main_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     2.217    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X76Y115        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5603, routed)        0.838     2.409    storage_14_reg_0_1_6_11/WCLK
    SLICE_X76Y115        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.537     1.872    
    SLICE_X76Y115        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.182    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y50     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y50     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y51     VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y51     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y51     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y52     VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y53     VexRiscv/dataCache_1_/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y54     VexRiscv/dataCache_1_/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y54     VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115    storage_14_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115    storage_14_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y132   storage_18_reg_0_1_48_53/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y144   storage_18_reg_0_1_108_113/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y196    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y182    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y194    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.773ns (35.653%)  route 1.395ns (64.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478     7.002 r  FDPE_7/Q
                         net (fo=5, routed)           0.991     7.993    clk200_rst
    SLICE_X161Y117       LUT6 (Prop_lut6_I5_O)        0.295     8.288 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.404     8.692    main_soclinux_ic_reset_i_1_n_0
    SLICE_X160Y117       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X160Y117       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism              0.331    11.500    
                         clock uncertainty           -0.061    11.439    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)       -0.067    11.372    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.419     6.943 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.844    main_soclinux_reset_counter[1]
    SLICE_X161Y117       LUT4 (Prop_lut4_I0_O)        0.299     8.143 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.522    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.524    
                         clock uncertainty           -0.061    11.463    
    SLICE_X161Y117       FDSE (Setup_fdse_C_CE)      -0.205    11.258    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.419     6.943 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.844    main_soclinux_reset_counter[1]
    SLICE_X161Y117       LUT4 (Prop_lut4_I0_O)        0.299     8.143 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.522    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.524    
                         clock uncertainty           -0.061    11.463    
    SLICE_X161Y117       FDSE (Setup_fdse_C_CE)      -0.205    11.258    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.419     6.943 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.844    main_soclinux_reset_counter[1]
    SLICE_X161Y117       LUT4 (Prop_lut4_I0_O)        0.299     8.143 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.522    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.524    
                         clock uncertainty           -0.061    11.463    
    SLICE_X161Y117       FDSE (Setup_fdse_C_CE)      -0.205    11.258    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.419     6.943 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.844    main_soclinux_reset_counter[1]
    SLICE_X161Y117       LUT4 (Prop_lut4_I0_O)        0.299     8.143 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.522    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.524    
                         clock uncertainty           -0.061    11.463    
    SLICE_X161Y117       FDSE (Setup_fdse_C_CE)      -0.205    11.258    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478     7.002 r  FDPE_7/Q
                         net (fo=5, routed)           0.535     7.537    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.500    
                         clock uncertainty           -0.061    11.439    
    SLICE_X161Y117       FDSE (Setup_fdse_C_S)       -0.600    10.839    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478     7.002 r  FDPE_7/Q
                         net (fo=5, routed)           0.535     7.537    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.500    
                         clock uncertainty           -0.061    11.439    
    SLICE_X161Y117       FDSE (Setup_fdse_C_S)       -0.600    10.839    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478     7.002 r  FDPE_7/Q
                         net (fo=5, routed)           0.535     7.537    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.500    
                         clock uncertainty           -0.061    11.439    
    SLICE_X161Y117       FDSE (Setup_fdse_C_S)       -0.600    10.839    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478     7.002 r  FDPE_7/Q
                         net (fo=5, routed)           0.535     7.537    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.500    
                         clock uncertainty           -0.061    11.439    
    SLICE_X161Y117       FDSE (Setup_fdse_C_S)       -0.600    10.839    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.823     6.524    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.419     6.943 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.829    main_soclinux_reset_counter[1]
    SLICE_X161Y117       LUT2 (Prop_lut2_I1_O)        0.327     8.156 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.156    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.705    11.169    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.524    
                         clock uncertainty           -0.061    11.463    
    SLICE_X161Y117       FDSE (Setup_fdse_C_D)        0.075    11.538    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     2.073 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.252    main_soclinux_reset_counter[0]
    SLICE_X161Y117       LUT2 (Prop_lut2_I0_O)        0.042     2.294 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.294    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.932    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.107     2.039    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     2.073 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.254    main_soclinux_reset_counter[0]
    SLICE_X161Y117       LUT4 (Prop_lut4_I1_O)        0.043     2.297 r  main_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.297    main_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.552     1.932    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.107     2.039    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     2.073 f  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.252    main_soclinux_reset_counter[0]
    SLICE_X161Y117       LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  main_soclinux_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.297    main_soclinux_reset_counter0[0]
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.932    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.091     2.023    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     2.073 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.254    main_soclinux_reset_counter[0]
    SLICE_X161Y117       LUT3 (Prop_lut3_I1_O)        0.045     2.299 r  main_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.299    main_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.552     1.932    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.092     2.024    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7/Q
                         net (fo=5, routed)           0.178     2.258    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.946    
    SLICE_X161Y117       FDSE (Hold_fdse_C_S)        -0.071     1.875    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7/Q
                         net (fo=5, routed)           0.178     2.258    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.946    
    SLICE_X161Y117       FDSE (Hold_fdse_C_S)        -0.071     1.875    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7/Q
                         net (fo=5, routed)           0.178     2.258    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.946    
    SLICE_X161Y117       FDSE (Hold_fdse_C_S)        -0.071     1.875    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148     2.080 r  FDPE_7/Q
                         net (fo=5, routed)           0.178     2.258    clk200_rst
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.946    
    SLICE_X161Y117       FDSE (Hold_fdse_C_S)        -0.071     1.875    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.176%)  route 0.301ns (61.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     2.073 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.240    main_soclinux_reset_counter[0]
    SLICE_X161Y117       LUT6 (Prop_lut6_I1_O)        0.045     2.285 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.134     2.419    main_soclinux_ic_reset_i_1_n_0
    SLICE_X160Y117       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X160Y117       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism             -0.539     1.945    
    SLICE_X160Y117       FDRE (Hold_fdre_C_D)         0.070     2.015    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     1.932    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.128     2.060 r  main_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.176    main_soclinux_reset_counter[3]
    SLICE_X161Y117       LUT4 (Prop_lut4_I3_O)        0.098     2.274 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.390    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.913     2.484    clk200_clk
    SLICE_X161Y117       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.932    
    SLICE_X161Y117       FDSE (Hold_fdse_C_CE)       -0.039     1.893    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X162Y117   FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X162Y117   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X160Y117   main_soclinux_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y117   main_soclinux_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y117   main_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y117   main_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X161Y117   main_soclinux_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X162Y117   FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y117   main_soclinux_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_8/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_9/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.723ns (12.665%)  route 4.986ns (87.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 9.529 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.801     6.336    main_ethphy_rx_ctl
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.206     6.542 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.184     7.726    main_ethmac_preamble_checker_source_last
    SLICE_X75Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.529     9.529    eth_rx_clk
    SLICE_X75Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.537    
                         clock uncertainty           -0.035     9.502    
    SLICE_X75Y115        FDRE (Setup_fdre_C_D)       -0.263     9.239    main_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.723ns (12.680%)  route 4.979ns (87.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.801     6.336    main_ethphy_rx_ctl
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.206     6.542 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.178     7.719    main_ethmac_preamble_checker_source_last
    SLICE_X75Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X75Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X75Y116        FDRE (Setup_fdre_C_D)       -0.260     9.241    main_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.723ns (12.680%)  route 4.979ns (87.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.801     6.336    main_ethphy_rx_ctl
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.206     6.542 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.178     7.719    main_ethmac_preamble_checker_source_last
    SLICE_X74Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X74Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.230     9.271    main_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.305ns (21.916%)  route 4.650ns (78.084%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.665     6.200    main_ethphy_rx_ctl
    SLICE_X54Y112        LUT2 (Prop_lut2_I1_O)        0.208     6.408 f  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.366     6.774    main_ethmac_preamble_checker_sink_last
    SLICE_X55Y112        LUT6 (Prop_lut6_I0_O)        0.332     7.106 r  builder_liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.149     7.255    builder_liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124     7.379 r  builder_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.469     7.848    builder_liteethmacpreamblechecker_next_state
    SLICE_X55Y112        LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  builder_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     7.972    builder_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X55Y112        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X55Y112        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X55Y112        FDRE (Setup_fdre_C_D)        0.029     9.547    builder_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 main_ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.490ns (24.130%)  route 4.685ns (75.870%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.659     1.659    eth_rx_clk
    SLICE_X66Y111        FDRE                                         r  main_ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDRE (Prop_fdre_C_Q)         0.518     2.177 r  main_ethphy_source_payload_data_reg[5]/Q
                         net (fo=13, routed)          1.384     3.562    p_7_in101_in
    SLICE_X78Y113        LUT2 (Prop_lut2_I1_O)        0.150     3.712 r  main_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=5, routed)           0.489     4.201    main_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X78Y112        LUT6 (Prop_lut6_I0_O)        0.326     4.527 f  main_ethmac_crc32_checker_crc_reg[3]_i_1/O
                         net (fo=2, routed)           0.446     4.973    main_ethmac_crc32_checker_crc_next_reg[3]
    SLICE_X78Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.097 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_12/O
                         net (fo=1, routed)           0.636     5.733    main_ethmac_rx_converter_converter_source_payload_data[39]_i_12_n_0
    SLICE_X78Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.857 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.403     6.260    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.384 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.404     6.788    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.912 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.923     7.834    main_ethmac_crc32_checker_source_source_payload_error
    SLICE_X73Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X73Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)       -0.081     9.496    main_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.723ns (13.063%)  route 4.812ns (86.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 9.531 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.801     6.336    main_ethphy_rx_ctl
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.206     6.542 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.010     7.552    main_ethmac_preamble_checker_source_last
    SLICE_X72Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.531     9.531    eth_rx_clk
    SLICE_X72Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.539    
                         clock uncertainty           -0.035     9.504    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.247     9.257    main_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.057ns (18.090%)  route 4.786ns (81.910%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.665     6.200    main_ethphy_rx_ctl
    SLICE_X54Y112        LUT2 (Prop_lut2_I1_O)        0.208     6.408 r  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           1.120     7.529    main_ethmac_preamble_checker_sink_last
    SLICE_X70Y115        LUT6 (Prop_lut6_I1_O)        0.332     7.861 r  main_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.861    main_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X70Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X70Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X70Y115        FDRE (Setup_fdre_C_D)        0.077     9.582    main_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 main_ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.490ns (24.182%)  route 4.672ns (75.818%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.659     1.659    eth_rx_clk
    SLICE_X66Y111        FDRE                                         r  main_ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDRE (Prop_fdre_C_Q)         0.518     2.177 r  main_ethphy_source_payload_data_reg[5]/Q
                         net (fo=13, routed)          1.384     3.562    p_7_in101_in
    SLICE_X78Y113        LUT2 (Prop_lut2_I1_O)        0.150     3.712 r  main_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=5, routed)           0.489     4.201    main_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X78Y112        LUT6 (Prop_lut6_I0_O)        0.326     4.527 f  main_ethmac_crc32_checker_crc_reg[3]_i_1/O
                         net (fo=2, routed)           0.446     4.973    main_ethmac_crc32_checker_crc_next_reg[3]
    SLICE_X78Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.097 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_12/O
                         net (fo=1, routed)           0.636     5.733    main_ethmac_rx_converter_converter_source_payload_data[39]_i_12_n_0
    SLICE_X78Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.857 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.403     6.260    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.384 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.404     6.788    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.912 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.910     7.821    main_ethmac_crc32_checker_source_source_payload_error
    SLICE_X74Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X74Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.608    
                         clock uncertainty           -0.035     9.573    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.016     9.557    main_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.057ns (18.153%)  route 4.766ns (81.847%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.665     6.200    main_ethphy_rx_ctl
    SLICE_X54Y112        LUT2 (Prop_lut2_I1_O)        0.208     6.408 r  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           1.100     7.508    main_ethmac_preamble_checker_sink_last
    SLICE_X70Y113        LUT5 (Prop_lut5_I3_O)        0.332     7.840 r  main_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.840    main_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.533     9.533    eth_rx_clk
    SLICE_X70Y113        FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.541    
                         clock uncertainty           -0.035     9.506    
    SLICE_X70Y113        FDRE (Setup_fdre_C_D)        0.077     9.583    main_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 main_ethphy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.490ns (24.627%)  route 4.560ns (75.373%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 9.529 - 8.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.659     1.659    eth_rx_clk
    SLICE_X66Y111        FDRE                                         r  main_ethphy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDRE (Prop_fdre_C_Q)         0.518     2.177 r  main_ethphy_source_payload_data_reg[5]/Q
                         net (fo=13, routed)          1.384     3.562    p_7_in101_in
    SLICE_X78Y113        LUT2 (Prop_lut2_I1_O)        0.150     3.712 r  main_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=5, routed)           0.489     4.201    main_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X78Y112        LUT6 (Prop_lut6_I0_O)        0.326     4.527 f  main_ethmac_crc32_checker_crc_reg[3]_i_1/O
                         net (fo=2, routed)           0.446     4.973    main_ethmac_crc32_checker_crc_next_reg[3]
    SLICE_X78Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.097 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_12/O
                         net (fo=1, routed)           0.636     5.733    main_ethmac_rx_converter_converter_source_payload_data[39]_i_12_n_0
    SLICE_X78Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.857 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.403     6.260    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.384 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.404     6.788    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X79Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.912 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.798     7.710    main_ethmac_crc32_checker_source_source_payload_error
    SLICE_X75Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.529     9.529    eth_rx_clk
    SLICE_X75Y115        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.609    
                         clock uncertainty           -0.035     9.574    
    SLICE_X75Y115        FDRE (Setup_fdre_C_D)       -0.058     9.516    main_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     0.575    eth_rx_clk
    SLICE_X67Y112        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  main_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.982    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X68Y113        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_0_5/WCLK
    SLICE_X68Y113        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X68Y113        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.898    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.557     0.557    eth_rx_clk
    SLICE_X83Y119        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  builder_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.753    builder_xilinxmultiregimpl7_regs0[0]
    SLICE_X83Y119        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.825     0.825    eth_rx_clk
    SLICE_X83Y119        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X83Y119        FDRE (Hold_fdre_C_D)         0.075     0.632    builder_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.559     0.559    eth_rx_clk
    SLICE_X86Y118        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  builder_xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.758    builder_xilinxmultiregimpl7_regs0[5]
    SLICE_X86Y118        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.827     0.827    eth_rx_clk
    SLICE_X86Y118        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X86Y118        FDRE (Hold_fdre_C_D)         0.076     0.635    builder_xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y23    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y117   FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y117   FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X70Y110   FSM_sequential_builder_liteethmaccrc32checker_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y113   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 2.826ns (41.346%)  route 4.009ns (58.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     4.333 r  storage_11_reg/DOADO[30]
                         net (fo=1, routed)           1.316     5.649    main_ethmac_tx_converter_converter_sink_payload_data[36]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.773 f  ODDR_4_i_8/O
                         net (fo=1, routed)           0.303     6.076    ODDR_4_i_8_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I2_O)        0.124     6.200 r  ODDR_4_i_5/O
                         net (fo=10, routed)          0.706     6.906    ODDR_4_i_5_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.030 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.684     8.714    ODDR_4_i_2_n_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.826ns (41.797%)  route 3.935ns (58.203%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     4.333 r  storage_11_reg/DOADO[24]
                         net (fo=1, routed)           1.021     5.354    main_ethmac_tx_converter_converter_sink_payload_data[30]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.478 f  ODDR_2_i_7/O
                         net (fo=2, routed)           0.786     6.264    ODDR_2_i_7_n_0
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  ODDR_2_i_3/O
                         net (fo=1, routed)           0.520     6.909    ODDR_2_i_3_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.033 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.608     8.640    ODDR_2_i_1_n_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.826ns (41.880%)  route 3.922ns (58.120%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     4.333 r  storage_11_reg/DOADO[19]
                         net (fo=1, routed)           1.186     5.519    main_ethmac_tx_converter_converter_sink_payload_data[23]
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.643 f  ODDR_5_i_9/O
                         net (fo=2, routed)           0.630     6.273    ODDR_5_i_9_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  ODDR_5_i_3/O
                         net (fo=1, routed)           0.638     7.035    ODDR_5_i_3_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.159 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.468     8.627    main_ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.826ns (42.092%)  route 3.888ns (57.908%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.333 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.220     5.553    main_ethmac_tx_converter_converter_sink_payload_data[32]
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.677 f  ODDR_4_i_7/O
                         net (fo=2, routed)           0.783     6.460    ODDR_4_i_7_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.584 r  ODDR_4_i_3/O
                         net (fo=1, routed)           0.298     6.882    ODDR_4_i_3_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.587     8.593    ODDR_4_i_1_n_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.826ns (42.371%)  route 3.844ns (57.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.333 r  storage_11_reg/DOADO[29]
                         net (fo=1, routed)           1.140     5.473    main_ethmac_tx_converter_converter_sink_payload_data[35]
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.597 f  ODDR_3_i_8/O
                         net (fo=2, routed)           0.632     6.229    ODDR_3_i_8_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.353 r  ODDR_3_i_5/O
                         net (fo=1, routed)           0.469     6.822    ODDR_3_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.946 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.603     8.548    main_ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.826ns (42.543%)  route 3.817ns (57.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.333 r  storage_11_reg/DOADO[7]
                         net (fo=1, routed)           1.026     5.359    main_ethmac_tx_converter_converter_sink_payload_data[7]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.483 f  ODDR_5_i_10/O
                         net (fo=2, routed)           0.773     6.256    ODDR_5_i_10_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.380 r  ODDR_5_i_6/O
                         net (fo=1, routed)           0.429     6.810    ODDR_5_i_6_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.588     8.522    main_ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_inserter_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 3.398ns (45.543%)  route 4.063ns (54.457%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns = ( 9.797 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.333 f  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.220     5.553    main_ethmac_tx_converter_converter_sink_payload_data[32]
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.677 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.783     6.460    ODDR_4_i_7_n_0
    SLICE_X38Y81         LUT4 (Prop_lut4_I1_O)        0.118     6.578 r  main_ethmac_crc32_inserter_reg[31]_i_4/O
                         net (fo=11, routed)          1.166     7.744    main_ethmac_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.354     8.098 r  main_ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=4, routed)           0.894     8.992    main_ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.348     9.340 r  main_ethmac_crc32_inserter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.340    main_ethmac_crc32_inserter_next_reg[6]
    SLICE_X36Y84         FDSE                                         r  main_ethmac_crc32_inserter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.797     9.797    eth_tx_clk
    SLICE_X36Y84         FDSE                                         r  main_ethmac_crc32_inserter_reg_reg[6]/C
                         clock pessimism              0.088     9.885    
                         clock uncertainty           -0.069     9.816    
    SLICE_X36Y84         FDSE (Setup_fdse_C_D)        0.079     9.895    main_ethmac_crc32_inserter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 2.826ns (42.887%)  route 3.763ns (57.113%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     4.333 r  storage_11_reg/DOADO[25]
                         net (fo=1, routed)           1.025     5.358    main_ethmac_tx_converter_converter_sink_payload_data[31]
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.482 f  ODDR_3_i_7/O
                         net (fo=2, routed)           0.629     6.111    ODDR_3_i_7_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.235 r  ODDR_3_i_3/O
                         net (fo=1, routed)           0.603     6.838    ODDR_3_i_3_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.507     8.468    main_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 2.826ns (43.279%)  route 3.704ns (56.721%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.333 r  storage_11_reg/DOADO[4]
                         net (fo=1, routed)           1.082     5.415    main_ethmac_tx_converter_converter_sink_payload_data[4]
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.539 f  ODDR_2_i_8/O
                         net (fo=2, routed)           0.688     6.227    ODDR_2_i_8_n_0
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.351 r  ODDR_2_i_5/O
                         net (fo=1, routed)           0.351     6.702    ODDR_2_i_5_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124     6.826 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.583     8.409    ODDR_2_i_2_n_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.398ns (48.308%)  route 3.636ns (51.692%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 9.795 - 8.000 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.879     1.879    eth_tx_clk
    RAMB36_X2Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.333 f  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.220     5.553    main_ethmac_tx_converter_converter_sink_payload_data[32]
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.677 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.783     6.460    ODDR_4_i_7_n_0
    SLICE_X38Y81         LUT4 (Prop_lut4_I1_O)        0.118     6.578 r  main_ethmac_crc32_inserter_reg[31]_i_4/O
                         net (fo=11, routed)          1.166     7.744    main_ethmac_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.354     8.098 r  main_ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=4, routed)           0.467     8.565    main_ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.348     8.913 r  main_ethmac_crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.913    main_ethmac_crc32_inserter_next_reg[5]
    SLICE_X36Y82         FDSE                                         r  main_ethmac_crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.795     9.795    eth_tx_clk
    SLICE_X36Y82         FDSE                                         r  main_ethmac_crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.088     9.883    
                         clock uncertainty           -0.069     9.814    
    SLICE_X36Y82         FDSE (Setup_fdse_C_D)        0.079     9.893    main_ethmac_crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.645     0.645    eth_tx_clk
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  builder_xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.842    builder_xilinxmultiregimpl4_regs0[2]
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.918     0.918    eth_tx_clk
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.076     0.721    builder_xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.645     0.645    eth_tx_clk
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.842    builder_xilinxmultiregimpl4_regs0[0]
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.918     0.918    eth_tx_clk
    SLICE_X43Y81         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.075     0.720    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.646     0.646    eth_tx_clk
    SLICE_X43Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  builder_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.843    builder_xilinxmultiregimpl4_regs0[3]
    SLICE_X43Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.919     0.919    eth_tx_clk
    SLICE_X43Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.075     0.721    builder_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.646     0.646    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  builder_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.866    builder_xilinxmultiregimpl4_regs0[6]
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.919     0.919    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.064     0.710    builder_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.646     0.646    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  builder_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.866    builder_xilinxmultiregimpl4_regs0[4]
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.919     0.919    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.060     0.706    builder_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.646     0.646    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  builder_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.866    builder_xilinxmultiregimpl4_regs0[5]
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.919     0.919    eth_tx_clk
    SLICE_X42Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.272     0.646    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.053     0.699    builder_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.643     0.643    eth_tx_clk
    SLICE_X45Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.128     0.771 r  builder_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.054     0.826    builder_xilinxmultiregimpl4_regs0[1]
    SLICE_X45Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.916     0.916    eth_tx_clk
    SLICE_X45Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.272     0.643    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)        -0.008     0.635    builder_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.999%)  route 0.165ns (47.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X37Y89         FDRE                                         r  main_ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  main_ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.165     0.987    main_ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.032 r  builder_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.032    builder_liteethmacgap_state_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  builder_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X38Y89         FDRE                                         r  builder_liteethmacgap_state_reg/C
                         clock pessimism             -0.237     0.718    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.091     0.809    builder_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.223%)  route 0.145ns (43.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  main_ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=4, routed)           0.145     0.965    main_ethmac_preamble_inserter_cnt[1]
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  main_ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.010    main_ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.274     0.679    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092     0.771    main_ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 main_ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.054%)  route 0.146ns (43.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  main_ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=4, routed)           0.146     0.966    main_ethmac_preamble_inserter_cnt[1]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  main_ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.011    main_ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X37Y85         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.274     0.679    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.091     0.770    main_ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y16   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X83Y117  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X83Y117  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y82   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y82   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82   main_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y84   builder_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y84   builder_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X35Y83   main_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y84   main_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82   main_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X37Y83   main_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y84   main_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83   main_ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X37Y84   main_ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y81   main_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y81   main_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82   main_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82   main_ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X37Y83   main_ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83   main_ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83   main_ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X37Y82   main_ethmac_crc32_inserter_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y82   main_ethmac_crc32_inserter_reg_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X36Y83   main_ethmac_crc32_inserter_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  pix5x_clk
  To Clock:  pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix5x_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { BUFG_9/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 3.496ns (42.321%)  route 4.765ns (57.679%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 15.104 - 13.468 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.749     1.749    pix_clk
    SLICE_X153Y134       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y134       FDRE (Prop_fdre_C_Q)         0.419     2.168 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         1.852     4.020    storage_18_reg_0_1_132_137/ADDRC0
    SLICE_X154Y139       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     4.345 f  storage_18_reg_0_1_132_137/RAMC/O
                         net (fo=2, routed)           0.958     5.303    dmareader_length[6]
    SLICE_X152Y141       LUT1 (Prop_lut1_I0_O)        0.331     5.634 r  builder_videoout_state_i_41/O
                         net (fo=1, routed)           0.000     5.634    builder_videoout_state_i_41_n_0
    SLICE_X152Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.167 r  builder_videoout_state_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.167    builder_videoout_state_reg_i_25_n_0
    SLICE_X152Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.284 r  builder_videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.284    builder_videoout_state_reg_i_18_n_0
    SLICE_X152Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.401 r  builder_videoout_state_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.401    builder_videoout_state_reg_i_17_n_0
    SLICE_X152Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.518 r  builder_videoout_state_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.518    builder_videoout_state_reg_i_16_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.757 r  builder_videoout_state_reg_i_10/O[2]
                         net (fo=1, routed)           0.998     7.755    builder_videoout_next_state1[23]
    SLICE_X150Y144       LUT6 (Prop_lut6_I2_O)        0.301     8.056 r  builder_videoout_state_i_6/O
                         net (fo=1, routed)           0.000     8.056    builder_videoout_state_i_6_n_0
    SLICE_X150Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.432 r  builder_videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.432    builder_videoout_state_reg_i_3_n_0
    SLICE_X150Y145       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.686 f  builder_videoout_state_reg_i_2/CO[0]
                         net (fo=1, routed)           0.957     9.643    builder_videoout_next_state0
    SLICE_X153Y145       LUT5 (Prop_lut5_I2_O)        0.367    10.010 r  builder_videoout_state_i_1/O
                         net (fo=1, routed)           0.000    10.010    builder_videoout_state_i_1_n_0
    SLICE_X153Y145       FDRE                                         r  builder_videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.636    15.104    pix_clk
    SLICE_X153Y145       FDRE                                         r  builder_videoout_state_reg/C
                         clock pessimism              0.095    15.199    
                         clock uncertainty           -0.063    15.136    
    SLICE_X153Y145       FDRE (Setup_fdre_C_D)        0.029    15.165    builder_videoout_state_reg
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 2.330ns (31.288%)  route 5.117ns (68.712%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 15.102 - 13.468 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.749     1.749    pix_clk
    SLICE_X153Y134       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y134       FDRE (Prop_fdre_C_Q)         0.419     2.168 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         2.744     4.912    storage_18_reg_0_1_108_113/ADDRA0
    SLICE_X148Y144       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.322     5.234 r  storage_18_reg_0_1_108_113/RAMA/O
                         net (fo=2, routed)           0.809     6.043    dmareader_base[10]
    SLICE_X149Y143       LUT2 (Prop_lut2_I0_O)        0.328     6.371 r  storage_15_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.000     6.371    storage_15_reg_0_3_6_11_i_10_n_0
    SLICE_X149Y143       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.769 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.883    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.997    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  storage_15_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.111    storage_15_reg_0_3_18_23_i_7_n_0
    SLICE_X149Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.333 r  storage_15_reg_0_3_18_23_i_8/O[0]
                         net (fo=1, routed)           0.863     8.196    dmareader_sink_sink_payload_address[24]
    SLICE_X148Y147       LUT4 (Prop_lut4_I3_O)        0.299     8.495 r  storage_15_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.701     9.196    storage_15_reg_0_3_18_23/DIC1
    SLICE_X142Y147       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.634    15.102    storage_15_reg_0_3_18_23/WCLK
    SLICE_X142Y147       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.080    15.182    
                         clock uncertainty           -0.063    15.119    
    SLICE_X142Y147       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.870    storage_15_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rdata_fifo_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.434ns (19.648%)  route 5.865ns (80.352%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 15.086 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.743     1.743    pix_clk
    SLICE_X147Y155       FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y155       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=7, routed)           1.044     3.206    storage_17_reg_0_3_0_3/ADDRA1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.527 f  storage_17_reg_0_3_0_3/RAMA/O
                         net (fo=1, routed)           0.745     4.272    cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X147Y154       LUT5 (Prop_lut5_I2_O)        0.328     4.600 f  storage_19_reg_i_39/O
                         net (fo=35, routed)          1.380     5.981    rdata_chunk_valid
    SLICE_X154Y152       LUT6 (Prop_lut6_I1_O)        0.124     6.105 r  storage_16_reg_0_i_75/O
                         net (fo=7, routed)           1.248     7.353    rdata_converter_source_ready
    SLICE_X152Y164       LUT5 (Prop_lut5_I0_O)        0.124     7.477 r  rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=13, routed)          0.875     8.352    rdata_fifo_graycounter1_ce
    SLICE_X151Y167       LUT3 (Prop_lut3_I2_O)        0.118     8.470 r  rdata_fifo_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.572     9.042    rdata_fifo_graycounter1_q_next[0]
    SLICE_X151Y167       FDRE                                         r  rdata_fifo_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.618    15.086    pix_clk
    SLICE_X151Y167       FDRE                                         r  rdata_fifo_graycounter1_q_reg[0]/C
                         clock pessimism              0.078    15.164    
                         clock uncertainty           -0.063    15.101    
    SLICE_X151Y167       FDRE (Setup_fdre_C_D)       -0.245    14.856    rdata_fifo_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dmareader_rsv_level_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.540ns (21.671%)  route 5.566ns (78.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 15.094 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.894     6.158    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I3_O)        0.355     6.513 r  counter[1]_i_2/O
                         net (fo=6, routed)           0.918     7.432    litedramnativeport1_cmd_ready
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.331     7.763 r  dmareader_rsv_level[9]_i_1/O
                         net (fo=10, routed)          1.100     8.863    dmareader_rsv_level[9]_i_1_n_0
    SLICE_X147Y150       FDRE                                         r  dmareader_rsv_level_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.626    15.094    pix_clk
    SLICE_X147Y150       FDRE                                         r  dmareader_rsv_level_reg[9]/C
                         clock pessimism              0.000    15.094    
                         clock uncertainty           -0.063    15.031    
    SLICE_X147Y150       FDRE (Setup_fdre_C_CE)      -0.205    14.826    dmareader_rsv_level_reg[9]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.304ns (19.319%)  route 5.446ns (80.681%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 15.093 - 13.468 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.756     1.756    pix_clk
    SLICE_X147Y148       FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.456     2.212 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           1.015     3.227    dmareader_rsv_level_reg__0[4]
    SLICE_X146Y149       LUT5 (Prop_lut5_I2_O)        0.124     3.351 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     3.941    dmareader_offset[0]_i_6_n_0
    SLICE_X146Y148       LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           1.049     5.115    dmareader_request_enable
    SLICE_X153Y145       LUT2 (Prop_lut2_I0_O)        0.150     5.265 r  storage_17_reg_0_3_0_3_i_3/O
                         net (fo=29, routed)          0.903     6.167    litedramnativeport1_cmd_valid
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.326     6.493 r  storage_17_reg_0_3_0_3_i_2/O
                         net (fo=55, routed)          1.289     7.783    cmd_buffer_sink_valid__0
    SLICE_X147Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.907 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.600     8.506    storage_17_reg_0_3_0_3/WE
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.625    15.093    storage_17_reg_0_3_0_3/WCLK
    SLICE_X146Y155       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism              0.000    15.093    
                         clock uncertainty           -0.063    15.030    
    SLICE_X146Y155       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.497    storage_17_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hdmi_phy_es0_q_m_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.648     0.648    pix_clk
    SLICE_X163Y143       FDRE                                         r  hdmi_phy_es0_q_m_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_phy_es0_q_m_r_reg[6]/Q
                         net (fo=1, routed)           0.052     0.841    hdmi_phy_es0_q_m_r[6]
    SLICE_X162Y143       LUT6 (Prop_lut6_I3_O)        0.045     0.886 r  hdmi_phy_es0_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.886    hdmi_phy_es0_out[6]_i_1_n_0
    SLICE_X162Y143       FDRE                                         r  hdmi_phy_es0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.921     0.921    pix_clk
    SLICE_X162Y143       FDRE                                         r  hdmi_phy_es0_out_reg[6]/C
                         clock pessimism             -0.260     0.661    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.121     0.782    hdmi_phy_es0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl10_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl10_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.612     0.612    pix_clk
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y167       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  builder_xilinxmultiregimpl10_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.809    builder_xilinxmultiregimpl10_regs0[0]
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.881     0.881    pix_clk
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[0]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X149Y167       FDRE (Hold_fdre_C_D)         0.075     0.687    builder_xilinxmultiregimpl10_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl10_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl10_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.612     0.612    pix_clk
    SLICE_X147Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y167       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  builder_xilinxmultiregimpl10_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.809    builder_xilinxmultiregimpl10_regs0[2]
    SLICE_X147Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.881     0.881    pix_clk
    SLICE_X147Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[2]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X147Y167       FDRE (Hold_fdre_C_D)         0.075     0.687    builder_xilinxmultiregimpl10_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.617     0.617    pix_clk
    SLICE_X153Y134       FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y134       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  builder_xilinxmultiregimpl12_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.813    builder_xilinxmultiregimpl12_regs0[1]
    SLICE_X153Y134       FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.887     0.887    pix_clk
    SLICE_X153Y134       FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/C
                         clock pessimism             -0.270     0.617    
    SLICE_X153Y134       FDRE (Hold_fdre_C_D)         0.075     0.692    builder_xilinxmultiregimpl12_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl10_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl10_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.612     0.612    pix_clk
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y167       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  builder_xilinxmultiregimpl10_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.809    builder_xilinxmultiregimpl10_regs0[1]
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.881     0.881    pix_clk
    SLICE_X149Y167       FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[1]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X149Y167       FDRE (Hold_fdre_C_D)         0.071     0.683    builder_xilinxmultiregimpl10_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dmareader_fifo_level0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.371ns (68.299%)  route 0.172ns (31.701%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.622     0.622    pix_clk
    SLICE_X154Y149       FDRE                                         r  dmareader_fifo_level0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  dmareader_fifo_level0_reg[8]/Q
                         net (fo=4, routed)           0.172     0.957    dmareader_fifo_level0_reg__0[8]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.045     1.002 r  dmareader_fifo_level0[8]_i_2/O
                         net (fo=1, routed)           0.000     1.002    dmareader_fifo_level0[8]_i_2_n_0
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.111 r  dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.112    dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.165 r  dmareader_fifo_level0_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.165    dmareader_fifo_level0_reg[9]_i_2_n_7
    SLICE_X154Y150       FDRE                                         r  dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.892     0.892    pix_clk
    SLICE_X154Y150       FDRE                                         r  dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.000     0.892    
    SLICE_X154Y150       FDRE (Hold_fdre_C_D)         0.134     1.026    dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cmd_fifo_graycounter0_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            cmd_fifo_graycounter0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.621     0.621    pix_clk
    SLICE_X149Y149       FDRE                                         r  cmd_fifo_graycounter0_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  cmd_fifo_graycounter0_q_binary_reg[2]/Q
                         net (fo=2, routed)           0.087     0.849    cmd_fifo_graycounter0_q_binary[2]
    SLICE_X148Y149       LUT4 (Prop_lut4_I0_O)        0.045     0.894 r  cmd_fifo_graycounter0_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.894    cmd_fifo_graycounter0_q_next[1]
    SLICE_X148Y149       FDRE                                         r  cmd_fifo_graycounter0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.893     0.893    pix_clk
    SLICE_X148Y149       FDRE                                         r  cmd_fifo_graycounter0_q_reg[1]/C
                         clock pessimism             -0.259     0.634    
    SLICE_X148Y149       FDRE (Hold_fdre_C_D)         0.120     0.754    cmd_fifo_graycounter0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.646     0.646    pix_clk
    SLICE_X161Y139       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  hdmi_phy_es1_q_m_r_reg[1]/Q
                         net (fo=1, routed)           0.100     0.887    hdmi_phy_es1_q_m_r[1]
    SLICE_X162Y138       LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  hdmi_phy_es1_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.932    hdmi_phy_es1_out[1]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  hdmi_phy_es1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.919     0.919    pix_clk
    SLICE_X162Y138       FDRE                                         r  hdmi_phy_es1_out_reg[1]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120     0.782    hdmi_phy_es1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.646     0.646    pix_clk
    SLICE_X161Y139       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  hdmi_phy_es1_q_m_r_reg[3]/Q
                         net (fo=1, routed)           0.101     0.888    hdmi_phy_es1_q_m_r[3]
    SLICE_X162Y139       LUT5 (Prop_lut5_I1_O)        0.045     0.933 r  hdmi_phy_es1_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.933    hdmi_phy_es1_out[3]_i_1_n_0
    SLICE_X162Y139       FDRE                                         r  hdmi_phy_es1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.919     0.919    pix_clk
    SLICE_X162Y139       FDRE                                         r  hdmi_phy_es1_out_reg[3]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.120     0.782    hdmi_phy_es1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X146Y150       FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y150       FDRE (Prop_fdre_C_Q)         0.164     0.783 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.839    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X146Y150       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.890     0.890    pix_clk
    SLICE_X146Y150       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.272     0.619    
    SLICE_X146Y150       FDRE (Hold_fdre_C_D)         0.064     0.683    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y59    storage_19_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y59    storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y32    storage_16_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y33    storage_16_reg_1/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X144Y147  storage_15_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X144Y147  storage_15_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X142Y148  storage_15_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X144Y147  storage_15_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X144Y147  storage_15_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y117       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=5603, routed)        0.642     3.932    sys_clk
    SLICE_X163Y117       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.150     3.782    
    SLICE_X163Y117       FDPE (Setup_fdpe_C_D)       -0.005     3.777    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.711    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.688ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X162Y117       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=9, routed)           0.642     3.932    clk200_clk
    SLICE_X162Y117       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     3.932    
                         clock uncertainty           -0.143     3.788    
    SLICE_X162Y117       FDPE (Setup_fdpe_C_D)       -0.035     3.753    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.688    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X85Y117        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     2.560    eth_rx_clk
    SLICE_X85Y117        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X85Y117        FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.464    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X83Y117        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.559     2.559    eth_tx_clk
    SLICE_X83Y117        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.161     2.397    
    SLICE_X83Y117        FDPE (Setup_fdpe_C_D)       -0.005     2.392    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.392    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.327    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset      | FDPE           | -        |     0.372 (r) | FAST    |     2.240 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | eth_mdio       | FDRE           | -        |     2.211 (r) | FAST    |     0.029 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | serial_rx      | FDRE           | -        |     2.835 (r) | SLOW    |    -1.175 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.883 (f) | FAST    |     6.812 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.253 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.992 (f) | FAST    |     7.037 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.171 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.981 (f) | FAST    |     7.014 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.232 (r) | FAST    |     5.148 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.866 (f) | FAST    |     6.781 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.230 (r) | FAST    |     5.146 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.804 (f) | FAST    |     6.726 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.252 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.931 (f) | FAST    |     6.892 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.838 (f) | FAST    |     6.680 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.173 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.975 (f) | FAST    |     6.985 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -1.244 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -1.764 (f) | FAST    |     6.599 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.233 (r) | FAST    |     5.151 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.680 (f) | FAST    |     6.377 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.174 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.803 (f) | FAST    |     6.620 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -1.236 (r) | FAST    |     5.155 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -1.768 (f) | FAST    |     6.565 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.737 (f) | FAST    |     6.539 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -1.226 (r) | FAST    |     5.145 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -1.745 (f) | FAST    |     6.544 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.243 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.764 (f) | FAST    |     6.545 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -1.236 (r) | FAST    |     5.154 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -1.768 (f) | FAST    |     6.583 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | cpu_reset      | FDPE           | -        |     0.377 (r) | FAST    |     2.287 (r) | SLOW    | main_soclinux_clkout3 |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                       |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | ddram_dq[0]      | FDRE           | -     |     11.729 (r) | SLOW    |      3.026 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[1]      | FDRE           | -     |     10.952 (r) | SLOW    |      2.660 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[2]      | FDRE           | -     |     11.245 (r) | SLOW    |      2.780 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[3]      | FDRE           | -     |     11.871 (r) | SLOW    |      3.101 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[4]      | FDRE           | -     |     12.021 (r) | SLOW    |      3.168 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[5]      | FDRE           | -     |     11.252 (r) | SLOW    |      2.792 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[6]      | FDRE           | -     |     11.879 (r) | SLOW    |      3.092 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[7]      | FDRE           | -     |     11.417 (r) | SLOW    |      2.865 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[8]      | FDRE           | -     |     11.765 (r) | SLOW    |      3.034 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[9]      | FDRE           | -     |     12.660 (r) | SLOW    |      3.436 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[10]     | FDRE           | -     |     11.915 (r) | SLOW    |      3.087 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[11]     | FDRE           | -     |     12.208 (r) | SLOW    |      3.232 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[12]     | FDRE           | -     |     12.683 (r) | SLOW    |      3.452 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[13]     | FDRE           | -     |     12.823 (r) | SLOW    |      3.523 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[14]     | FDRE           | -     |     12.358 (r) | SLOW    |      3.290 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[15]     | FDRE           | -     |     12.825 (r) | SLOW    |      3.518 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_n[0]   | FDRE           | -     |     11.568 (r) | SLOW    |      2.930 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_n[1]   | FDRE           | -     |     12.519 (r) | SLOW    |      3.345 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_p[0]   | FDRE           | -     |     11.569 (r) | SLOW    |      2.932 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_p[1]   | FDRE           | -     |     12.520 (r) | SLOW    |      3.342 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_mdc          | FDRE           | -     |     17.089 (r) | SLOW    |      6.014 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_mdio         | FDSE           | -     |     16.915 (r) | SLOW    |      4.888 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_rst_n        | FDRE           | -     |     15.787 (r) | SLOW    |      4.593 (r) | FAST    | main_soclinux_clkout0    |
clk100     | serial_tx        | FDSE           | -     |     15.307 (r) | SLOW    |      4.900 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.629 (r) | SLOW    |      2.506 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.650 (r) | SLOW    |      2.522 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.642 (r) | SLOW    |      2.518 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.517 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.486 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.652 (r) | SLOW    |      2.525 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.654 (r) | SLOW    |      2.527 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.511 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.652 (r) | SLOW    |      2.524 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.660 (r) | SLOW    |      2.533 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.617 (r) | SLOW    |      2.491 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.640 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.664 (r) | SLOW    |      2.537 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.519 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.510 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.621 (r) | SLOW    |      2.500 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.485 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.625 (r) | SLOW    |      2.499 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.615 (r) | SLOW    |      2.494 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.487 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.796 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.798 (r) | SLOW    |      2.515 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.616 (r) | SLOW    |      2.496 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.511 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.573 (r) | SLOW    |      2.189 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.174 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.566 (r) | SLOW    |      2.171 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.205 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.207 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.565 (r) | SLOW    |      2.177 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.573 (r) | SLOW    |      2.190 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.566 (r) | SLOW    |      2.169 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.196 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.579 (r) | SLOW    |      2.210 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.184 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.578 (r) | SLOW    |      2.204 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.579 (r) | SLOW    |      2.201 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.580 (r) | SLOW    |      2.218 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.578 (r) | SLOW    |      2.197 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.580 (r) | SLOW    |      2.209 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.491 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.488 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.508 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.633 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.195 (r) | SLOW    |      2.792 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.202 (r) | SLOW    |      2.797 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.196 (r) | SLOW    |      2.794 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.203 (r) | SLOW    |      2.795 (r) | FAST    | main_soclinux_clkout2    |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | main_ethphy_pll_clk_tx90 |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | main_ethphy_pll_clk_tx90 |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                          |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                          |
pix5x_clk  | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.828 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |         0.327 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |         0.068 | FAST    |               |         |               |         |               |         |
pix_clk    | clk100      |         3.528 | SLOW    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |         9.322 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.487 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |         9.702 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.665 | SLOW    |               |         |               |         |               |         |
pix_clk    | pix5x_clk   |         2.451 | SLOW    |               |         |               |         |               |         |
clk100     | pix_clk     |        12.032 | SLOW    |               |         |               |         |               |         |
pix_clk    | pix_clk     |         8.313 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.811 ns
Ideal Clock Offset to Actual Clock: 4.131 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.248 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.883 (f) | FAST    |   6.812 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.253 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.992 (f) | FAST    |   7.037 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.259 (r) | FAST    |   5.171 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.981 (f) | FAST    |   7.014 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.232 (r) | FAST    |   5.148 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.866 (f) | FAST    |   6.781 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.230 (r) | FAST    |   5.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.804 (f) | FAST    |   6.726 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.252 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.931 (f) | FAST    |   6.892 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.838 (f) | FAST    |   6.680 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.262 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.975 (f) | FAST    |   6.985 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.244 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.764 (f) | FAST    |   6.599 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.233 (r) | FAST    |   5.151 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.680 (f) | FAST    |   6.377 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.256 (r) | FAST    |   5.174 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.803 (f) | FAST    |   6.620 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.236 (r) | FAST    |   5.155 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.768 (f) | FAST    |   6.565 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.737 (f) | FAST    |   6.539 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.226 (r) | FAST    |   5.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.745 (f) | FAST    |   6.544 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.243 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.764 (f) | FAST    |   6.545 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.236 (r) | FAST    |   5.154 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.768 (f) | FAST    |   6.583 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.226 (r) | FAST    |   7.037 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.629 (r) | SLOW    |   2.506 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.650 (r) | SLOW    |   2.522 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.642 (r) | SLOW    |   2.518 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.638 (r) | SLOW    |   2.517 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.614 (r) | SLOW    |   2.486 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.652 (r) | SLOW    |   2.525 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.654 (r) | SLOW    |   2.527 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.639 (r) | SLOW    |   2.511 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.652 (r) | SLOW    |   2.524 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.660 (r) | SLOW    |   2.533 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.617 (r) | SLOW    |   2.491 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.640 (r) | SLOW    |   2.512 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.664 (r) | SLOW    |   2.537 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.647 (r) | SLOW    |   2.519 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.638 (r) | SLOW    |   2.510 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.664 (r) | SLOW    |   2.486 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.621 (r) | SLOW    |   2.500 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.609 (r) | SLOW    |   2.485 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.625 (r) | SLOW    |   2.499 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.625 (r) | SLOW    |   2.485 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.616 (r) | SLOW    |   2.496 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.638 (r) | SLOW    |   2.511 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.638 (r) | SLOW    |   2.496 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.873 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.729 (r) | SLOW    |   2.189 (r) | FAST    |    0.777 |
ddram_dq[1]        |   10.952 (r) | SLOW    |   2.174 (r) | FAST    |    0.005 |
ddram_dq[2]        |   11.245 (r) | SLOW    |   2.171 (r) | FAST    |    0.293 |
ddram_dq[3]        |   11.871 (r) | SLOW    |   2.205 (r) | FAST    |    0.919 |
ddram_dq[4]        |   12.021 (r) | SLOW    |   2.207 (r) | FAST    |    1.069 |
ddram_dq[5]        |   11.252 (r) | SLOW    |   2.177 (r) | FAST    |    0.301 |
ddram_dq[6]        |   11.879 (r) | SLOW    |   2.190 (r) | FAST    |    0.927 |
ddram_dq[7]        |   11.417 (r) | SLOW    |   2.169 (r) | FAST    |    0.465 |
ddram_dq[8]        |   11.765 (r) | SLOW    |   2.196 (r) | FAST    |    0.813 |
ddram_dq[9]        |   12.660 (r) | SLOW    |   2.210 (r) | FAST    |    1.709 |
ddram_dq[10]       |   11.915 (r) | SLOW    |   2.184 (r) | FAST    |    0.963 |
ddram_dq[11]       |   12.208 (r) | SLOW    |   2.204 (r) | FAST    |    1.256 |
ddram_dq[12]       |   12.683 (r) | SLOW    |   2.201 (r) | FAST    |    1.731 |
ddram_dq[13]       |   12.823 (r) | SLOW    |   2.218 (r) | FAST    |    1.871 |
ddram_dq[14]       |   12.358 (r) | SLOW    |   2.197 (r) | FAST    |    1.406 |
ddram_dq[15]       |   12.825 (r) | SLOW    |   2.209 (r) | FAST    |    1.873 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.825 (r) | SLOW    |   2.169 (r) | FAST    |    1.873 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.952 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.568 (r) | SLOW    |   2.792 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   12.519 (r) | SLOW    |   2.797 (r) | FAST    |    0.951 |
ddram_dqs_p[0]     |   11.569 (r) | SLOW    |   2.794 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   12.520 (r) | SLOW    |   2.795 (r) | FAST    |    0.952 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.520 (r) | SLOW    |   2.792 (r) | FAST    |    0.952 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




