// Seed: 2444015230
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 = id_13;
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_8;
  module_0(
      id_6, id_12, id_3, id_5, id_10, id_15, id_14, id_10, id_14, id_14, id_15, id_15, id_11
  );
  assign id_8.id_16 = id_17;
  assign id_2 = 1'b0;
  assign id_9 = 1;
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22, id_23;
  always_ff @((1)) id_2 <= #(1 != id_13) id_13;
  wire id_24, id_25;
  assign id_13 = 1;
  wire id_26, id_27, id_28;
  tri0 id_29 = id_8 ? id_29 : 1;
endmodule
