<h1>Theo Hatzis, MSc</h1>
<ul>
<li>theohatzis@gmail.com</li>
<li>+49 1573 0889220</li>
<li>Freelance, USt-IdNr: DE259921718</li>
<li>available Summer 2022</li>
</ul>
<p>Engineer with experience in mobile platform design verification, post-silicon component verification, silicon validation, and schematic design capture work is seeking new projects in hardware design or test; or in semiconductors verification and semiconductors validation testing</p>
<h1>Semiconductors</h1>
<ul>
<li>Component verification of IBJT and SiC high-voltage gate drivers</li>
<li>Validation of DCDC, Buck-Boost, Charge Pumps, PMIC Chipsets, and Modems PMU</li>
<li>Correlations between Simulation and ATE and Bench</li>
<li>Datasheets and PRQ Verification</li>
<li>Automation of test cases with MATLAB, Python/PyVISA/Pandas, Teststand, LabVIEW, C#/VISA, Test-Frameworks, and APIs</li>
<li>ADC measurements</li>
<li>Issues and investigations</li>
<li>Competitive analysis and side-by-side work</li>
<li>FMEDA</li>
</ul>
<h2>Hardware Design and Verification</h2>
<ul>
<li>Architecture and Concept design and design captures</li>
<li>Component technology selection</li>
<li>Design of 8/16/32 embedded microprocessor applications, analogue, digital, ADCs, DACs and interfaces</li>
<li>JTAG, Lauterbach Power Trace32, I2C Analyser, Logic Analyser, Clocks Jitter, SIM test, USB test</li>
<li>Multiphase, master-slave DCDC FPGA core supply design for Stratix III FPGA and Power routing</li>
<li>Schematic design capture with Mentor Graphics (Expedition), Protel SE (or Altium) and OrCAD</li>
<li>Simulation with LTSPICE and Simetrix</li>
</ul>