// Seed: 4088270773
module module_0 (
    input id_0,
    output reg id_1
    , id_13,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8
    , id_14,
    input id_9,
    output id_10,
    output logic id_11,
    input id_12
);
  initial begin
    SystemTFIdentifier(1, id_8[1 : 1'b0]);
    if (id_0) begin
      if (SystemTFIdentifier(1))
        if (1) deassign id_5;
        else begin
          id_1 <= 1'b0;
        end
    end
  end
  type_21(
      &(1), 1, id_0
  );
  type_22 id_15 (
      .id_0(1),
      .id_1(1)
  );
  logic id_16;
  type_24(
      1, id_12, id_13, id_14
  );
endmodule
