
I2C_Scan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002688  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002794  08002794  00012794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f8  080027f8  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  080027f8  080027f8  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027f8  080027f8  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027f8  080027f8  000127f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027fc  080027fc  000127fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08002800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  2000009c  0800289c  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  0800289c  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007caf  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000150d  00000000  00000000  00027d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  00029288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000868  00000000  00000000  00029b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017136  00000000  00000000  0002a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a2b5  00000000  00000000  000414ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000847e9  00000000  00000000  0004b7a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cff8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002800  00000000  00000000  000cffdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800277c 	.word	0x0800277c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	0800277c 	.word	0x0800277c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i = 0, ret;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fac3 	bl	80006e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f86d 	bl	8000238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f909 	bl	8000374 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000162:	f000 f8af 	bl	80002c4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000166:	f000 f8db 	bl	8000320 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 800016a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800016e:	f000 fb19 	bl	80007a4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*-[ I2C Bus Scanning ]-*/
	      HAL_UART_Transmit(&huart3, StartMSG, sizeof(StartMSG), 10000);
 8000172:	f242 7310 	movw	r3, #10000	; 0x2710
 8000176:	221a      	movs	r2, #26
 8000178:	4927      	ldr	r1, [pc, #156]	; (8000218 <main+0xcc>)
 800017a:	4828      	ldr	r0, [pc, #160]	; (800021c <main+0xd0>)
 800017c:	f001 fce7 	bl	8001b4e <HAL_UART_Transmit>
	      for(i=1; i<128; i++)
 8000180:	2301      	movs	r3, #1
 8000182:	71fb      	strb	r3, [r7, #7]
 8000184:	e028      	b.n	80001d8 <main+0x8c>
	      {
	          ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 8000186:	79fb      	ldrb	r3, [r7, #7]
 8000188:	b29b      	uxth	r3, r3
 800018a:	005b      	lsls	r3, r3, #1
 800018c:	b299      	uxth	r1, r3
 800018e:	2305      	movs	r3, #5
 8000190:	2203      	movs	r2, #3
 8000192:	4823      	ldr	r0, [pc, #140]	; (8000220 <main+0xd4>)
 8000194:	f000 feee 	bl	8000f74 <HAL_I2C_IsDeviceReady>
 8000198:	4603      	mov	r3, r0
 800019a:	71bb      	strb	r3, [r7, #6]
	          if (ret != HAL_OK) /* No ACK Received At That Address */
 800019c:	79bb      	ldrb	r3, [r7, #6]
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d007      	beq.n	80001b2 <main+0x66>
	          {
	              HAL_UART_Transmit(&huart3, Space, sizeof(Space), 10000);
 80001a2:	f242 7310 	movw	r3, #10000	; 0x2710
 80001a6:	2204      	movs	r2, #4
 80001a8:	491e      	ldr	r1, [pc, #120]	; (8000224 <main+0xd8>)
 80001aa:	481c      	ldr	r0, [pc, #112]	; (800021c <main+0xd0>)
 80001ac:	f001 fccf 	bl	8001b4e <HAL_UART_Transmit>
 80001b0:	e00f      	b.n	80001d2 <main+0x86>
	          }
	          else if(ret == HAL_OK)
 80001b2:	79bb      	ldrb	r3, [r7, #6]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d10c      	bne.n	80001d2 <main+0x86>
	          {
	              sprintf(Buffer, "0x%X", i);
 80001b8:	79fb      	ldrb	r3, [r7, #7]
 80001ba:	461a      	mov	r2, r3
 80001bc:	491a      	ldr	r1, [pc, #104]	; (8000228 <main+0xdc>)
 80001be:	481b      	ldr	r0, [pc, #108]	; (800022c <main+0xe0>)
 80001c0:	f001 fe62 	bl	8001e88 <siprintf>
	              HAL_UART_Transmit(&huart3, Buffer, sizeof(Buffer), 10000);
 80001c4:	f242 7310 	movw	r3, #10000	; 0x2710
 80001c8:	2219      	movs	r2, #25
 80001ca:	4918      	ldr	r1, [pc, #96]	; (800022c <main+0xe0>)
 80001cc:	4813      	ldr	r0, [pc, #76]	; (800021c <main+0xd0>)
 80001ce:	f001 fcbe 	bl	8001b4e <HAL_UART_Transmit>
	      for(i=1; i<128; i++)
 80001d2:	79fb      	ldrb	r3, [r7, #7]
 80001d4:	3301      	adds	r3, #1
 80001d6:	71fb      	strb	r3, [r7, #7]
 80001d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	dad2      	bge.n	8000186 <main+0x3a>
	          }
	      }
	      HAL_UART_Transmit(&huart3, EndMSG, sizeof(EndMSG), 10000);
 80001e0:	f242 7310 	movw	r3, #10000	; 0x2710
 80001e4:	220b      	movs	r2, #11
 80001e6:	4912      	ldr	r1, [pc, #72]	; (8000230 <main+0xe4>)
 80001e8:	480c      	ldr	r0, [pc, #48]	; (800021c <main+0xd0>)
 80001ea:	f001 fcb0 	bl	8001b4e <HAL_UART_Transmit>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 80001ee:	2201      	movs	r2, #1
 80001f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f4:	480f      	ldr	r0, [pc, #60]	; (8000234 <main+0xe8>)
 80001f6:	f000 fd61 	bl	8000cbc <HAL_GPIO_WritePin>
	  	HAL_Delay(2500);
 80001fa:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80001fe:	f000 fad1 	bl	80007a4 <HAL_Delay>
	  	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000208:	480a      	ldr	r0, [pc, #40]	; (8000234 <main+0xe8>)
 800020a:	f000 fd57 	bl	8000cbc <HAL_GPIO_WritePin>
		HAL_Delay(2500);
 800020e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8000212:	f000 fac7 	bl	80007a4 <HAL_Delay>
	      HAL_UART_Transmit(&huart3, StartMSG, sizeof(StartMSG), 10000);
 8000216:	e7ac      	b.n	8000172 <main+0x26>
 8000218:	20000004 	.word	0x20000004
 800021c:	20000128 	.word	0x20000128
 8000220:	200000d4 	.word	0x200000d4
 8000224:	20000000 	.word	0x20000000
 8000228:	08002794 	.word	0x08002794
 800022c:	200000b8 	.word	0x200000b8
 8000230:	20000020 	.word	0x20000020
 8000234:	40011000 	.word	0x40011000

08000238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b090      	sub	sp, #64	; 0x40
 800023c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023e:	f107 0318 	add.w	r3, r7, #24
 8000242:	2228      	movs	r2, #40	; 0x28
 8000244:	2100      	movs	r1, #0
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fe16 	bl	8001e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	609a      	str	r2, [r3, #8]
 8000256:	60da      	str	r2, [r3, #12]
 8000258:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800025a:	2301      	movs	r3, #1
 800025c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800025e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000262:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000268:	2301      	movs	r3, #1
 800026a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026c:	2302      	movs	r3, #2
 800026e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000270:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000274:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000276:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800027a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027c:	f107 0318 	add.w	r3, r7, #24
 8000280:	4618      	mov	r0, r3
 8000282:	f000 fffd 	bl	8001280 <HAL_RCC_OscConfig>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800028c:	f000 f8ca 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000290:	230f      	movs	r3, #15
 8000292:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000294:	2302      	movs	r3, #2
 8000296:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800029c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002a2:	2300      	movs	r3, #0
 80002a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2102      	movs	r1, #2
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fa6a 	bl	8001784 <HAL_RCC_ClockConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002b6:	f000 f8b5 	bl	8000424 <Error_Handler>
  }
}
 80002ba:	bf00      	nop
 80002bc:	3740      	adds	r7, #64	; 0x40
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
	...

080002c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002c8:	4b12      	ldr	r3, [pc, #72]	; (8000314 <MX_I2C1_Init+0x50>)
 80002ca:	4a13      	ldr	r2, [pc, #76]	; (8000318 <MX_I2C1_Init+0x54>)
 80002cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002ce:	4b11      	ldr	r3, [pc, #68]	; (8000314 <MX_I2C1_Init+0x50>)
 80002d0:	4a12      	ldr	r2, [pc, #72]	; (800031c <MX_I2C1_Init+0x58>)
 80002d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <MX_I2C1_Init+0x50>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <MX_I2C1_Init+0x50>)
 80002dc:	2200      	movs	r2, #0
 80002de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <MX_I2C1_Init+0x50>)
 80002e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <MX_I2C1_Init+0x50>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <MX_I2C1_Init+0x50>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002f4:	4b07      	ldr	r3, [pc, #28]	; (8000314 <MX_I2C1_Init+0x50>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <MX_I2C1_Init+0x50>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000300:	4804      	ldr	r0, [pc, #16]	; (8000314 <MX_I2C1_Init+0x50>)
 8000302:	f000 fcf3 	bl	8000cec <HAL_I2C_Init>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800030c:	f000 f88a 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000310:	bf00      	nop
 8000312:	bd80      	pop	{r7, pc}
 8000314:	200000d4 	.word	0x200000d4
 8000318:	40005400 	.word	0x40005400
 800031c:	000186a0 	.word	0x000186a0

08000320 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000324:	4b11      	ldr	r3, [pc, #68]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000326:	4a12      	ldr	r2, [pc, #72]	; (8000370 <MX_USART3_UART_Init+0x50>)
 8000328:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800032a:	4b10      	ldr	r3, [pc, #64]	; (800036c <MX_USART3_UART_Init+0x4c>)
 800032c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000330:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000332:	4b0e      	ldr	r3, [pc, #56]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000334:	2200      	movs	r2, #0
 8000336:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000338:	4b0c      	ldr	r3, [pc, #48]	; (800036c <MX_USART3_UART_Init+0x4c>)
 800033a:	2200      	movs	r2, #0
 800033c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800033e:	4b0b      	ldr	r3, [pc, #44]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000340:	2200      	movs	r2, #0
 8000342:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000344:	4b09      	ldr	r3, [pc, #36]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000346:	220c      	movs	r2, #12
 8000348:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800034a:	4b08      	ldr	r3, [pc, #32]	; (800036c <MX_USART3_UART_Init+0x4c>)
 800034c:	2200      	movs	r2, #0
 800034e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000352:	2200      	movs	r2, #0
 8000354:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000356:	4805      	ldr	r0, [pc, #20]	; (800036c <MX_USART3_UART_Init+0x4c>)
 8000358:	f001 fbac 	bl	8001ab4 <HAL_UART_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000362:	f000 f85f 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	20000128 	.word	0x20000128
 8000370:	40004800 	.word	0x40004800

08000374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b088      	sub	sp, #32
 8000378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037a:	f107 0310 	add.w	r3, r7, #16
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000388:	4b24      	ldr	r3, [pc, #144]	; (800041c <MX_GPIO_Init+0xa8>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a23      	ldr	r2, [pc, #140]	; (800041c <MX_GPIO_Init+0xa8>)
 800038e:	f043 0310 	orr.w	r3, r3, #16
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b21      	ldr	r3, [pc, #132]	; (800041c <MX_GPIO_Init+0xa8>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f003 0310 	and.w	r3, r3, #16
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003a0:	4b1e      	ldr	r3, [pc, #120]	; (800041c <MX_GPIO_Init+0xa8>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a1d      	ldr	r2, [pc, #116]	; (800041c <MX_GPIO_Init+0xa8>)
 80003a6:	f043 0320 	orr.w	r3, r3, #32
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b1b      	ldr	r3, [pc, #108]	; (800041c <MX_GPIO_Init+0xa8>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0320 	and.w	r3, r3, #32
 80003b4:	60bb      	str	r3, [r7, #8]
 80003b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b8:	4b18      	ldr	r3, [pc, #96]	; (800041c <MX_GPIO_Init+0xa8>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a17      	ldr	r2, [pc, #92]	; (800041c <MX_GPIO_Init+0xa8>)
 80003be:	f043 0308 	orr.w	r3, r3, #8
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b15      	ldr	r3, [pc, #84]	; (800041c <MX_GPIO_Init+0xa8>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0308 	and.w	r3, r3, #8
 80003cc:	607b      	str	r3, [r7, #4]
 80003ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d0:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_GPIO_Init+0xa8>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a11      	ldr	r2, [pc, #68]	; (800041c <MX_GPIO_Init+0xa8>)
 80003d6:	f043 0304 	orr.w	r3, r3, #4
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b0f      	ldr	r3, [pc, #60]	; (800041c <MX_GPIO_Init+0xa8>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	603b      	str	r3, [r7, #0]
 80003e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ee:	480c      	ldr	r0, [pc, #48]	; (8000420 <MX_GPIO_Init+0xac>)
 80003f0:	f000 fc64 	bl	8000cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80003f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	2301      	movs	r3, #1
 80003fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000402:	2302      	movs	r3, #2
 8000404:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000406:	f107 0310 	add.w	r3, r7, #16
 800040a:	4619      	mov	r1, r3
 800040c:	4804      	ldr	r0, [pc, #16]	; (8000420 <MX_GPIO_Init+0xac>)
 800040e:	f000 fad1 	bl	80009b4 <HAL_GPIO_Init>

}
 8000412:	bf00      	nop
 8000414:	3720      	adds	r7, #32
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40021000 	.word	0x40021000
 8000420:	40011000 	.word	0x40011000

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	e7fe      	b.n	800042c <Error_Handler+0x8>
	...

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	b085      	sub	sp, #20
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000436:	4b15      	ldr	r3, [pc, #84]	; (800048c <HAL_MspInit+0x5c>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a14      	ldr	r2, [pc, #80]	; (800048c <HAL_MspInit+0x5c>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b12      	ldr	r3, [pc, #72]	; (800048c <HAL_MspInit+0x5c>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b0f      	ldr	r3, [pc, #60]	; (800048c <HAL_MspInit+0x5c>)
 8000450:	69db      	ldr	r3, [r3, #28]
 8000452:	4a0e      	ldr	r2, [pc, #56]	; (800048c <HAL_MspInit+0x5c>)
 8000454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000458:	61d3      	str	r3, [r2, #28]
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <HAL_MspInit+0x5c>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000466:	4b0a      	ldr	r3, [pc, #40]	; (8000490 <HAL_MspInit+0x60>)
 8000468:	685b      	ldr	r3, [r3, #4]
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	4a04      	ldr	r2, [pc, #16]	; (8000490 <HAL_MspInit+0x60>)
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000482:	bf00      	nop
 8000484:	3714      	adds	r7, #20
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	40021000 	.word	0x40021000
 8000490:	40010000 	.word	0x40010000

08000494 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08a      	sub	sp, #40	; 0x28
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049c:	f107 0314 	add.w	r3, r7, #20
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]
 80004a8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a1d      	ldr	r2, [pc, #116]	; (8000524 <HAL_I2C_MspInit+0x90>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d132      	bne.n	800051a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b4:	4b1c      	ldr	r3, [pc, #112]	; (8000528 <HAL_I2C_MspInit+0x94>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	4a1b      	ldr	r2, [pc, #108]	; (8000528 <HAL_I2C_MspInit+0x94>)
 80004ba:	f043 0308 	orr.w	r3, r3, #8
 80004be:	6193      	str	r3, [r2, #24]
 80004c0:	4b19      	ldr	r3, [pc, #100]	; (8000528 <HAL_I2C_MspInit+0x94>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	f003 0308 	and.w	r3, r3, #8
 80004c8:	613b      	str	r3, [r7, #16]
 80004ca:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80004cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80004d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004d2:	2312      	movs	r3, #18
 80004d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d6:	2303      	movs	r3, #3
 80004d8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	4619      	mov	r1, r3
 80004e0:	4812      	ldr	r0, [pc, #72]	; (800052c <HAL_I2C_MspInit+0x98>)
 80004e2:	f000 fa67 	bl	80009b4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80004e6:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_I2C_MspInit+0x9c>)
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	627b      	str	r3, [r7, #36]	; 0x24
 80004ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ee:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80004f2:	627b      	str	r3, [r7, #36]	; 0x24
 80004f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004f6:	f043 0302 	orr.w	r3, r3, #2
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
 80004fc:	4a0c      	ldr	r2, [pc, #48]	; (8000530 <HAL_I2C_MspInit+0x9c>)
 80004fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000500:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000502:	4b09      	ldr	r3, [pc, #36]	; (8000528 <HAL_I2C_MspInit+0x94>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	4a08      	ldr	r2, [pc, #32]	; (8000528 <HAL_I2C_MspInit+0x94>)
 8000508:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800050c:	61d3      	str	r3, [r2, #28]
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <HAL_I2C_MspInit+0x94>)
 8000510:	69db      	ldr	r3, [r3, #28]
 8000512:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800051a:	bf00      	nop
 800051c:	3728      	adds	r7, #40	; 0x28
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40005400 	.word	0x40005400
 8000528:	40021000 	.word	0x40021000
 800052c:	40010c00 	.word	0x40010c00
 8000530:	40010000 	.word	0x40010000

08000534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b088      	sub	sp, #32
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 0310 	add.w	r3, r7, #16
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a1c      	ldr	r2, [pc, #112]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d131      	bne.n	80005b8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000554:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <HAL_UART_MspInit+0x90>)
 8000556:	69db      	ldr	r3, [r3, #28]
 8000558:	4a1a      	ldr	r2, [pc, #104]	; (80005c4 <HAL_UART_MspInit+0x90>)
 800055a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800055e:	61d3      	str	r3, [r2, #28]
 8000560:	4b18      	ldr	r3, [pc, #96]	; (80005c4 <HAL_UART_MspInit+0x90>)
 8000562:	69db      	ldr	r3, [r3, #28]
 8000564:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000568:	60fb      	str	r3, [r7, #12]
 800056a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800056c:	4b15      	ldr	r3, [pc, #84]	; (80005c4 <HAL_UART_MspInit+0x90>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <HAL_UART_MspInit+0x90>)
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	6193      	str	r3, [r2, #24]
 8000578:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <HAL_UART_MspInit+0x90>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f003 0308 	and.w	r3, r3, #8
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000588:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800058a:	2302      	movs	r3, #2
 800058c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800058e:	2303      	movs	r3, #3
 8000590:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000592:	f107 0310 	add.w	r3, r7, #16
 8000596:	4619      	mov	r1, r3
 8000598:	480b      	ldr	r0, [pc, #44]	; (80005c8 <HAL_UART_MspInit+0x94>)
 800059a:	f000 fa0b 	bl	80009b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800059e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	4619      	mov	r1, r3
 80005b2:	4805      	ldr	r0, [pc, #20]	; (80005c8 <HAL_UART_MspInit+0x94>)
 80005b4:	f000 f9fe 	bl	80009b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80005b8:	bf00      	nop
 80005ba:	3720      	adds	r7, #32
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40004800 	.word	0x40004800
 80005c4:	40021000 	.word	0x40021000
 80005c8:	40010c00 	.word	0x40010c00

080005cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005d0:	e7fe      	b.n	80005d0 <NMI_Handler+0x4>

080005d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005d6:	e7fe      	b.n	80005d6 <HardFault_Handler+0x4>

080005d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005dc:	e7fe      	b.n	80005dc <MemManage_Handler+0x4>

080005de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005de:	b480      	push	{r7}
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005e2:	e7fe      	b.n	80005e2 <BusFault_Handler+0x4>

080005e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <UsageFault_Handler+0x4>

080005ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005ea:	b480      	push	{r7}
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr

080005f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000602:	b480      	push	{r7}
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr

0800060e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000612:	f000 f8ab 	bl	800076c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000624:	4a14      	ldr	r2, [pc, #80]	; (8000678 <_sbrk+0x5c>)
 8000626:	4b15      	ldr	r3, [pc, #84]	; (800067c <_sbrk+0x60>)
 8000628:	1ad3      	subs	r3, r2, r3
 800062a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000630:	4b13      	ldr	r3, [pc, #76]	; (8000680 <_sbrk+0x64>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d102      	bne.n	800063e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <_sbrk+0x64>)
 800063a:	4a12      	ldr	r2, [pc, #72]	; (8000684 <_sbrk+0x68>)
 800063c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <_sbrk+0x64>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4413      	add	r3, r2
 8000646:	693a      	ldr	r2, [r7, #16]
 8000648:	429a      	cmp	r2, r3
 800064a:	d207      	bcs.n	800065c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800064c:	f001 fbea 	bl	8001e24 <__errno>
 8000650:	4603      	mov	r3, r0
 8000652:	220c      	movs	r2, #12
 8000654:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000656:	f04f 33ff 	mov.w	r3, #4294967295
 800065a:	e009      	b.n	8000670 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <_sbrk+0x64>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000662:	4b07      	ldr	r3, [pc, #28]	; (8000680 <_sbrk+0x64>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	4a05      	ldr	r2, [pc, #20]	; (8000680 <_sbrk+0x64>)
 800066c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800066e:	68fb      	ldr	r3, [r7, #12]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3718      	adds	r7, #24
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20005000 	.word	0x20005000
 800067c:	00000400 	.word	0x00000400
 8000680:	2000016c 	.word	0x2000016c
 8000684:	20000188 	.word	0x20000188

08000688 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000696:	490d      	ldr	r1, [pc, #52]	; (80006cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000698:	4a0d      	ldr	r2, [pc, #52]	; (80006d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0a      	ldr	r2, [pc, #40]	; (80006d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006ac:	4c0a      	ldr	r4, [pc, #40]	; (80006d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006ba:	f7ff ffe5 	bl	8000688 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006be:	f001 fbb7 	bl	8001e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006c2:	f7ff fd43 	bl	800014c <main>
  bx lr
 80006c6:	4770      	bx	lr
  ldr r0, =_sdata
 80006c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006cc:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80006d0:	08002800 	.word	0x08002800
  ldr r2, =_sbss
 80006d4:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80006d8:	20000184 	.word	0x20000184

080006dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006dc:	e7fe      	b.n	80006dc <ADC1_2_IRQHandler>
	...

080006e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <HAL_Init+0x28>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a07      	ldr	r2, [pc, #28]	; (8000708 <HAL_Init+0x28>)
 80006ea:	f043 0310 	orr.w	r3, r3, #16
 80006ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f0:	2003      	movs	r0, #3
 80006f2:	f000 f92b 	bl	800094c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006f6:	200f      	movs	r0, #15
 80006f8:	f000 f808 	bl	800070c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006fc:	f7ff fe98 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40022000 	.word	0x40022000

0800070c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <HAL_InitTick+0x54>)
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	4b12      	ldr	r3, [pc, #72]	; (8000764 <HAL_InitTick+0x58>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	4619      	mov	r1, r3
 800071e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000722:	fbb3 f3f1 	udiv	r3, r3, r1
 8000726:	fbb2 f3f3 	udiv	r3, r2, r3
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f935 	bl	800099a <HAL_SYSTICK_Config>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	e00e      	b.n	8000758 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b0f      	cmp	r3, #15
 800073e:	d80a      	bhi.n	8000756 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000740:	2200      	movs	r2, #0
 8000742:	6879      	ldr	r1, [r7, #4]
 8000744:	f04f 30ff 	mov.w	r0, #4294967295
 8000748:	f000 f90b 	bl	8000962 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800074c:	4a06      	ldr	r2, [pc, #24]	; (8000768 <HAL_InitTick+0x5c>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000752:	2300      	movs	r3, #0
 8000754:	e000      	b.n	8000758 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000756:	2301      	movs	r3, #1
}
 8000758:	4618      	mov	r0, r3
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	2000002c 	.word	0x2000002c
 8000764:	20000034 	.word	0x20000034
 8000768:	20000030 	.word	0x20000030

0800076c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000770:	4b05      	ldr	r3, [pc, #20]	; (8000788 <HAL_IncTick+0x1c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	461a      	mov	r2, r3
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <HAL_IncTick+0x20>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4413      	add	r3, r2
 800077c:	4a03      	ldr	r2, [pc, #12]	; (800078c <HAL_IncTick+0x20>)
 800077e:	6013      	str	r3, [r2, #0]
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr
 8000788:	20000034 	.word	0x20000034
 800078c:	20000170 	.word	0x20000170

08000790 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  return uwTick;
 8000794:	4b02      	ldr	r3, [pc, #8]	; (80007a0 <HAL_GetTick+0x10>)
 8000796:	681b      	ldr	r3, [r3, #0]
}
 8000798:	4618      	mov	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr
 80007a0:	20000170 	.word	0x20000170

080007a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007ac:	f7ff fff0 	bl	8000790 <HAL_GetTick>
 80007b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007bc:	d005      	beq.n	80007ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007be:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <HAL_Delay+0x44>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	461a      	mov	r2, r3
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	4413      	add	r3, r2
 80007c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007ca:	bf00      	nop
 80007cc:	f7ff ffe0 	bl	8000790 <HAL_GetTick>
 80007d0:	4602      	mov	r2, r0
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d8f7      	bhi.n	80007cc <HAL_Delay+0x28>
  {
  }
}
 80007dc:	bf00      	nop
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000034 	.word	0x20000034

080007ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f003 0307 	and.w	r3, r3, #7
 80007fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007fc:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <__NVIC_SetPriorityGrouping+0x44>)
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000802:	68ba      	ldr	r2, [r7, #8]
 8000804:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000808:	4013      	ands	r3, r2
 800080a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000814:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800081c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800081e:	4a04      	ldr	r2, [pc, #16]	; (8000830 <__NVIC_SetPriorityGrouping+0x44>)
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	60d3      	str	r3, [r2, #12]
}
 8000824:	bf00      	nop
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <__NVIC_GetPriorityGrouping+0x18>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	0a1b      	lsrs	r3, r3, #8
 800083e:	f003 0307 	and.w	r3, r3, #7
}
 8000842:	4618      	mov	r0, r3
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	6039      	str	r1, [r7, #0]
 800085a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800085c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000860:	2b00      	cmp	r3, #0
 8000862:	db0a      	blt.n	800087a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	b2da      	uxtb	r2, r3
 8000868:	490c      	ldr	r1, [pc, #48]	; (800089c <__NVIC_SetPriority+0x4c>)
 800086a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086e:	0112      	lsls	r2, r2, #4
 8000870:	b2d2      	uxtb	r2, r2
 8000872:	440b      	add	r3, r1
 8000874:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000878:	e00a      	b.n	8000890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4908      	ldr	r1, [pc, #32]	; (80008a0 <__NVIC_SetPriority+0x50>)
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	f003 030f 	and.w	r3, r3, #15
 8000886:	3b04      	subs	r3, #4
 8000888:	0112      	lsls	r2, r2, #4
 800088a:	b2d2      	uxtb	r2, r2
 800088c:	440b      	add	r3, r1
 800088e:	761a      	strb	r2, [r3, #24]
}
 8000890:	bf00      	nop
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000e100 	.word	0xe000e100
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b089      	sub	sp, #36	; 0x24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	f1c3 0307 	rsb	r3, r3, #7
 80008be:	2b04      	cmp	r3, #4
 80008c0:	bf28      	it	cs
 80008c2:	2304      	movcs	r3, #4
 80008c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	3304      	adds	r3, #4
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	d902      	bls.n	80008d4 <NVIC_EncodePriority+0x30>
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	3b03      	subs	r3, #3
 80008d2:	e000      	b.n	80008d6 <NVIC_EncodePriority+0x32>
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d8:	f04f 32ff 	mov.w	r2, #4294967295
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	43da      	mvns	r2, r3
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	401a      	ands	r2, r3
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ec:	f04f 31ff 	mov.w	r1, #4294967295
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	fa01 f303 	lsl.w	r3, r1, r3
 80008f6:	43d9      	mvns	r1, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008fc:	4313      	orrs	r3, r2
         );
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3724      	adds	r7, #36	; 0x24
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr

08000908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3b01      	subs	r3, #1
 8000914:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000918:	d301      	bcc.n	800091e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800091a:	2301      	movs	r3, #1
 800091c:	e00f      	b.n	800093e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800091e:	4a0a      	ldr	r2, [pc, #40]	; (8000948 <SysTick_Config+0x40>)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	3b01      	subs	r3, #1
 8000924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000926:	210f      	movs	r1, #15
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	f7ff ff90 	bl	8000850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000930:	4b05      	ldr	r3, [pc, #20]	; (8000948 <SysTick_Config+0x40>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000936:	4b04      	ldr	r3, [pc, #16]	; (8000948 <SysTick_Config+0x40>)
 8000938:	2207      	movs	r2, #7
 800093a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	e000e010 	.word	0xe000e010

0800094c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ff49 	bl	80007ec <__NVIC_SetPriorityGrouping>
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000962:	b580      	push	{r7, lr}
 8000964:	b086      	sub	sp, #24
 8000966:	af00      	add	r7, sp, #0
 8000968:	4603      	mov	r3, r0
 800096a:	60b9      	str	r1, [r7, #8]
 800096c:	607a      	str	r2, [r7, #4]
 800096e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000974:	f7ff ff5e 	bl	8000834 <__NVIC_GetPriorityGrouping>
 8000978:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	68b9      	ldr	r1, [r7, #8]
 800097e:	6978      	ldr	r0, [r7, #20]
 8000980:	f7ff ff90 	bl	80008a4 <NVIC_EncodePriority>
 8000984:	4602      	mov	r2, r0
 8000986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800098a:	4611      	mov	r1, r2
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ff5f 	bl	8000850 <__NVIC_SetPriority>
}
 8000992:	bf00      	nop
 8000994:	3718      	adds	r7, #24
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffb0 	bl	8000908 <SysTick_Config>
 80009a8:	4603      	mov	r3, r0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b08b      	sub	sp, #44	; 0x2c
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009c2:	2300      	movs	r3, #0
 80009c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c6:	e169      	b.n	8000c9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009c8:	2201      	movs	r2, #1
 80009ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	69fa      	ldr	r2, [r7, #28]
 80009d8:	4013      	ands	r3, r2
 80009da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009dc:	69ba      	ldr	r2, [r7, #24]
 80009de:	69fb      	ldr	r3, [r7, #28]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	f040 8158 	bne.w	8000c96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	4a9a      	ldr	r2, [pc, #616]	; (8000c54 <HAL_GPIO_Init+0x2a0>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d05e      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
 80009f0:	4a98      	ldr	r2, [pc, #608]	; (8000c54 <HAL_GPIO_Init+0x2a0>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d875      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 80009f6:	4a98      	ldr	r2, [pc, #608]	; (8000c58 <HAL_GPIO_Init+0x2a4>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d058      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
 80009fc:	4a96      	ldr	r2, [pc, #600]	; (8000c58 <HAL_GPIO_Init+0x2a4>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d86f      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 8000a02:	4a96      	ldr	r2, [pc, #600]	; (8000c5c <HAL_GPIO_Init+0x2a8>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d052      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
 8000a08:	4a94      	ldr	r2, [pc, #592]	; (8000c5c <HAL_GPIO_Init+0x2a8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d869      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 8000a0e:	4a94      	ldr	r2, [pc, #592]	; (8000c60 <HAL_GPIO_Init+0x2ac>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d04c      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
 8000a14:	4a92      	ldr	r2, [pc, #584]	; (8000c60 <HAL_GPIO_Init+0x2ac>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d863      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 8000a1a:	4a92      	ldr	r2, [pc, #584]	; (8000c64 <HAL_GPIO_Init+0x2b0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d046      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
 8000a20:	4a90      	ldr	r2, [pc, #576]	; (8000c64 <HAL_GPIO_Init+0x2b0>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d85d      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 8000a26:	2b12      	cmp	r3, #18
 8000a28:	d82a      	bhi.n	8000a80 <HAL_GPIO_Init+0xcc>
 8000a2a:	2b12      	cmp	r3, #18
 8000a2c:	d859      	bhi.n	8000ae2 <HAL_GPIO_Init+0x12e>
 8000a2e:	a201      	add	r2, pc, #4	; (adr r2, 8000a34 <HAL_GPIO_Init+0x80>)
 8000a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a34:	08000aaf 	.word	0x08000aaf
 8000a38:	08000a89 	.word	0x08000a89
 8000a3c:	08000a9b 	.word	0x08000a9b
 8000a40:	08000add 	.word	0x08000add
 8000a44:	08000ae3 	.word	0x08000ae3
 8000a48:	08000ae3 	.word	0x08000ae3
 8000a4c:	08000ae3 	.word	0x08000ae3
 8000a50:	08000ae3 	.word	0x08000ae3
 8000a54:	08000ae3 	.word	0x08000ae3
 8000a58:	08000ae3 	.word	0x08000ae3
 8000a5c:	08000ae3 	.word	0x08000ae3
 8000a60:	08000ae3 	.word	0x08000ae3
 8000a64:	08000ae3 	.word	0x08000ae3
 8000a68:	08000ae3 	.word	0x08000ae3
 8000a6c:	08000ae3 	.word	0x08000ae3
 8000a70:	08000ae3 	.word	0x08000ae3
 8000a74:	08000ae3 	.word	0x08000ae3
 8000a78:	08000a91 	.word	0x08000a91
 8000a7c:	08000aa5 	.word	0x08000aa5
 8000a80:	4a79      	ldr	r2, [pc, #484]	; (8000c68 <HAL_GPIO_Init+0x2b4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d013      	beq.n	8000aae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a86:	e02c      	b.n	8000ae2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	623b      	str	r3, [r7, #32]
          break;
 8000a8e:	e029      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	3304      	adds	r3, #4
 8000a96:	623b      	str	r3, [r7, #32]
          break;
 8000a98:	e024      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	623b      	str	r3, [r7, #32]
          break;
 8000aa2:	e01f      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	330c      	adds	r3, #12
 8000aaa:	623b      	str	r3, [r7, #32]
          break;
 8000aac:	e01a      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d102      	bne.n	8000abc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	623b      	str	r3, [r7, #32]
          break;
 8000aba:	e013      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d105      	bne.n	8000ad0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	69fa      	ldr	r2, [r7, #28]
 8000acc:	611a      	str	r2, [r3, #16]
          break;
 8000ace:	e009      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	69fa      	ldr	r2, [r7, #28]
 8000ad8:	615a      	str	r2, [r3, #20]
          break;
 8000ada:	e003      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000adc:	2300      	movs	r3, #0
 8000ade:	623b      	str	r3, [r7, #32]
          break;
 8000ae0:	e000      	b.n	8000ae4 <HAL_GPIO_Init+0x130>
          break;
 8000ae2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	2bff      	cmp	r3, #255	; 0xff
 8000ae8:	d801      	bhi.n	8000aee <HAL_GPIO_Init+0x13a>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	e001      	b.n	8000af2 <HAL_GPIO_Init+0x13e>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3304      	adds	r3, #4
 8000af2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	2bff      	cmp	r3, #255	; 0xff
 8000af8:	d802      	bhi.n	8000b00 <HAL_GPIO_Init+0x14c>
 8000afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	e002      	b.n	8000b06 <HAL_GPIO_Init+0x152>
 8000b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b02:	3b08      	subs	r3, #8
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	210f      	movs	r1, #15
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	401a      	ands	r2, r3
 8000b18:	6a39      	ldr	r1, [r7, #32]
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b20:	431a      	orrs	r2, r3
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f000 80b1 	beq.w	8000c96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b34:	4b4d      	ldr	r3, [pc, #308]	; (8000c6c <HAL_GPIO_Init+0x2b8>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	4a4c      	ldr	r2, [pc, #304]	; (8000c6c <HAL_GPIO_Init+0x2b8>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b4a      	ldr	r3, [pc, #296]	; (8000c6c <HAL_GPIO_Init+0x2b8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b4c:	4a48      	ldr	r2, [pc, #288]	; (8000c70 <HAL_GPIO_Init+0x2bc>)
 8000b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b50:	089b      	lsrs	r3, r3, #2
 8000b52:	3302      	adds	r3, #2
 8000b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	220f      	movs	r2, #15
 8000b64:	fa02 f303 	lsl.w	r3, r2, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a40      	ldr	r2, [pc, #256]	; (8000c74 <HAL_GPIO_Init+0x2c0>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d013      	beq.n	8000ba0 <HAL_GPIO_Init+0x1ec>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a3f      	ldr	r2, [pc, #252]	; (8000c78 <HAL_GPIO_Init+0x2c4>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d00d      	beq.n	8000b9c <HAL_GPIO_Init+0x1e8>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a3e      	ldr	r2, [pc, #248]	; (8000c7c <HAL_GPIO_Init+0x2c8>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d007      	beq.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a3d      	ldr	r2, [pc, #244]	; (8000c80 <HAL_GPIO_Init+0x2cc>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d101      	bne.n	8000b94 <HAL_GPIO_Init+0x1e0>
 8000b90:	2303      	movs	r3, #3
 8000b92:	e006      	b.n	8000ba2 <HAL_GPIO_Init+0x1ee>
 8000b94:	2304      	movs	r3, #4
 8000b96:	e004      	b.n	8000ba2 <HAL_GPIO_Init+0x1ee>
 8000b98:	2302      	movs	r3, #2
 8000b9a:	e002      	b.n	8000ba2 <HAL_GPIO_Init+0x1ee>
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	e000      	b.n	8000ba2 <HAL_GPIO_Init+0x1ee>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ba4:	f002 0203 	and.w	r2, r2, #3
 8000ba8:	0092      	lsls	r2, r2, #2
 8000baa:	4093      	lsls	r3, r2
 8000bac:	68fa      	ldr	r2, [r7, #12]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bb2:	492f      	ldr	r1, [pc, #188]	; (8000c70 <HAL_GPIO_Init+0x2bc>)
 8000bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	3302      	adds	r3, #2
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d006      	beq.n	8000bda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bcc:	4b2d      	ldr	r3, [pc, #180]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	492c      	ldr	r1, [pc, #176]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	600b      	str	r3, [r1, #0]
 8000bd8:	e006      	b.n	8000be8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bda:	4b2a      	ldr	r3, [pc, #168]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	43db      	mvns	r3, r3
 8000be2:	4928      	ldr	r1, [pc, #160]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000be4:	4013      	ands	r3, r2
 8000be6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d006      	beq.n	8000c02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bf4:	4b23      	ldr	r3, [pc, #140]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bf6:	685a      	ldr	r2, [r3, #4]
 8000bf8:	4922      	ldr	r1, [pc, #136]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	604b      	str	r3, [r1, #4]
 8000c00:	e006      	b.n	8000c10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c02:	4b20      	ldr	r3, [pc, #128]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	491e      	ldr	r1, [pc, #120]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d006      	beq.n	8000c2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c1c:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	4918      	ldr	r1, [pc, #96]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	608b      	str	r3, [r1, #8]
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c2a:	4b16      	ldr	r3, [pc, #88]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c2c:	689a      	ldr	r2, [r3, #8]
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	43db      	mvns	r3, r3
 8000c32:	4914      	ldr	r1, [pc, #80]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c34:	4013      	ands	r3, r2
 8000c36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d021      	beq.n	8000c88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	490e      	ldr	r1, [pc, #56]	; (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	60cb      	str	r3, [r1, #12]
 8000c50:	e021      	b.n	8000c96 <HAL_GPIO_Init+0x2e2>
 8000c52:	bf00      	nop
 8000c54:	10320000 	.word	0x10320000
 8000c58:	10310000 	.word	0x10310000
 8000c5c:	10220000 	.word	0x10220000
 8000c60:	10210000 	.word	0x10210000
 8000c64:	10120000 	.word	0x10120000
 8000c68:	10110000 	.word	0x10110000
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	40010000 	.word	0x40010000
 8000c74:	40010800 	.word	0x40010800
 8000c78:	40010c00 	.word	0x40010c00
 8000c7c:	40011000 	.word	0x40011000
 8000c80:	40011400 	.word	0x40011400
 8000c84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <HAL_GPIO_Init+0x304>)
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	4909      	ldr	r1, [pc, #36]	; (8000cb8 <HAL_GPIO_Init+0x304>)
 8000c92:	4013      	ands	r3, r2
 8000c94:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	3301      	adds	r3, #1
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	f47f ae8e 	bne.w	80009c8 <HAL_GPIO_Init+0x14>
  }
}
 8000cac:	bf00      	nop
 8000cae:	bf00      	nop
 8000cb0:	372c      	adds	r7, #44	; 0x2c
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	40010400 	.word	0x40010400

08000cbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	807b      	strh	r3, [r7, #2]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ccc:	787b      	ldrb	r3, [r7, #1]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d003      	beq.n	8000cda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cd2:	887a      	ldrh	r2, [r7, #2]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cd8:	e003      	b.n	8000ce2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cda:	887b      	ldrh	r3, [r7, #2]
 8000cdc:	041a      	lsls	r2, r3, #16
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	611a      	str	r2, [r3, #16]
}
 8000ce2:	bf00      	nop
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr

08000cec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d101      	bne.n	8000cfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e12b      	b.n	8000f56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d106      	bne.n	8000d18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fbbe 	bl	8000494 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2224      	movs	r2, #36	; 0x24
 8000d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 0201 	bic.w	r2, r2, #1
 8000d2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000d50:	f000 fe6a 	bl	8001a28 <HAL_RCC_GetPCLK1Freq>
 8000d54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	4a81      	ldr	r2, [pc, #516]	; (8000f60 <HAL_I2C_Init+0x274>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d807      	bhi.n	8000d70 <HAL_I2C_Init+0x84>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	4a80      	ldr	r2, [pc, #512]	; (8000f64 <HAL_I2C_Init+0x278>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	bf94      	ite	ls
 8000d68:	2301      	movls	r3, #1
 8000d6a:	2300      	movhi	r3, #0
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	e006      	b.n	8000d7e <HAL_I2C_Init+0x92>
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4a7d      	ldr	r2, [pc, #500]	; (8000f68 <HAL_I2C_Init+0x27c>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	bf94      	ite	ls
 8000d78:	2301      	movls	r3, #1
 8000d7a:	2300      	movhi	r3, #0
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e0e7      	b.n	8000f56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4a78      	ldr	r2, [pc, #480]	; (8000f6c <HAL_I2C_Init+0x280>)
 8000d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8e:	0c9b      	lsrs	r3, r3, #18
 8000d90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	68ba      	ldr	r2, [r7, #8]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	4a6a      	ldr	r2, [pc, #424]	; (8000f60 <HAL_I2C_Init+0x274>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d802      	bhi.n	8000dc0 <HAL_I2C_Init+0xd4>
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	e009      	b.n	8000dd4 <HAL_I2C_Init+0xe8>
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000dc6:	fb02 f303 	mul.w	r3, r2, r3
 8000dca:	4a69      	ldr	r2, [pc, #420]	; (8000f70 <HAL_I2C_Init+0x284>)
 8000dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd0:	099b      	lsrs	r3, r3, #6
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	430b      	orrs	r3, r1
 8000dda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000de6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	495c      	ldr	r1, [pc, #368]	; (8000f60 <HAL_I2C_Init+0x274>)
 8000df0:	428b      	cmp	r3, r1
 8000df2:	d819      	bhi.n	8000e28 <HAL_I2C_Init+0x13c>
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	1e59      	subs	r1, r3, #1
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e02:	1c59      	adds	r1, r3, #1
 8000e04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000e08:	400b      	ands	r3, r1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d00a      	beq.n	8000e24 <HAL_I2C_Init+0x138>
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	1e59      	subs	r1, r3, #1
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e22:	e051      	b.n	8000ec8 <HAL_I2C_Init+0x1dc>
 8000e24:	2304      	movs	r3, #4
 8000e26:	e04f      	b.n	8000ec8 <HAL_I2C_Init+0x1dc>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d111      	bne.n	8000e54 <HAL_I2C_Init+0x168>
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	1e58      	subs	r0, r3, #1
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6859      	ldr	r1, [r3, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	440b      	add	r3, r1
 8000e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	bf0c      	ite	eq
 8000e4c:	2301      	moveq	r3, #1
 8000e4e:	2300      	movne	r3, #0
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	e012      	b.n	8000e7a <HAL_I2C_Init+0x18e>
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	1e58      	subs	r0, r3, #1
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6859      	ldr	r1, [r3, #4]
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	440b      	add	r3, r1
 8000e62:	0099      	lsls	r1, r3, #2
 8000e64:	440b      	add	r3, r1
 8000e66:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	bf0c      	ite	eq
 8000e74:	2301      	moveq	r3, #1
 8000e76:	2300      	movne	r3, #0
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_I2C_Init+0x196>
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e022      	b.n	8000ec8 <HAL_I2C_Init+0x1dc>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10e      	bne.n	8000ea8 <HAL_I2C_Init+0x1bc>
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	1e58      	subs	r0, r3, #1
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6859      	ldr	r1, [r3, #4]
 8000e92:	460b      	mov	r3, r1
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	440b      	add	r3, r1
 8000e98:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ea6:	e00f      	b.n	8000ec8 <HAL_I2C_Init+0x1dc>
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	1e58      	subs	r0, r3, #1
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6859      	ldr	r1, [r3, #4]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	440b      	add	r3, r1
 8000eb6:	0099      	lsls	r1, r3, #2
 8000eb8:	440b      	add	r3, r1
 8000eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ec4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	6809      	ldr	r1, [r1, #0]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	69da      	ldr	r2, [r3, #28]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6a1b      	ldr	r3, [r3, #32]
 8000ee2:	431a      	orrs	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000ef6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	6911      	ldr	r1, [r2, #16]
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68d2      	ldr	r2, [r2, #12]
 8000f02:	4311      	orrs	r1, r2
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	6812      	ldr	r2, [r2, #0]
 8000f08:	430b      	orrs	r3, r1
 8000f0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	695a      	ldr	r2, [r3, #20]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	430a      	orrs	r2, r1
 8000f26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f042 0201 	orr.w	r2, r2, #1
 8000f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2220      	movs	r2, #32
 8000f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	000186a0 	.word	0x000186a0
 8000f64:	001e847f 	.word	0x001e847f
 8000f68:	003d08ff 	.word	0x003d08ff
 8000f6c:	431bde83 	.word	0x431bde83
 8000f70:	10624dd3 	.word	0x10624dd3

08000f74 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	; 0x28
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	607a      	str	r2, [r7, #4]
 8000f7e:	603b      	str	r3, [r7, #0]
 8000f80:	460b      	mov	r3, r1
 8000f82:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff fc04 	bl	8000790 <HAL_GetTick>
 8000f88:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b20      	cmp	r3, #32
 8000f98:	f040 8111 	bne.w	80011be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2319      	movs	r3, #25
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4988      	ldr	r1, [pc, #544]	; (80011c8 <HAL_I2C_IsDeviceReady+0x254>)
 8000fa6:	68f8      	ldr	r0, [r7, #12]
 8000fa8:	f000 f912 	bl	80011d0 <I2C_WaitOnFlagUntilTimeout>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	e104      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d101      	bne.n	8000fc4 <HAL_I2C_IsDeviceReady+0x50>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e0fd      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d007      	beq.n	8000fea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f042 0201 	orr.w	r2, r2, #1
 8000fe8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000ff8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2224      	movs	r2, #36	; 0x24
 8000ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2200      	movs	r2, #0
 8001006:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4a70      	ldr	r2, [pc, #448]	; (80011cc <HAL_I2C_IsDeviceReady+0x258>)
 800100c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800101c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	2200      	movs	r2, #0
 8001026:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 f8d0 	bl	80011d0 <I2C_WaitOnFlagUntilTimeout>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d00d      	beq.n	8001052 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001044:	d103      	bne.n	800104e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f44f 7200 	mov.w	r2, #512	; 0x200
 800104c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e0b6      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001052:	897b      	ldrh	r3, [r7, #10]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	461a      	mov	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001060:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001062:	f7ff fb95 	bl	8000790 <HAL_GetTick>
 8001066:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b02      	cmp	r3, #2
 8001074:	bf0c      	ite	eq
 8001076:	2301      	moveq	r3, #1
 8001078:	2300      	movne	r3, #0
 800107a:	b2db      	uxtb	r3, r3
 800107c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800108c:	bf0c      	ite	eq
 800108e:	2301      	moveq	r3, #1
 8001090:	2300      	movne	r3, #0
 8001092:	b2db      	uxtb	r3, r3
 8001094:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001096:	e025      	b.n	80010e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001098:	f7ff fb7a 	bl	8000790 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d302      	bcc.n	80010ae <HAL_I2C_IsDeviceReady+0x13a>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d103      	bne.n	80010b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	22a0      	movs	r2, #160	; 0xa0
 80010b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	bf0c      	ite	eq
 80010c4:	2301      	moveq	r3, #1
 80010c6:	2300      	movne	r3, #0
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010da:	bf0c      	ite	eq
 80010dc:	2301      	moveq	r3, #1
 80010de:	2300      	movne	r3, #0
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2ba0      	cmp	r3, #160	; 0xa0
 80010ee:	d005      	beq.n	80010fc <HAL_I2C_IsDeviceReady+0x188>
 80010f0:	7dfb      	ldrb	r3, [r7, #23]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <HAL_I2C_IsDeviceReady+0x188>
 80010f6:	7dbb      	ldrb	r3, [r7, #22]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0cd      	beq.n	8001098 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2220      	movs	r2, #32
 8001100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b02      	cmp	r3, #2
 8001110:	d129      	bne.n	8001166 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001120:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2319      	movs	r3, #25
 800113e:	2201      	movs	r2, #1
 8001140:	4921      	ldr	r1, [pc, #132]	; (80011c8 <HAL_I2C_IsDeviceReady+0x254>)
 8001142:	68f8      	ldr	r0, [r7, #12]
 8001144:	f000 f844 	bl	80011d0 <I2C_WaitOnFlagUntilTimeout>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e036      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2220      	movs	r2, #32
 8001156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	e02c      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001174:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800117e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2319      	movs	r3, #25
 8001186:	2201      	movs	r2, #1
 8001188:	490f      	ldr	r1, [pc, #60]	; (80011c8 <HAL_I2C_IsDeviceReady+0x254>)
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f000 f820 	bl	80011d0 <I2C_WaitOnFlagUntilTimeout>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e012      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	3301      	adds	r3, #1
 800119e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	f4ff af32 	bcc.w	800100e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2220      	movs	r2, #32
 80011ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80011be:	2302      	movs	r3, #2
  }
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3720      	adds	r7, #32
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	00100002 	.word	0x00100002
 80011cc:	ffff0000 	.word	0xffff0000

080011d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	4613      	mov	r3, r2
 80011de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011e0:	e025      	b.n	800122e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011e8:	d021      	beq.n	800122e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011ea:	f7ff fad1 	bl	8000790 <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d302      	bcc.n	8001200 <I2C_WaitOnFlagUntilTimeout+0x30>
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d116      	bne.n	800122e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2200      	movs	r2, #0
 8001204:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2220      	movs	r2, #32
 800120a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	f043 0220 	orr.w	r2, r3, #32
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e023      	b.n	8001276 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	0c1b      	lsrs	r3, r3, #16
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b01      	cmp	r3, #1
 8001236:	d10d      	bne.n	8001254 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	43da      	mvns	r2, r3
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	4013      	ands	r3, r2
 8001244:	b29b      	uxth	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	bf0c      	ite	eq
 800124a:	2301      	moveq	r3, #1
 800124c:	2300      	movne	r3, #0
 800124e:	b2db      	uxtb	r3, r3
 8001250:	461a      	mov	r2, r3
 8001252:	e00c      	b.n	800126e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	43da      	mvns	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	4013      	ands	r3, r2
 8001260:	b29b      	uxth	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	bf0c      	ite	eq
 8001266:	2301      	moveq	r3, #1
 8001268:	2300      	movne	r3, #0
 800126a:	b2db      	uxtb	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	429a      	cmp	r2, r3
 8001272:	d0b6      	beq.n	80011e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e272      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 8087 	beq.w	80013ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012a0:	4b92      	ldr	r3, [pc, #584]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	d00c      	beq.n	80012c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012ac:	4b8f      	ldr	r3, [pc, #572]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 030c 	and.w	r3, r3, #12
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	d112      	bne.n	80012de <HAL_RCC_OscConfig+0x5e>
 80012b8:	4b8c      	ldr	r3, [pc, #560]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c4:	d10b      	bne.n	80012de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c6:	4b89      	ldr	r3, [pc, #548]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d06c      	beq.n	80013ac <HAL_RCC_OscConfig+0x12c>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d168      	bne.n	80013ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e24c      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e6:	d106      	bne.n	80012f6 <HAL_RCC_OscConfig+0x76>
 80012e8:	4b80      	ldr	r3, [pc, #512]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a7f      	ldr	r2, [pc, #508]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80012ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f2:	6013      	str	r3, [r2, #0]
 80012f4:	e02e      	b.n	8001354 <HAL_RCC_OscConfig+0xd4>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10c      	bne.n	8001318 <HAL_RCC_OscConfig+0x98>
 80012fe:	4b7b      	ldr	r3, [pc, #492]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a7a      	ldr	r2, [pc, #488]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001304:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001308:	6013      	str	r3, [r2, #0]
 800130a:	4b78      	ldr	r3, [pc, #480]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a77      	ldr	r2, [pc, #476]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001310:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	e01d      	b.n	8001354 <HAL_RCC_OscConfig+0xd4>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001320:	d10c      	bne.n	800133c <HAL_RCC_OscConfig+0xbc>
 8001322:	4b72      	ldr	r3, [pc, #456]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a71      	ldr	r2, [pc, #452]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	4b6f      	ldr	r3, [pc, #444]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a6e      	ldr	r2, [pc, #440]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e00b      	b.n	8001354 <HAL_RCC_OscConfig+0xd4>
 800133c:	4b6b      	ldr	r3, [pc, #428]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a6a      	ldr	r2, [pc, #424]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001346:	6013      	str	r3, [r2, #0]
 8001348:	4b68      	ldr	r3, [pc, #416]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a67      	ldr	r2, [pc, #412]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 800134e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001352:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d013      	beq.n	8001384 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fa18 	bl	8000790 <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001364:	f7ff fa14 	bl	8000790 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b64      	cmp	r3, #100	; 0x64
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e200      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001376:	4b5d      	ldr	r3, [pc, #372]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0f0      	beq.n	8001364 <HAL_RCC_OscConfig+0xe4>
 8001382:	e014      	b.n	80013ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7ff fa04 	bl	8000790 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800138c:	f7ff fa00 	bl	8000790 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b64      	cmp	r3, #100	; 0x64
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e1ec      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800139e:	4b53      	ldr	r3, [pc, #332]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f0      	bne.n	800138c <HAL_RCC_OscConfig+0x10c>
 80013aa:	e000      	b.n	80013ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d063      	beq.n	8001482 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013ba:	4b4c      	ldr	r3, [pc, #304]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 030c 	and.w	r3, r3, #12
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013c6:	4b49      	ldr	r3, [pc, #292]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	d11c      	bne.n	800140c <HAL_RCC_OscConfig+0x18c>
 80013d2:	4b46      	ldr	r3, [pc, #280]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d116      	bne.n	800140c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013de:	4b43      	ldr	r3, [pc, #268]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d005      	beq.n	80013f6 <HAL_RCC_OscConfig+0x176>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d001      	beq.n	80013f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e1c0      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f6:	4b3d      	ldr	r3, [pc, #244]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4939      	ldr	r1, [pc, #228]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001406:	4313      	orrs	r3, r2
 8001408:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140a:	e03a      	b.n	8001482 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d020      	beq.n	8001456 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001414:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <HAL_RCC_OscConfig+0x270>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141a:	f7ff f9b9 	bl	8000790 <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001422:	f7ff f9b5 	bl	8000790 <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e1a1      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001434:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f0      	beq.n	8001422 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001440:	4b2a      	ldr	r3, [pc, #168]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	4927      	ldr	r1, [pc, #156]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001450:	4313      	orrs	r3, r2
 8001452:	600b      	str	r3, [r1, #0]
 8001454:	e015      	b.n	8001482 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001456:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <HAL_RCC_OscConfig+0x270>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145c:	f7ff f998 	bl	8000790 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001464:	f7ff f994 	bl	8000790 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e180      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001476:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	2b00      	cmp	r3, #0
 800148c:	d03a      	beq.n	8001504 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d019      	beq.n	80014ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001496:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <HAL_RCC_OscConfig+0x274>)
 8001498:	2201      	movs	r2, #1
 800149a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149c:	f7ff f978 	bl	8000790 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014a4:	f7ff f974 	bl	8000790 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e160      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <HAL_RCC_OscConfig+0x26c>)
 80014b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0f0      	beq.n	80014a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014c2:	2001      	movs	r0, #1
 80014c4:	f000 fad8 	bl	8001a78 <RCC_Delay>
 80014c8:	e01c      	b.n	8001504 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ca:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <HAL_RCC_OscConfig+0x274>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d0:	f7ff f95e 	bl	8000790 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d6:	e00f      	b.n	80014f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d8:	f7ff f95a 	bl	8000790 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d908      	bls.n	80014f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e146      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	42420000 	.word	0x42420000
 80014f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f8:	4b92      	ldr	r3, [pc, #584]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d1e9      	bne.n	80014d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	2b00      	cmp	r3, #0
 800150e:	f000 80a6 	beq.w	800165e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001516:	4b8b      	ldr	r3, [pc, #556]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d10d      	bne.n	800153e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001522:	4b88      	ldr	r3, [pc, #544]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	4a87      	ldr	r2, [pc, #540]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152c:	61d3      	str	r3, [r2, #28]
 800152e:	4b85      	ldr	r3, [pc, #532]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800153a:	2301      	movs	r3, #1
 800153c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153e:	4b82      	ldr	r3, [pc, #520]	; (8001748 <HAL_RCC_OscConfig+0x4c8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001546:	2b00      	cmp	r3, #0
 8001548:	d118      	bne.n	800157c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800154a:	4b7f      	ldr	r3, [pc, #508]	; (8001748 <HAL_RCC_OscConfig+0x4c8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a7e      	ldr	r2, [pc, #504]	; (8001748 <HAL_RCC_OscConfig+0x4c8>)
 8001550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001556:	f7ff f91b 	bl	8000790 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800155e:	f7ff f917 	bl	8000790 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b64      	cmp	r3, #100	; 0x64
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e103      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001570:	4b75      	ldr	r3, [pc, #468]	; (8001748 <HAL_RCC_OscConfig+0x4c8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d106      	bne.n	8001592 <HAL_RCC_OscConfig+0x312>
 8001584:	4b6f      	ldr	r3, [pc, #444]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	4a6e      	ldr	r2, [pc, #440]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	6213      	str	r3, [r2, #32]
 8001590:	e02d      	b.n	80015ee <HAL_RCC_OscConfig+0x36e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x334>
 800159a:	4b6a      	ldr	r3, [pc, #424]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4a69      	ldr	r2, [pc, #420]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015a0:	f023 0301 	bic.w	r3, r3, #1
 80015a4:	6213      	str	r3, [r2, #32]
 80015a6:	4b67      	ldr	r3, [pc, #412]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	4a66      	ldr	r2, [pc, #408]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	f023 0304 	bic.w	r3, r3, #4
 80015b0:	6213      	str	r3, [r2, #32]
 80015b2:	e01c      	b.n	80015ee <HAL_RCC_OscConfig+0x36e>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	2b05      	cmp	r3, #5
 80015ba:	d10c      	bne.n	80015d6 <HAL_RCC_OscConfig+0x356>
 80015bc:	4b61      	ldr	r3, [pc, #388]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015be:	6a1b      	ldr	r3, [r3, #32]
 80015c0:	4a60      	ldr	r2, [pc, #384]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6213      	str	r3, [r2, #32]
 80015c8:	4b5e      	ldr	r3, [pc, #376]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	4a5d      	ldr	r2, [pc, #372]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	6213      	str	r3, [r2, #32]
 80015d4:	e00b      	b.n	80015ee <HAL_RCC_OscConfig+0x36e>
 80015d6:	4b5b      	ldr	r3, [pc, #364]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	4a5a      	ldr	r2, [pc, #360]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015dc:	f023 0301 	bic.w	r3, r3, #1
 80015e0:	6213      	str	r3, [r2, #32]
 80015e2:	4b58      	ldr	r3, [pc, #352]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	4a57      	ldr	r2, [pc, #348]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	f023 0304 	bic.w	r3, r3, #4
 80015ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d015      	beq.n	8001622 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff f8cb 	bl	8000790 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fc:	e00a      	b.n	8001614 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fe:	f7ff f8c7 	bl	8000790 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	f241 3288 	movw	r2, #5000	; 0x1388
 800160c:	4293      	cmp	r3, r2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e0b1      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001614:	4b4b      	ldr	r3, [pc, #300]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0ee      	beq.n	80015fe <HAL_RCC_OscConfig+0x37e>
 8001620:	e014      	b.n	800164c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001622:	f7ff f8b5 	bl	8000790 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001628:	e00a      	b.n	8001640 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800162a:	f7ff f8b1 	bl	8000790 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	f241 3288 	movw	r2, #5000	; 0x1388
 8001638:	4293      	cmp	r3, r2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e09b      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001640:	4b40      	ldr	r3, [pc, #256]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001642:	6a1b      	ldr	r3, [r3, #32]
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1ee      	bne.n	800162a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d105      	bne.n	800165e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001652:	4b3c      	ldr	r3, [pc, #240]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4a3b      	ldr	r2, [pc, #236]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 8001658:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800165c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	2b00      	cmp	r3, #0
 8001664:	f000 8087 	beq.w	8001776 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001668:	4b36      	ldr	r3, [pc, #216]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f003 030c 	and.w	r3, r3, #12
 8001670:	2b08      	cmp	r3, #8
 8001672:	d061      	beq.n	8001738 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	69db      	ldr	r3, [r3, #28]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d146      	bne.n	800170a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167c:	4b33      	ldr	r3, [pc, #204]	; (800174c <HAL_RCC_OscConfig+0x4cc>)
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001682:	f7ff f885 	bl	8000790 <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800168a:	f7ff f881 	bl	8000790 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e06d      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800169c:	4b29      	ldr	r3, [pc, #164]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f0      	bne.n	800168a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b0:	d108      	bne.n	80016c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016b2:	4b24      	ldr	r3, [pc, #144]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	4921      	ldr	r1, [pc, #132]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016c4:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a19      	ldr	r1, [r3, #32]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	430b      	orrs	r3, r1
 80016d6:	491b      	ldr	r1, [pc, #108]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <HAL_RCC_OscConfig+0x4cc>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff f855 	bl	8000790 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff f851 	bl	8000790 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e03d      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016fc:	4b11      	ldr	r3, [pc, #68]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0f0      	beq.n	80016ea <HAL_RCC_OscConfig+0x46a>
 8001708:	e035      	b.n	8001776 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <HAL_RCC_OscConfig+0x4cc>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff f83e 	bl	8000790 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff f83a 	bl	8000790 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e026      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_RCC_OscConfig+0x4c4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x498>
 8001736:	e01e      	b.n	8001776 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d107      	bne.n	8001750 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e019      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
 8001744:	40021000 	.word	0x40021000
 8001748:	40007000 	.word	0x40007000
 800174c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <HAL_RCC_OscConfig+0x500>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	429a      	cmp	r2, r3
 8001762:	d106      	bne.n	8001772 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176e:	429a      	cmp	r2, r3
 8001770:	d001      	beq.n	8001776 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40021000 	.word	0x40021000

08001784 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e0d0      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001798:	4b6a      	ldr	r3, [pc, #424]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d910      	bls.n	80017c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017a6:	4b67      	ldr	r3, [pc, #412]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 0207 	bic.w	r2, r3, #7
 80017ae:	4965      	ldr	r1, [pc, #404]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b6:	4b63      	ldr	r3, [pc, #396]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d001      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e0b8      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d020      	beq.n	8001816 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e0:	4b59      	ldr	r3, [pc, #356]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	4a58      	ldr	r2, [pc, #352]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80017e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0308 	and.w	r3, r3, #8
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	4a52      	ldr	r2, [pc, #328]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80017fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001802:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001804:	4b50      	ldr	r3, [pc, #320]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	494d      	ldr	r1, [pc, #308]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	4313      	orrs	r3, r2
 8001814:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	d040      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182a:	4b47      	ldr	r3, [pc, #284]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d115      	bne.n	8001862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e07f      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d107      	bne.n	8001852 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001842:	4b41      	ldr	r3, [pc, #260]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d109      	bne.n	8001862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e073      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001852:	4b3d      	ldr	r3, [pc, #244]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e06b      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001862:	4b39      	ldr	r3, [pc, #228]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f023 0203 	bic.w	r2, r3, #3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	4936      	ldr	r1, [pc, #216]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001874:	f7fe ff8c 	bl	8000790 <HAL_GetTick>
 8001878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	e00a      	b.n	8001892 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187c:	f7fe ff88 	bl	8000790 <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	f241 3288 	movw	r2, #5000	; 0x1388
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e053      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001892:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 020c 	and.w	r2, r3, #12
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d1eb      	bne.n	800187c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018a4:	4b27      	ldr	r3, [pc, #156]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d210      	bcs.n	80018d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	4b24      	ldr	r3, [pc, #144]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 0207 	bic.w	r2, r3, #7
 80018ba:	4922      	ldr	r1, [pc, #136]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	4313      	orrs	r3, r2
 80018c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b20      	ldr	r3, [pc, #128]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e032      	b.n	800193a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4916      	ldr	r1, [pc, #88]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d009      	beq.n	8001912 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	691b      	ldr	r3, [r3, #16]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	490e      	ldr	r1, [pc, #56]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 800190e:	4313      	orrs	r3, r2
 8001910:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001912:	f000 f821 	bl	8001958 <HAL_RCC_GetSysClockFreq>
 8001916:	4602      	mov	r2, r0
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_ClockConfig+0x1c4>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	091b      	lsrs	r3, r3, #4
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	490a      	ldr	r1, [pc, #40]	; (800194c <HAL_RCC_ClockConfig+0x1c8>)
 8001924:	5ccb      	ldrb	r3, [r1, r3]
 8001926:	fa22 f303 	lsr.w	r3, r2, r3
 800192a:	4a09      	ldr	r2, [pc, #36]	; (8001950 <HAL_RCC_ClockConfig+0x1cc>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <HAL_RCC_ClockConfig+0x1d0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe feea 	bl	800070c <HAL_InitTick>

  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40022000 	.word	0x40022000
 8001948:	40021000 	.word	0x40021000
 800194c:	080027ac 	.word	0x080027ac
 8001950:	2000002c 	.word	0x2000002c
 8001954:	20000030 	.word	0x20000030

08001958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001958:	b490      	push	{r4, r7}
 800195a:	b08a      	sub	sp, #40	; 0x28
 800195c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800195e:	4b29      	ldr	r3, [pc, #164]	; (8001a04 <HAL_RCC_GetSysClockFreq+0xac>)
 8001960:	1d3c      	adds	r4, r7, #4
 8001962:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001964:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001968:	f240 2301 	movw	r3, #513	; 0x201
 800196c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800197e:	2300      	movs	r3, #0
 8001980:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001982:	4b21      	ldr	r3, [pc, #132]	; (8001a08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b04      	cmp	r3, #4
 8001990:	d002      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x40>
 8001992:	2b08      	cmp	r3, #8
 8001994:	d003      	beq.n	800199e <HAL_RCC_GetSysClockFreq+0x46>
 8001996:	e02b      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xb4>)
 800199a:	623b      	str	r3, [r7, #32]
      break;
 800199c:	e02b      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	0c9b      	lsrs	r3, r3, #18
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	3328      	adds	r3, #40	; 0x28
 80019a8:	443b      	add	r3, r7
 80019aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019ae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d012      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019ba:	4b13      	ldr	r3, [pc, #76]	; (8001a08 <HAL_RCC_GetSysClockFreq+0xb0>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	0c5b      	lsrs	r3, r3, #17
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	3328      	adds	r3, #40	; 0x28
 80019c6:	443b      	add	r3, r7
 80019c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80019cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	4a0e      	ldr	r2, [pc, #56]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xb4>)
 80019d2:	fb03 f202 	mul.w	r2, r3, r2
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
 80019de:	e004      	b.n	80019ea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	4a0b      	ldr	r2, [pc, #44]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	623b      	str	r3, [r7, #32]
      break;
 80019ee:	e002      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xb4>)
 80019f2:	623b      	str	r3, [r7, #32]
      break;
 80019f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019f6:	6a3b      	ldr	r3, [r7, #32]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3728      	adds	r7, #40	; 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc90      	pop	{r4, r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	0800279c 	.word	0x0800279c
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	007a1200 	.word	0x007a1200
 8001a10:	003d0900 	.word	0x003d0900

08001a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a18:	4b02      	ldr	r3, [pc, #8]	; (8001a24 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	2000002c 	.word	0x2000002c

08001a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a2c:	f7ff fff2 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a30:	4602      	mov	r2, r0
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	0a1b      	lsrs	r3, r3, #8
 8001a38:	f003 0307 	and.w	r3, r3, #7
 8001a3c:	4903      	ldr	r1, [pc, #12]	; (8001a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a3e:	5ccb      	ldrb	r3, [r1, r3]
 8001a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	080027bc 	.word	0x080027bc

08001a50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a54:	f7ff ffde 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	0adb      	lsrs	r3, r3, #11
 8001a60:	f003 0307 	and.w	r3, r3, #7
 8001a64:	4903      	ldr	r1, [pc, #12]	; (8001a74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a66:	5ccb      	ldrb	r3, [r1, r3]
 8001a68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40021000 	.word	0x40021000
 8001a74:	080027bc 	.word	0x080027bc

08001a78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <RCC_Delay+0x34>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0a      	ldr	r2, [pc, #40]	; (8001ab0 <RCC_Delay+0x38>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	0a5b      	lsrs	r3, r3, #9
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a94:	bf00      	nop
  }
  while (Delay --);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1e5a      	subs	r2, r3, #1
 8001a9a:	60fa      	str	r2, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f9      	bne.n	8001a94 <RCC_Delay+0x1c>
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	2000002c 	.word	0x2000002c
 8001ab0:	10624dd3 	.word	0x10624dd3

08001ab4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e03f      	b.n	8001b46 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d106      	bne.n	8001ae0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7fe fd2a 	bl	8000534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2224      	movs	r2, #36	; 0x24
 8001ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68da      	ldr	r2, [r3, #12]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001af6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f905 	bl	8001d08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	695a      	ldr	r2, [r3, #20]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68da      	ldr	r2, [r3, #12]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2220      	movs	r2, #32
 8001b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b08a      	sub	sp, #40	; 0x28
 8001b52:	af02      	add	r7, sp, #8
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	603b      	str	r3, [r7, #0]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b20      	cmp	r3, #32
 8001b6c:	d17c      	bne.n	8001c68 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d002      	beq.n	8001b7a <HAL_UART_Transmit+0x2c>
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e075      	b.n	8001c6a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_UART_Transmit+0x3e>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e06e      	b.n	8001c6a <HAL_UART_Transmit+0x11c>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2200      	movs	r2, #0
 8001b98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2221      	movs	r2, #33	; 0x21
 8001b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ba2:	f7fe fdf5 	bl	8000790 <HAL_GetTick>
 8001ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	88fa      	ldrh	r2, [r7, #6]
 8001bac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	88fa      	ldrh	r2, [r7, #6]
 8001bb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bbc:	d108      	bne.n	8001bd0 <HAL_UART_Transmit+0x82>
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d104      	bne.n	8001bd0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	e003      	b.n	8001bd8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001be0:	e02a      	b.n	8001c38 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	2200      	movs	r2, #0
 8001bea:	2180      	movs	r1, #128	; 0x80
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f000 f840 	bl	8001c72 <UART_WaitOnFlagUntilTimeout>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e036      	b.n	8001c6a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10b      	bne.n	8001c1a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	3302      	adds	r3, #2
 8001c16:	61bb      	str	r3, [r7, #24]
 8001c18:	e007      	b.n	8001c2a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	3301      	adds	r3, #1
 8001c28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	3b01      	subs	r3, #1
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1cf      	bne.n	8001be2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2140      	movs	r1, #64	; 0x40
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 f810 	bl	8001c72 <UART_WaitOnFlagUntilTimeout>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e006      	b.n	8001c6a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2220      	movs	r2, #32
 8001c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001c64:	2300      	movs	r3, #0
 8001c66:	e000      	b.n	8001c6a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001c68:	2302      	movs	r3, #2
  }
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b084      	sub	sp, #16
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	603b      	str	r3, [r7, #0]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c82:	e02c      	b.n	8001cde <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8a:	d028      	beq.n	8001cde <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d007      	beq.n	8001ca2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c92:	f7fe fd7d 	bl	8000790 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d21d      	bcs.n	8001cde <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001cb0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	695a      	ldr	r2, [r3, #20]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0201 	bic.w	r2, r2, #1
 8001cc0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2220      	movs	r2, #32
 8001cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2220      	movs	r2, #32
 8001cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e00f      	b.n	8001cfe <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	bf0c      	ite	eq
 8001cee:	2301      	moveq	r3, #1
 8001cf0:	2300      	movne	r3, #0
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d0c3      	beq.n	8001c84 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d42:	f023 030c 	bic.w	r3, r3, #12
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	68b9      	ldr	r1, [r7, #8]
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	699a      	ldr	r2, [r3, #24]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a2c      	ldr	r2, [pc, #176]	; (8001e1c <UART_SetConfig+0x114>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d103      	bne.n	8001d78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d70:	f7ff fe6e 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	e002      	b.n	8001d7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d78:	f7ff fe56 	bl	8001a28 <HAL_RCC_GetPCLK1Freq>
 8001d7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	4613      	mov	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	009a      	lsls	r2, r3, #2
 8001d88:	441a      	add	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	4a22      	ldr	r2, [pc, #136]	; (8001e20 <UART_SetConfig+0x118>)
 8001d96:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9a:	095b      	lsrs	r3, r3, #5
 8001d9c:	0119      	lsls	r1, r3, #4
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	009a      	lsls	r2, r3, #2
 8001da8:	441a      	add	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <UART_SetConfig+0x118>)
 8001db6:	fba3 0302 	umull	r0, r3, r3, r2
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	2064      	movs	r0, #100	; 0x64
 8001dbe:	fb00 f303 	mul.w	r3, r0, r3
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	011b      	lsls	r3, r3, #4
 8001dc6:	3332      	adds	r3, #50	; 0x32
 8001dc8:	4a15      	ldr	r2, [pc, #84]	; (8001e20 <UART_SetConfig+0x118>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	095b      	lsrs	r3, r3, #5
 8001dd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dd4:	4419      	add	r1, r3
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	009a      	lsls	r2, r3, #2
 8001de0:	441a      	add	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <UART_SetConfig+0x118>)
 8001dee:	fba3 0302 	umull	r0, r3, r3, r2
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2064      	movs	r0, #100	; 0x64
 8001df6:	fb00 f303 	mul.w	r3, r0, r3
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	3332      	adds	r3, #50	; 0x32
 8001e00:	4a07      	ldr	r2, [pc, #28]	; (8001e20 <UART_SetConfig+0x118>)
 8001e02:	fba2 2303 	umull	r2, r3, r2, r3
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	f003 020f 	and.w	r2, r3, #15
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	440a      	add	r2, r1
 8001e12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001e14:	bf00      	nop
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40013800 	.word	0x40013800
 8001e20:	51eb851f 	.word	0x51eb851f

08001e24 <__errno>:
 8001e24:	4b01      	ldr	r3, [pc, #4]	; (8001e2c <__errno+0x8>)
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000038 	.word	0x20000038

08001e30 <__libc_init_array>:
 8001e30:	b570      	push	{r4, r5, r6, lr}
 8001e32:	2600      	movs	r6, #0
 8001e34:	4d0c      	ldr	r5, [pc, #48]	; (8001e68 <__libc_init_array+0x38>)
 8001e36:	4c0d      	ldr	r4, [pc, #52]	; (8001e6c <__libc_init_array+0x3c>)
 8001e38:	1b64      	subs	r4, r4, r5
 8001e3a:	10a4      	asrs	r4, r4, #2
 8001e3c:	42a6      	cmp	r6, r4
 8001e3e:	d109      	bne.n	8001e54 <__libc_init_array+0x24>
 8001e40:	f000 fc9c 	bl	800277c <_init>
 8001e44:	2600      	movs	r6, #0
 8001e46:	4d0a      	ldr	r5, [pc, #40]	; (8001e70 <__libc_init_array+0x40>)
 8001e48:	4c0a      	ldr	r4, [pc, #40]	; (8001e74 <__libc_init_array+0x44>)
 8001e4a:	1b64      	subs	r4, r4, r5
 8001e4c:	10a4      	asrs	r4, r4, #2
 8001e4e:	42a6      	cmp	r6, r4
 8001e50:	d105      	bne.n	8001e5e <__libc_init_array+0x2e>
 8001e52:	bd70      	pop	{r4, r5, r6, pc}
 8001e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e58:	4798      	blx	r3
 8001e5a:	3601      	adds	r6, #1
 8001e5c:	e7ee      	b.n	8001e3c <__libc_init_array+0xc>
 8001e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e62:	4798      	blx	r3
 8001e64:	3601      	adds	r6, #1
 8001e66:	e7f2      	b.n	8001e4e <__libc_init_array+0x1e>
 8001e68:	080027f8 	.word	0x080027f8
 8001e6c:	080027f8 	.word	0x080027f8
 8001e70:	080027f8 	.word	0x080027f8
 8001e74:	080027fc 	.word	0x080027fc

08001e78 <memset>:
 8001e78:	4603      	mov	r3, r0
 8001e7a:	4402      	add	r2, r0
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d100      	bne.n	8001e82 <memset+0xa>
 8001e80:	4770      	bx	lr
 8001e82:	f803 1b01 	strb.w	r1, [r3], #1
 8001e86:	e7f9      	b.n	8001e7c <memset+0x4>

08001e88 <siprintf>:
 8001e88:	b40e      	push	{r1, r2, r3}
 8001e8a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001e8e:	b500      	push	{lr}
 8001e90:	b09c      	sub	sp, #112	; 0x70
 8001e92:	ab1d      	add	r3, sp, #116	; 0x74
 8001e94:	9002      	str	r0, [sp, #8]
 8001e96:	9006      	str	r0, [sp, #24]
 8001e98:	9107      	str	r1, [sp, #28]
 8001e9a:	9104      	str	r1, [sp, #16]
 8001e9c:	4808      	ldr	r0, [pc, #32]	; (8001ec0 <siprintf+0x38>)
 8001e9e:	4909      	ldr	r1, [pc, #36]	; (8001ec4 <siprintf+0x3c>)
 8001ea0:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ea4:	9105      	str	r1, [sp, #20]
 8001ea6:	6800      	ldr	r0, [r0, #0]
 8001ea8:	a902      	add	r1, sp, #8
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	f000 f868 	bl	8001f80 <_svfiprintf_r>
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	9b02      	ldr	r3, [sp, #8]
 8001eb4:	701a      	strb	r2, [r3, #0]
 8001eb6:	b01c      	add	sp, #112	; 0x70
 8001eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ebc:	b003      	add	sp, #12
 8001ebe:	4770      	bx	lr
 8001ec0:	20000038 	.word	0x20000038
 8001ec4:	ffff0208 	.word	0xffff0208

08001ec8 <__ssputs_r>:
 8001ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ecc:	688e      	ldr	r6, [r1, #8]
 8001ece:	4682      	mov	sl, r0
 8001ed0:	429e      	cmp	r6, r3
 8001ed2:	460c      	mov	r4, r1
 8001ed4:	4690      	mov	r8, r2
 8001ed6:	461f      	mov	r7, r3
 8001ed8:	d838      	bhi.n	8001f4c <__ssputs_r+0x84>
 8001eda:	898a      	ldrh	r2, [r1, #12]
 8001edc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ee0:	d032      	beq.n	8001f48 <__ssputs_r+0x80>
 8001ee2:	6825      	ldr	r5, [r4, #0]
 8001ee4:	6909      	ldr	r1, [r1, #16]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	eba5 0901 	sub.w	r9, r5, r1
 8001eec:	6965      	ldr	r5, [r4, #20]
 8001eee:	444b      	add	r3, r9
 8001ef0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ef4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ef8:	106d      	asrs	r5, r5, #1
 8001efa:	429d      	cmp	r5, r3
 8001efc:	bf38      	it	cc
 8001efe:	461d      	movcc	r5, r3
 8001f00:	0553      	lsls	r3, r2, #21
 8001f02:	d531      	bpl.n	8001f68 <__ssputs_r+0xa0>
 8001f04:	4629      	mov	r1, r5
 8001f06:	f000 fb6f 	bl	80025e8 <_malloc_r>
 8001f0a:	4606      	mov	r6, r0
 8001f0c:	b950      	cbnz	r0, 8001f24 <__ssputs_r+0x5c>
 8001f0e:	230c      	movs	r3, #12
 8001f10:	f04f 30ff 	mov.w	r0, #4294967295
 8001f14:	f8ca 3000 	str.w	r3, [sl]
 8001f18:	89a3      	ldrh	r3, [r4, #12]
 8001f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f1e:	81a3      	strh	r3, [r4, #12]
 8001f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f24:	464a      	mov	r2, r9
 8001f26:	6921      	ldr	r1, [r4, #16]
 8001f28:	f000 face 	bl	80024c8 <memcpy>
 8001f2c:	89a3      	ldrh	r3, [r4, #12]
 8001f2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f36:	81a3      	strh	r3, [r4, #12]
 8001f38:	6126      	str	r6, [r4, #16]
 8001f3a:	444e      	add	r6, r9
 8001f3c:	6026      	str	r6, [r4, #0]
 8001f3e:	463e      	mov	r6, r7
 8001f40:	6165      	str	r5, [r4, #20]
 8001f42:	eba5 0509 	sub.w	r5, r5, r9
 8001f46:	60a5      	str	r5, [r4, #8]
 8001f48:	42be      	cmp	r6, r7
 8001f4a:	d900      	bls.n	8001f4e <__ssputs_r+0x86>
 8001f4c:	463e      	mov	r6, r7
 8001f4e:	4632      	mov	r2, r6
 8001f50:	4641      	mov	r1, r8
 8001f52:	6820      	ldr	r0, [r4, #0]
 8001f54:	f000 fac6 	bl	80024e4 <memmove>
 8001f58:	68a3      	ldr	r3, [r4, #8]
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	1b9b      	subs	r3, r3, r6
 8001f5e:	60a3      	str	r3, [r4, #8]
 8001f60:	6823      	ldr	r3, [r4, #0]
 8001f62:	4433      	add	r3, r6
 8001f64:	6023      	str	r3, [r4, #0]
 8001f66:	e7db      	b.n	8001f20 <__ssputs_r+0x58>
 8001f68:	462a      	mov	r2, r5
 8001f6a:	f000 fbb1 	bl	80026d0 <_realloc_r>
 8001f6e:	4606      	mov	r6, r0
 8001f70:	2800      	cmp	r0, #0
 8001f72:	d1e1      	bne.n	8001f38 <__ssputs_r+0x70>
 8001f74:	4650      	mov	r0, sl
 8001f76:	6921      	ldr	r1, [r4, #16]
 8001f78:	f000 face 	bl	8002518 <_free_r>
 8001f7c:	e7c7      	b.n	8001f0e <__ssputs_r+0x46>
	...

08001f80 <_svfiprintf_r>:
 8001f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f84:	4698      	mov	r8, r3
 8001f86:	898b      	ldrh	r3, [r1, #12]
 8001f88:	4607      	mov	r7, r0
 8001f8a:	061b      	lsls	r3, r3, #24
 8001f8c:	460d      	mov	r5, r1
 8001f8e:	4614      	mov	r4, r2
 8001f90:	b09d      	sub	sp, #116	; 0x74
 8001f92:	d50e      	bpl.n	8001fb2 <_svfiprintf_r+0x32>
 8001f94:	690b      	ldr	r3, [r1, #16]
 8001f96:	b963      	cbnz	r3, 8001fb2 <_svfiprintf_r+0x32>
 8001f98:	2140      	movs	r1, #64	; 0x40
 8001f9a:	f000 fb25 	bl	80025e8 <_malloc_r>
 8001f9e:	6028      	str	r0, [r5, #0]
 8001fa0:	6128      	str	r0, [r5, #16]
 8001fa2:	b920      	cbnz	r0, 8001fae <_svfiprintf_r+0x2e>
 8001fa4:	230c      	movs	r3, #12
 8001fa6:	603b      	str	r3, [r7, #0]
 8001fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fac:	e0d1      	b.n	8002152 <_svfiprintf_r+0x1d2>
 8001fae:	2340      	movs	r3, #64	; 0x40
 8001fb0:	616b      	str	r3, [r5, #20]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9309      	str	r3, [sp, #36]	; 0x24
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001fbc:	2330      	movs	r3, #48	; 0x30
 8001fbe:	f04f 0901 	mov.w	r9, #1
 8001fc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8001fc6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800216c <_svfiprintf_r+0x1ec>
 8001fca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001fce:	4623      	mov	r3, r4
 8001fd0:	469a      	mov	sl, r3
 8001fd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fd6:	b10a      	cbz	r2, 8001fdc <_svfiprintf_r+0x5c>
 8001fd8:	2a25      	cmp	r2, #37	; 0x25
 8001fda:	d1f9      	bne.n	8001fd0 <_svfiprintf_r+0x50>
 8001fdc:	ebba 0b04 	subs.w	fp, sl, r4
 8001fe0:	d00b      	beq.n	8001ffa <_svfiprintf_r+0x7a>
 8001fe2:	465b      	mov	r3, fp
 8001fe4:	4622      	mov	r2, r4
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	4638      	mov	r0, r7
 8001fea:	f7ff ff6d 	bl	8001ec8 <__ssputs_r>
 8001fee:	3001      	adds	r0, #1
 8001ff0:	f000 80aa 	beq.w	8002148 <_svfiprintf_r+0x1c8>
 8001ff4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ff6:	445a      	add	r2, fp
 8001ff8:	9209      	str	r2, [sp, #36]	; 0x24
 8001ffa:	f89a 3000 	ldrb.w	r3, [sl]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 80a2 	beq.w	8002148 <_svfiprintf_r+0x1c8>
 8002004:	2300      	movs	r3, #0
 8002006:	f04f 32ff 	mov.w	r2, #4294967295
 800200a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800200e:	f10a 0a01 	add.w	sl, sl, #1
 8002012:	9304      	str	r3, [sp, #16]
 8002014:	9307      	str	r3, [sp, #28]
 8002016:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800201a:	931a      	str	r3, [sp, #104]	; 0x68
 800201c:	4654      	mov	r4, sl
 800201e:	2205      	movs	r2, #5
 8002020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002024:	4851      	ldr	r0, [pc, #324]	; (800216c <_svfiprintf_r+0x1ec>)
 8002026:	f000 fa41 	bl	80024ac <memchr>
 800202a:	9a04      	ldr	r2, [sp, #16]
 800202c:	b9d8      	cbnz	r0, 8002066 <_svfiprintf_r+0xe6>
 800202e:	06d0      	lsls	r0, r2, #27
 8002030:	bf44      	itt	mi
 8002032:	2320      	movmi	r3, #32
 8002034:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002038:	0711      	lsls	r1, r2, #28
 800203a:	bf44      	itt	mi
 800203c:	232b      	movmi	r3, #43	; 0x2b
 800203e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002042:	f89a 3000 	ldrb.w	r3, [sl]
 8002046:	2b2a      	cmp	r3, #42	; 0x2a
 8002048:	d015      	beq.n	8002076 <_svfiprintf_r+0xf6>
 800204a:	4654      	mov	r4, sl
 800204c:	2000      	movs	r0, #0
 800204e:	f04f 0c0a 	mov.w	ip, #10
 8002052:	9a07      	ldr	r2, [sp, #28]
 8002054:	4621      	mov	r1, r4
 8002056:	f811 3b01 	ldrb.w	r3, [r1], #1
 800205a:	3b30      	subs	r3, #48	; 0x30
 800205c:	2b09      	cmp	r3, #9
 800205e:	d94e      	bls.n	80020fe <_svfiprintf_r+0x17e>
 8002060:	b1b0      	cbz	r0, 8002090 <_svfiprintf_r+0x110>
 8002062:	9207      	str	r2, [sp, #28]
 8002064:	e014      	b.n	8002090 <_svfiprintf_r+0x110>
 8002066:	eba0 0308 	sub.w	r3, r0, r8
 800206a:	fa09 f303 	lsl.w	r3, r9, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	46a2      	mov	sl, r4
 8002072:	9304      	str	r3, [sp, #16]
 8002074:	e7d2      	b.n	800201c <_svfiprintf_r+0x9c>
 8002076:	9b03      	ldr	r3, [sp, #12]
 8002078:	1d19      	adds	r1, r3, #4
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	9103      	str	r1, [sp, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	bfbb      	ittet	lt
 8002082:	425b      	neglt	r3, r3
 8002084:	f042 0202 	orrlt.w	r2, r2, #2
 8002088:	9307      	strge	r3, [sp, #28]
 800208a:	9307      	strlt	r3, [sp, #28]
 800208c:	bfb8      	it	lt
 800208e:	9204      	strlt	r2, [sp, #16]
 8002090:	7823      	ldrb	r3, [r4, #0]
 8002092:	2b2e      	cmp	r3, #46	; 0x2e
 8002094:	d10c      	bne.n	80020b0 <_svfiprintf_r+0x130>
 8002096:	7863      	ldrb	r3, [r4, #1]
 8002098:	2b2a      	cmp	r3, #42	; 0x2a
 800209a:	d135      	bne.n	8002108 <_svfiprintf_r+0x188>
 800209c:	9b03      	ldr	r3, [sp, #12]
 800209e:	3402      	adds	r4, #2
 80020a0:	1d1a      	adds	r2, r3, #4
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	9203      	str	r2, [sp, #12]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	bfb8      	it	lt
 80020aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80020ae:	9305      	str	r3, [sp, #20]
 80020b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002170 <_svfiprintf_r+0x1f0>
 80020b4:	2203      	movs	r2, #3
 80020b6:	4650      	mov	r0, sl
 80020b8:	7821      	ldrb	r1, [r4, #0]
 80020ba:	f000 f9f7 	bl	80024ac <memchr>
 80020be:	b140      	cbz	r0, 80020d2 <_svfiprintf_r+0x152>
 80020c0:	2340      	movs	r3, #64	; 0x40
 80020c2:	eba0 000a 	sub.w	r0, r0, sl
 80020c6:	fa03 f000 	lsl.w	r0, r3, r0
 80020ca:	9b04      	ldr	r3, [sp, #16]
 80020cc:	3401      	adds	r4, #1
 80020ce:	4303      	orrs	r3, r0
 80020d0:	9304      	str	r3, [sp, #16]
 80020d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020d6:	2206      	movs	r2, #6
 80020d8:	4826      	ldr	r0, [pc, #152]	; (8002174 <_svfiprintf_r+0x1f4>)
 80020da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80020de:	f000 f9e5 	bl	80024ac <memchr>
 80020e2:	2800      	cmp	r0, #0
 80020e4:	d038      	beq.n	8002158 <_svfiprintf_r+0x1d8>
 80020e6:	4b24      	ldr	r3, [pc, #144]	; (8002178 <_svfiprintf_r+0x1f8>)
 80020e8:	bb1b      	cbnz	r3, 8002132 <_svfiprintf_r+0x1b2>
 80020ea:	9b03      	ldr	r3, [sp, #12]
 80020ec:	3307      	adds	r3, #7
 80020ee:	f023 0307 	bic.w	r3, r3, #7
 80020f2:	3308      	adds	r3, #8
 80020f4:	9303      	str	r3, [sp, #12]
 80020f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020f8:	4433      	add	r3, r6
 80020fa:	9309      	str	r3, [sp, #36]	; 0x24
 80020fc:	e767      	b.n	8001fce <_svfiprintf_r+0x4e>
 80020fe:	460c      	mov	r4, r1
 8002100:	2001      	movs	r0, #1
 8002102:	fb0c 3202 	mla	r2, ip, r2, r3
 8002106:	e7a5      	b.n	8002054 <_svfiprintf_r+0xd4>
 8002108:	2300      	movs	r3, #0
 800210a:	f04f 0c0a 	mov.w	ip, #10
 800210e:	4619      	mov	r1, r3
 8002110:	3401      	adds	r4, #1
 8002112:	9305      	str	r3, [sp, #20]
 8002114:	4620      	mov	r0, r4
 8002116:	f810 2b01 	ldrb.w	r2, [r0], #1
 800211a:	3a30      	subs	r2, #48	; 0x30
 800211c:	2a09      	cmp	r2, #9
 800211e:	d903      	bls.n	8002128 <_svfiprintf_r+0x1a8>
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0c5      	beq.n	80020b0 <_svfiprintf_r+0x130>
 8002124:	9105      	str	r1, [sp, #20]
 8002126:	e7c3      	b.n	80020b0 <_svfiprintf_r+0x130>
 8002128:	4604      	mov	r4, r0
 800212a:	2301      	movs	r3, #1
 800212c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002130:	e7f0      	b.n	8002114 <_svfiprintf_r+0x194>
 8002132:	ab03      	add	r3, sp, #12
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	462a      	mov	r2, r5
 8002138:	4638      	mov	r0, r7
 800213a:	4b10      	ldr	r3, [pc, #64]	; (800217c <_svfiprintf_r+0x1fc>)
 800213c:	a904      	add	r1, sp, #16
 800213e:	f3af 8000 	nop.w
 8002142:	1c42      	adds	r2, r0, #1
 8002144:	4606      	mov	r6, r0
 8002146:	d1d6      	bne.n	80020f6 <_svfiprintf_r+0x176>
 8002148:	89ab      	ldrh	r3, [r5, #12]
 800214a:	065b      	lsls	r3, r3, #25
 800214c:	f53f af2c 	bmi.w	8001fa8 <_svfiprintf_r+0x28>
 8002150:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002152:	b01d      	add	sp, #116	; 0x74
 8002154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002158:	ab03      	add	r3, sp, #12
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	462a      	mov	r2, r5
 800215e:	4638      	mov	r0, r7
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <_svfiprintf_r+0x1fc>)
 8002162:	a904      	add	r1, sp, #16
 8002164:	f000 f87c 	bl	8002260 <_printf_i>
 8002168:	e7eb      	b.n	8002142 <_svfiprintf_r+0x1c2>
 800216a:	bf00      	nop
 800216c:	080027c4 	.word	0x080027c4
 8002170:	080027ca 	.word	0x080027ca
 8002174:	080027ce 	.word	0x080027ce
 8002178:	00000000 	.word	0x00000000
 800217c:	08001ec9 	.word	0x08001ec9

08002180 <_printf_common>:
 8002180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002184:	4616      	mov	r6, r2
 8002186:	4699      	mov	r9, r3
 8002188:	688a      	ldr	r2, [r1, #8]
 800218a:	690b      	ldr	r3, [r1, #16]
 800218c:	4607      	mov	r7, r0
 800218e:	4293      	cmp	r3, r2
 8002190:	bfb8      	it	lt
 8002192:	4613      	movlt	r3, r2
 8002194:	6033      	str	r3, [r6, #0]
 8002196:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800219a:	460c      	mov	r4, r1
 800219c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80021a0:	b10a      	cbz	r2, 80021a6 <_printf_common+0x26>
 80021a2:	3301      	adds	r3, #1
 80021a4:	6033      	str	r3, [r6, #0]
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	0699      	lsls	r1, r3, #26
 80021aa:	bf42      	ittt	mi
 80021ac:	6833      	ldrmi	r3, [r6, #0]
 80021ae:	3302      	addmi	r3, #2
 80021b0:	6033      	strmi	r3, [r6, #0]
 80021b2:	6825      	ldr	r5, [r4, #0]
 80021b4:	f015 0506 	ands.w	r5, r5, #6
 80021b8:	d106      	bne.n	80021c8 <_printf_common+0x48>
 80021ba:	f104 0a19 	add.w	sl, r4, #25
 80021be:	68e3      	ldr	r3, [r4, #12]
 80021c0:	6832      	ldr	r2, [r6, #0]
 80021c2:	1a9b      	subs	r3, r3, r2
 80021c4:	42ab      	cmp	r3, r5
 80021c6:	dc28      	bgt.n	800221a <_printf_common+0x9a>
 80021c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80021cc:	1e13      	subs	r3, r2, #0
 80021ce:	6822      	ldr	r2, [r4, #0]
 80021d0:	bf18      	it	ne
 80021d2:	2301      	movne	r3, #1
 80021d4:	0692      	lsls	r2, r2, #26
 80021d6:	d42d      	bmi.n	8002234 <_printf_common+0xb4>
 80021d8:	4649      	mov	r1, r9
 80021da:	4638      	mov	r0, r7
 80021dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80021e0:	47c0      	blx	r8
 80021e2:	3001      	adds	r0, #1
 80021e4:	d020      	beq.n	8002228 <_printf_common+0xa8>
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	68e5      	ldr	r5, [r4, #12]
 80021ea:	f003 0306 	and.w	r3, r3, #6
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf18      	it	ne
 80021f2:	2500      	movne	r5, #0
 80021f4:	6832      	ldr	r2, [r6, #0]
 80021f6:	f04f 0600 	mov.w	r6, #0
 80021fa:	68a3      	ldr	r3, [r4, #8]
 80021fc:	bf08      	it	eq
 80021fe:	1aad      	subeq	r5, r5, r2
 8002200:	6922      	ldr	r2, [r4, #16]
 8002202:	bf08      	it	eq
 8002204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002208:	4293      	cmp	r3, r2
 800220a:	bfc4      	itt	gt
 800220c:	1a9b      	subgt	r3, r3, r2
 800220e:	18ed      	addgt	r5, r5, r3
 8002210:	341a      	adds	r4, #26
 8002212:	42b5      	cmp	r5, r6
 8002214:	d11a      	bne.n	800224c <_printf_common+0xcc>
 8002216:	2000      	movs	r0, #0
 8002218:	e008      	b.n	800222c <_printf_common+0xac>
 800221a:	2301      	movs	r3, #1
 800221c:	4652      	mov	r2, sl
 800221e:	4649      	mov	r1, r9
 8002220:	4638      	mov	r0, r7
 8002222:	47c0      	blx	r8
 8002224:	3001      	adds	r0, #1
 8002226:	d103      	bne.n	8002230 <_printf_common+0xb0>
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002230:	3501      	adds	r5, #1
 8002232:	e7c4      	b.n	80021be <_printf_common+0x3e>
 8002234:	2030      	movs	r0, #48	; 0x30
 8002236:	18e1      	adds	r1, r4, r3
 8002238:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800223c:	1c5a      	adds	r2, r3, #1
 800223e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002242:	4422      	add	r2, r4
 8002244:	3302      	adds	r3, #2
 8002246:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800224a:	e7c5      	b.n	80021d8 <_printf_common+0x58>
 800224c:	2301      	movs	r3, #1
 800224e:	4622      	mov	r2, r4
 8002250:	4649      	mov	r1, r9
 8002252:	4638      	mov	r0, r7
 8002254:	47c0      	blx	r8
 8002256:	3001      	adds	r0, #1
 8002258:	d0e6      	beq.n	8002228 <_printf_common+0xa8>
 800225a:	3601      	adds	r6, #1
 800225c:	e7d9      	b.n	8002212 <_printf_common+0x92>
	...

08002260 <_printf_i>:
 8002260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002264:	7e0f      	ldrb	r7, [r1, #24]
 8002266:	4691      	mov	r9, r2
 8002268:	2f78      	cmp	r7, #120	; 0x78
 800226a:	4680      	mov	r8, r0
 800226c:	460c      	mov	r4, r1
 800226e:	469a      	mov	sl, r3
 8002270:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002272:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002276:	d807      	bhi.n	8002288 <_printf_i+0x28>
 8002278:	2f62      	cmp	r7, #98	; 0x62
 800227a:	d80a      	bhi.n	8002292 <_printf_i+0x32>
 800227c:	2f00      	cmp	r7, #0
 800227e:	f000 80d9 	beq.w	8002434 <_printf_i+0x1d4>
 8002282:	2f58      	cmp	r7, #88	; 0x58
 8002284:	f000 80a4 	beq.w	80023d0 <_printf_i+0x170>
 8002288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800228c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002290:	e03a      	b.n	8002308 <_printf_i+0xa8>
 8002292:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002296:	2b15      	cmp	r3, #21
 8002298:	d8f6      	bhi.n	8002288 <_printf_i+0x28>
 800229a:	a101      	add	r1, pc, #4	; (adr r1, 80022a0 <_printf_i+0x40>)
 800229c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80022a0:	080022f9 	.word	0x080022f9
 80022a4:	0800230d 	.word	0x0800230d
 80022a8:	08002289 	.word	0x08002289
 80022ac:	08002289 	.word	0x08002289
 80022b0:	08002289 	.word	0x08002289
 80022b4:	08002289 	.word	0x08002289
 80022b8:	0800230d 	.word	0x0800230d
 80022bc:	08002289 	.word	0x08002289
 80022c0:	08002289 	.word	0x08002289
 80022c4:	08002289 	.word	0x08002289
 80022c8:	08002289 	.word	0x08002289
 80022cc:	0800241b 	.word	0x0800241b
 80022d0:	0800233d 	.word	0x0800233d
 80022d4:	080023fd 	.word	0x080023fd
 80022d8:	08002289 	.word	0x08002289
 80022dc:	08002289 	.word	0x08002289
 80022e0:	0800243d 	.word	0x0800243d
 80022e4:	08002289 	.word	0x08002289
 80022e8:	0800233d 	.word	0x0800233d
 80022ec:	08002289 	.word	0x08002289
 80022f0:	08002289 	.word	0x08002289
 80022f4:	08002405 	.word	0x08002405
 80022f8:	682b      	ldr	r3, [r5, #0]
 80022fa:	1d1a      	adds	r2, r3, #4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	602a      	str	r2, [r5, #0]
 8002300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002308:	2301      	movs	r3, #1
 800230a:	e0a4      	b.n	8002456 <_printf_i+0x1f6>
 800230c:	6820      	ldr	r0, [r4, #0]
 800230e:	6829      	ldr	r1, [r5, #0]
 8002310:	0606      	lsls	r6, r0, #24
 8002312:	f101 0304 	add.w	r3, r1, #4
 8002316:	d50a      	bpl.n	800232e <_printf_i+0xce>
 8002318:	680e      	ldr	r6, [r1, #0]
 800231a:	602b      	str	r3, [r5, #0]
 800231c:	2e00      	cmp	r6, #0
 800231e:	da03      	bge.n	8002328 <_printf_i+0xc8>
 8002320:	232d      	movs	r3, #45	; 0x2d
 8002322:	4276      	negs	r6, r6
 8002324:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002328:	230a      	movs	r3, #10
 800232a:	485e      	ldr	r0, [pc, #376]	; (80024a4 <_printf_i+0x244>)
 800232c:	e019      	b.n	8002362 <_printf_i+0x102>
 800232e:	680e      	ldr	r6, [r1, #0]
 8002330:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002334:	602b      	str	r3, [r5, #0]
 8002336:	bf18      	it	ne
 8002338:	b236      	sxthne	r6, r6
 800233a:	e7ef      	b.n	800231c <_printf_i+0xbc>
 800233c:	682b      	ldr	r3, [r5, #0]
 800233e:	6820      	ldr	r0, [r4, #0]
 8002340:	1d19      	adds	r1, r3, #4
 8002342:	6029      	str	r1, [r5, #0]
 8002344:	0601      	lsls	r1, r0, #24
 8002346:	d501      	bpl.n	800234c <_printf_i+0xec>
 8002348:	681e      	ldr	r6, [r3, #0]
 800234a:	e002      	b.n	8002352 <_printf_i+0xf2>
 800234c:	0646      	lsls	r6, r0, #25
 800234e:	d5fb      	bpl.n	8002348 <_printf_i+0xe8>
 8002350:	881e      	ldrh	r6, [r3, #0]
 8002352:	2f6f      	cmp	r7, #111	; 0x6f
 8002354:	bf0c      	ite	eq
 8002356:	2308      	moveq	r3, #8
 8002358:	230a      	movne	r3, #10
 800235a:	4852      	ldr	r0, [pc, #328]	; (80024a4 <_printf_i+0x244>)
 800235c:	2100      	movs	r1, #0
 800235e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002362:	6865      	ldr	r5, [r4, #4]
 8002364:	2d00      	cmp	r5, #0
 8002366:	bfa8      	it	ge
 8002368:	6821      	ldrge	r1, [r4, #0]
 800236a:	60a5      	str	r5, [r4, #8]
 800236c:	bfa4      	itt	ge
 800236e:	f021 0104 	bicge.w	r1, r1, #4
 8002372:	6021      	strge	r1, [r4, #0]
 8002374:	b90e      	cbnz	r6, 800237a <_printf_i+0x11a>
 8002376:	2d00      	cmp	r5, #0
 8002378:	d04d      	beq.n	8002416 <_printf_i+0x1b6>
 800237a:	4615      	mov	r5, r2
 800237c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002380:	fb03 6711 	mls	r7, r3, r1, r6
 8002384:	5dc7      	ldrb	r7, [r0, r7]
 8002386:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800238a:	4637      	mov	r7, r6
 800238c:	42bb      	cmp	r3, r7
 800238e:	460e      	mov	r6, r1
 8002390:	d9f4      	bls.n	800237c <_printf_i+0x11c>
 8002392:	2b08      	cmp	r3, #8
 8002394:	d10b      	bne.n	80023ae <_printf_i+0x14e>
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	07de      	lsls	r6, r3, #31
 800239a:	d508      	bpl.n	80023ae <_printf_i+0x14e>
 800239c:	6923      	ldr	r3, [r4, #16]
 800239e:	6861      	ldr	r1, [r4, #4]
 80023a0:	4299      	cmp	r1, r3
 80023a2:	bfde      	ittt	le
 80023a4:	2330      	movle	r3, #48	; 0x30
 80023a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80023ae:	1b52      	subs	r2, r2, r5
 80023b0:	6122      	str	r2, [r4, #16]
 80023b2:	464b      	mov	r3, r9
 80023b4:	4621      	mov	r1, r4
 80023b6:	4640      	mov	r0, r8
 80023b8:	f8cd a000 	str.w	sl, [sp]
 80023bc:	aa03      	add	r2, sp, #12
 80023be:	f7ff fedf 	bl	8002180 <_printf_common>
 80023c2:	3001      	adds	r0, #1
 80023c4:	d14c      	bne.n	8002460 <_printf_i+0x200>
 80023c6:	f04f 30ff 	mov.w	r0, #4294967295
 80023ca:	b004      	add	sp, #16
 80023cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023d0:	4834      	ldr	r0, [pc, #208]	; (80024a4 <_printf_i+0x244>)
 80023d2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80023d6:	6829      	ldr	r1, [r5, #0]
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	f851 6b04 	ldr.w	r6, [r1], #4
 80023de:	6029      	str	r1, [r5, #0]
 80023e0:	061d      	lsls	r5, r3, #24
 80023e2:	d514      	bpl.n	800240e <_printf_i+0x1ae>
 80023e4:	07df      	lsls	r7, r3, #31
 80023e6:	bf44      	itt	mi
 80023e8:	f043 0320 	orrmi.w	r3, r3, #32
 80023ec:	6023      	strmi	r3, [r4, #0]
 80023ee:	b91e      	cbnz	r6, 80023f8 <_printf_i+0x198>
 80023f0:	6823      	ldr	r3, [r4, #0]
 80023f2:	f023 0320 	bic.w	r3, r3, #32
 80023f6:	6023      	str	r3, [r4, #0]
 80023f8:	2310      	movs	r3, #16
 80023fa:	e7af      	b.n	800235c <_printf_i+0xfc>
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	f043 0320 	orr.w	r3, r3, #32
 8002402:	6023      	str	r3, [r4, #0]
 8002404:	2378      	movs	r3, #120	; 0x78
 8002406:	4828      	ldr	r0, [pc, #160]	; (80024a8 <_printf_i+0x248>)
 8002408:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800240c:	e7e3      	b.n	80023d6 <_printf_i+0x176>
 800240e:	0659      	lsls	r1, r3, #25
 8002410:	bf48      	it	mi
 8002412:	b2b6      	uxthmi	r6, r6
 8002414:	e7e6      	b.n	80023e4 <_printf_i+0x184>
 8002416:	4615      	mov	r5, r2
 8002418:	e7bb      	b.n	8002392 <_printf_i+0x132>
 800241a:	682b      	ldr	r3, [r5, #0]
 800241c:	6826      	ldr	r6, [r4, #0]
 800241e:	1d18      	adds	r0, r3, #4
 8002420:	6961      	ldr	r1, [r4, #20]
 8002422:	6028      	str	r0, [r5, #0]
 8002424:	0635      	lsls	r5, r6, #24
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	d501      	bpl.n	800242e <_printf_i+0x1ce>
 800242a:	6019      	str	r1, [r3, #0]
 800242c:	e002      	b.n	8002434 <_printf_i+0x1d4>
 800242e:	0670      	lsls	r0, r6, #25
 8002430:	d5fb      	bpl.n	800242a <_printf_i+0x1ca>
 8002432:	8019      	strh	r1, [r3, #0]
 8002434:	2300      	movs	r3, #0
 8002436:	4615      	mov	r5, r2
 8002438:	6123      	str	r3, [r4, #16]
 800243a:	e7ba      	b.n	80023b2 <_printf_i+0x152>
 800243c:	682b      	ldr	r3, [r5, #0]
 800243e:	2100      	movs	r1, #0
 8002440:	1d1a      	adds	r2, r3, #4
 8002442:	602a      	str	r2, [r5, #0]
 8002444:	681d      	ldr	r5, [r3, #0]
 8002446:	6862      	ldr	r2, [r4, #4]
 8002448:	4628      	mov	r0, r5
 800244a:	f000 f82f 	bl	80024ac <memchr>
 800244e:	b108      	cbz	r0, 8002454 <_printf_i+0x1f4>
 8002450:	1b40      	subs	r0, r0, r5
 8002452:	6060      	str	r0, [r4, #4]
 8002454:	6863      	ldr	r3, [r4, #4]
 8002456:	6123      	str	r3, [r4, #16]
 8002458:	2300      	movs	r3, #0
 800245a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800245e:	e7a8      	b.n	80023b2 <_printf_i+0x152>
 8002460:	462a      	mov	r2, r5
 8002462:	4649      	mov	r1, r9
 8002464:	4640      	mov	r0, r8
 8002466:	6923      	ldr	r3, [r4, #16]
 8002468:	47d0      	blx	sl
 800246a:	3001      	adds	r0, #1
 800246c:	d0ab      	beq.n	80023c6 <_printf_i+0x166>
 800246e:	6823      	ldr	r3, [r4, #0]
 8002470:	079b      	lsls	r3, r3, #30
 8002472:	d413      	bmi.n	800249c <_printf_i+0x23c>
 8002474:	68e0      	ldr	r0, [r4, #12]
 8002476:	9b03      	ldr	r3, [sp, #12]
 8002478:	4298      	cmp	r0, r3
 800247a:	bfb8      	it	lt
 800247c:	4618      	movlt	r0, r3
 800247e:	e7a4      	b.n	80023ca <_printf_i+0x16a>
 8002480:	2301      	movs	r3, #1
 8002482:	4632      	mov	r2, r6
 8002484:	4649      	mov	r1, r9
 8002486:	4640      	mov	r0, r8
 8002488:	47d0      	blx	sl
 800248a:	3001      	adds	r0, #1
 800248c:	d09b      	beq.n	80023c6 <_printf_i+0x166>
 800248e:	3501      	adds	r5, #1
 8002490:	68e3      	ldr	r3, [r4, #12]
 8002492:	9903      	ldr	r1, [sp, #12]
 8002494:	1a5b      	subs	r3, r3, r1
 8002496:	42ab      	cmp	r3, r5
 8002498:	dcf2      	bgt.n	8002480 <_printf_i+0x220>
 800249a:	e7eb      	b.n	8002474 <_printf_i+0x214>
 800249c:	2500      	movs	r5, #0
 800249e:	f104 0619 	add.w	r6, r4, #25
 80024a2:	e7f5      	b.n	8002490 <_printf_i+0x230>
 80024a4:	080027d5 	.word	0x080027d5
 80024a8:	080027e6 	.word	0x080027e6

080024ac <memchr>:
 80024ac:	4603      	mov	r3, r0
 80024ae:	b510      	push	{r4, lr}
 80024b0:	b2c9      	uxtb	r1, r1
 80024b2:	4402      	add	r2, r0
 80024b4:	4293      	cmp	r3, r2
 80024b6:	4618      	mov	r0, r3
 80024b8:	d101      	bne.n	80024be <memchr+0x12>
 80024ba:	2000      	movs	r0, #0
 80024bc:	e003      	b.n	80024c6 <memchr+0x1a>
 80024be:	7804      	ldrb	r4, [r0, #0]
 80024c0:	3301      	adds	r3, #1
 80024c2:	428c      	cmp	r4, r1
 80024c4:	d1f6      	bne.n	80024b4 <memchr+0x8>
 80024c6:	bd10      	pop	{r4, pc}

080024c8 <memcpy>:
 80024c8:	440a      	add	r2, r1
 80024ca:	4291      	cmp	r1, r2
 80024cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80024d0:	d100      	bne.n	80024d4 <memcpy+0xc>
 80024d2:	4770      	bx	lr
 80024d4:	b510      	push	{r4, lr}
 80024d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80024da:	4291      	cmp	r1, r2
 80024dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80024e0:	d1f9      	bne.n	80024d6 <memcpy+0xe>
 80024e2:	bd10      	pop	{r4, pc}

080024e4 <memmove>:
 80024e4:	4288      	cmp	r0, r1
 80024e6:	b510      	push	{r4, lr}
 80024e8:	eb01 0402 	add.w	r4, r1, r2
 80024ec:	d902      	bls.n	80024f4 <memmove+0x10>
 80024ee:	4284      	cmp	r4, r0
 80024f0:	4623      	mov	r3, r4
 80024f2:	d807      	bhi.n	8002504 <memmove+0x20>
 80024f4:	1e43      	subs	r3, r0, #1
 80024f6:	42a1      	cmp	r1, r4
 80024f8:	d008      	beq.n	800250c <memmove+0x28>
 80024fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002502:	e7f8      	b.n	80024f6 <memmove+0x12>
 8002504:	4601      	mov	r1, r0
 8002506:	4402      	add	r2, r0
 8002508:	428a      	cmp	r2, r1
 800250a:	d100      	bne.n	800250e <memmove+0x2a>
 800250c:	bd10      	pop	{r4, pc}
 800250e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002512:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002516:	e7f7      	b.n	8002508 <memmove+0x24>

08002518 <_free_r>:
 8002518:	b538      	push	{r3, r4, r5, lr}
 800251a:	4605      	mov	r5, r0
 800251c:	2900      	cmp	r1, #0
 800251e:	d040      	beq.n	80025a2 <_free_r+0x8a>
 8002520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002524:	1f0c      	subs	r4, r1, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	bfb8      	it	lt
 800252a:	18e4      	addlt	r4, r4, r3
 800252c:	f000 f910 	bl	8002750 <__malloc_lock>
 8002530:	4a1c      	ldr	r2, [pc, #112]	; (80025a4 <_free_r+0x8c>)
 8002532:	6813      	ldr	r3, [r2, #0]
 8002534:	b933      	cbnz	r3, 8002544 <_free_r+0x2c>
 8002536:	6063      	str	r3, [r4, #4]
 8002538:	6014      	str	r4, [r2, #0]
 800253a:	4628      	mov	r0, r5
 800253c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002540:	f000 b90c 	b.w	800275c <__malloc_unlock>
 8002544:	42a3      	cmp	r3, r4
 8002546:	d908      	bls.n	800255a <_free_r+0x42>
 8002548:	6820      	ldr	r0, [r4, #0]
 800254a:	1821      	adds	r1, r4, r0
 800254c:	428b      	cmp	r3, r1
 800254e:	bf01      	itttt	eq
 8002550:	6819      	ldreq	r1, [r3, #0]
 8002552:	685b      	ldreq	r3, [r3, #4]
 8002554:	1809      	addeq	r1, r1, r0
 8002556:	6021      	streq	r1, [r4, #0]
 8002558:	e7ed      	b.n	8002536 <_free_r+0x1e>
 800255a:	461a      	mov	r2, r3
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	b10b      	cbz	r3, 8002564 <_free_r+0x4c>
 8002560:	42a3      	cmp	r3, r4
 8002562:	d9fa      	bls.n	800255a <_free_r+0x42>
 8002564:	6811      	ldr	r1, [r2, #0]
 8002566:	1850      	adds	r0, r2, r1
 8002568:	42a0      	cmp	r0, r4
 800256a:	d10b      	bne.n	8002584 <_free_r+0x6c>
 800256c:	6820      	ldr	r0, [r4, #0]
 800256e:	4401      	add	r1, r0
 8002570:	1850      	adds	r0, r2, r1
 8002572:	4283      	cmp	r3, r0
 8002574:	6011      	str	r1, [r2, #0]
 8002576:	d1e0      	bne.n	800253a <_free_r+0x22>
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	4401      	add	r1, r0
 800257e:	6011      	str	r1, [r2, #0]
 8002580:	6053      	str	r3, [r2, #4]
 8002582:	e7da      	b.n	800253a <_free_r+0x22>
 8002584:	d902      	bls.n	800258c <_free_r+0x74>
 8002586:	230c      	movs	r3, #12
 8002588:	602b      	str	r3, [r5, #0]
 800258a:	e7d6      	b.n	800253a <_free_r+0x22>
 800258c:	6820      	ldr	r0, [r4, #0]
 800258e:	1821      	adds	r1, r4, r0
 8002590:	428b      	cmp	r3, r1
 8002592:	bf01      	itttt	eq
 8002594:	6819      	ldreq	r1, [r3, #0]
 8002596:	685b      	ldreq	r3, [r3, #4]
 8002598:	1809      	addeq	r1, r1, r0
 800259a:	6021      	streq	r1, [r4, #0]
 800259c:	6063      	str	r3, [r4, #4]
 800259e:	6054      	str	r4, [r2, #4]
 80025a0:	e7cb      	b.n	800253a <_free_r+0x22>
 80025a2:	bd38      	pop	{r3, r4, r5, pc}
 80025a4:	20000174 	.word	0x20000174

080025a8 <sbrk_aligned>:
 80025a8:	b570      	push	{r4, r5, r6, lr}
 80025aa:	4e0e      	ldr	r6, [pc, #56]	; (80025e4 <sbrk_aligned+0x3c>)
 80025ac:	460c      	mov	r4, r1
 80025ae:	6831      	ldr	r1, [r6, #0]
 80025b0:	4605      	mov	r5, r0
 80025b2:	b911      	cbnz	r1, 80025ba <sbrk_aligned+0x12>
 80025b4:	f000 f8bc 	bl	8002730 <_sbrk_r>
 80025b8:	6030      	str	r0, [r6, #0]
 80025ba:	4621      	mov	r1, r4
 80025bc:	4628      	mov	r0, r5
 80025be:	f000 f8b7 	bl	8002730 <_sbrk_r>
 80025c2:	1c43      	adds	r3, r0, #1
 80025c4:	d00a      	beq.n	80025dc <sbrk_aligned+0x34>
 80025c6:	1cc4      	adds	r4, r0, #3
 80025c8:	f024 0403 	bic.w	r4, r4, #3
 80025cc:	42a0      	cmp	r0, r4
 80025ce:	d007      	beq.n	80025e0 <sbrk_aligned+0x38>
 80025d0:	1a21      	subs	r1, r4, r0
 80025d2:	4628      	mov	r0, r5
 80025d4:	f000 f8ac 	bl	8002730 <_sbrk_r>
 80025d8:	3001      	adds	r0, #1
 80025da:	d101      	bne.n	80025e0 <sbrk_aligned+0x38>
 80025dc:	f04f 34ff 	mov.w	r4, #4294967295
 80025e0:	4620      	mov	r0, r4
 80025e2:	bd70      	pop	{r4, r5, r6, pc}
 80025e4:	20000178 	.word	0x20000178

080025e8 <_malloc_r>:
 80025e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025ec:	1ccd      	adds	r5, r1, #3
 80025ee:	f025 0503 	bic.w	r5, r5, #3
 80025f2:	3508      	adds	r5, #8
 80025f4:	2d0c      	cmp	r5, #12
 80025f6:	bf38      	it	cc
 80025f8:	250c      	movcc	r5, #12
 80025fa:	2d00      	cmp	r5, #0
 80025fc:	4607      	mov	r7, r0
 80025fe:	db01      	blt.n	8002604 <_malloc_r+0x1c>
 8002600:	42a9      	cmp	r1, r5
 8002602:	d905      	bls.n	8002610 <_malloc_r+0x28>
 8002604:	230c      	movs	r3, #12
 8002606:	2600      	movs	r6, #0
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4630      	mov	r0, r6
 800260c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002610:	4e2e      	ldr	r6, [pc, #184]	; (80026cc <_malloc_r+0xe4>)
 8002612:	f000 f89d 	bl	8002750 <__malloc_lock>
 8002616:	6833      	ldr	r3, [r6, #0]
 8002618:	461c      	mov	r4, r3
 800261a:	bb34      	cbnz	r4, 800266a <_malloc_r+0x82>
 800261c:	4629      	mov	r1, r5
 800261e:	4638      	mov	r0, r7
 8002620:	f7ff ffc2 	bl	80025a8 <sbrk_aligned>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	4604      	mov	r4, r0
 8002628:	d14d      	bne.n	80026c6 <_malloc_r+0xde>
 800262a:	6834      	ldr	r4, [r6, #0]
 800262c:	4626      	mov	r6, r4
 800262e:	2e00      	cmp	r6, #0
 8002630:	d140      	bne.n	80026b4 <_malloc_r+0xcc>
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	4631      	mov	r1, r6
 8002636:	4638      	mov	r0, r7
 8002638:	eb04 0803 	add.w	r8, r4, r3
 800263c:	f000 f878 	bl	8002730 <_sbrk_r>
 8002640:	4580      	cmp	r8, r0
 8002642:	d13a      	bne.n	80026ba <_malloc_r+0xd2>
 8002644:	6821      	ldr	r1, [r4, #0]
 8002646:	3503      	adds	r5, #3
 8002648:	1a6d      	subs	r5, r5, r1
 800264a:	f025 0503 	bic.w	r5, r5, #3
 800264e:	3508      	adds	r5, #8
 8002650:	2d0c      	cmp	r5, #12
 8002652:	bf38      	it	cc
 8002654:	250c      	movcc	r5, #12
 8002656:	4638      	mov	r0, r7
 8002658:	4629      	mov	r1, r5
 800265a:	f7ff ffa5 	bl	80025a8 <sbrk_aligned>
 800265e:	3001      	adds	r0, #1
 8002660:	d02b      	beq.n	80026ba <_malloc_r+0xd2>
 8002662:	6823      	ldr	r3, [r4, #0]
 8002664:	442b      	add	r3, r5
 8002666:	6023      	str	r3, [r4, #0]
 8002668:	e00e      	b.n	8002688 <_malloc_r+0xa0>
 800266a:	6822      	ldr	r2, [r4, #0]
 800266c:	1b52      	subs	r2, r2, r5
 800266e:	d41e      	bmi.n	80026ae <_malloc_r+0xc6>
 8002670:	2a0b      	cmp	r2, #11
 8002672:	d916      	bls.n	80026a2 <_malloc_r+0xba>
 8002674:	1961      	adds	r1, r4, r5
 8002676:	42a3      	cmp	r3, r4
 8002678:	6025      	str	r5, [r4, #0]
 800267a:	bf18      	it	ne
 800267c:	6059      	strne	r1, [r3, #4]
 800267e:	6863      	ldr	r3, [r4, #4]
 8002680:	bf08      	it	eq
 8002682:	6031      	streq	r1, [r6, #0]
 8002684:	5162      	str	r2, [r4, r5]
 8002686:	604b      	str	r3, [r1, #4]
 8002688:	4638      	mov	r0, r7
 800268a:	f104 060b 	add.w	r6, r4, #11
 800268e:	f000 f865 	bl	800275c <__malloc_unlock>
 8002692:	f026 0607 	bic.w	r6, r6, #7
 8002696:	1d23      	adds	r3, r4, #4
 8002698:	1af2      	subs	r2, r6, r3
 800269a:	d0b6      	beq.n	800260a <_malloc_r+0x22>
 800269c:	1b9b      	subs	r3, r3, r6
 800269e:	50a3      	str	r3, [r4, r2]
 80026a0:	e7b3      	b.n	800260a <_malloc_r+0x22>
 80026a2:	6862      	ldr	r2, [r4, #4]
 80026a4:	42a3      	cmp	r3, r4
 80026a6:	bf0c      	ite	eq
 80026a8:	6032      	streq	r2, [r6, #0]
 80026aa:	605a      	strne	r2, [r3, #4]
 80026ac:	e7ec      	b.n	8002688 <_malloc_r+0xa0>
 80026ae:	4623      	mov	r3, r4
 80026b0:	6864      	ldr	r4, [r4, #4]
 80026b2:	e7b2      	b.n	800261a <_malloc_r+0x32>
 80026b4:	4634      	mov	r4, r6
 80026b6:	6876      	ldr	r6, [r6, #4]
 80026b8:	e7b9      	b.n	800262e <_malloc_r+0x46>
 80026ba:	230c      	movs	r3, #12
 80026bc:	4638      	mov	r0, r7
 80026be:	603b      	str	r3, [r7, #0]
 80026c0:	f000 f84c 	bl	800275c <__malloc_unlock>
 80026c4:	e7a1      	b.n	800260a <_malloc_r+0x22>
 80026c6:	6025      	str	r5, [r4, #0]
 80026c8:	e7de      	b.n	8002688 <_malloc_r+0xa0>
 80026ca:	bf00      	nop
 80026cc:	20000174 	.word	0x20000174

080026d0 <_realloc_r>:
 80026d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026d4:	4680      	mov	r8, r0
 80026d6:	4614      	mov	r4, r2
 80026d8:	460e      	mov	r6, r1
 80026da:	b921      	cbnz	r1, 80026e6 <_realloc_r+0x16>
 80026dc:	4611      	mov	r1, r2
 80026de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026e2:	f7ff bf81 	b.w	80025e8 <_malloc_r>
 80026e6:	b92a      	cbnz	r2, 80026f4 <_realloc_r+0x24>
 80026e8:	f7ff ff16 	bl	8002518 <_free_r>
 80026ec:	4625      	mov	r5, r4
 80026ee:	4628      	mov	r0, r5
 80026f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026f4:	f000 f838 	bl	8002768 <_malloc_usable_size_r>
 80026f8:	4284      	cmp	r4, r0
 80026fa:	4607      	mov	r7, r0
 80026fc:	d802      	bhi.n	8002704 <_realloc_r+0x34>
 80026fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002702:	d812      	bhi.n	800272a <_realloc_r+0x5a>
 8002704:	4621      	mov	r1, r4
 8002706:	4640      	mov	r0, r8
 8002708:	f7ff ff6e 	bl	80025e8 <_malloc_r>
 800270c:	4605      	mov	r5, r0
 800270e:	2800      	cmp	r0, #0
 8002710:	d0ed      	beq.n	80026ee <_realloc_r+0x1e>
 8002712:	42bc      	cmp	r4, r7
 8002714:	4622      	mov	r2, r4
 8002716:	4631      	mov	r1, r6
 8002718:	bf28      	it	cs
 800271a:	463a      	movcs	r2, r7
 800271c:	f7ff fed4 	bl	80024c8 <memcpy>
 8002720:	4631      	mov	r1, r6
 8002722:	4640      	mov	r0, r8
 8002724:	f7ff fef8 	bl	8002518 <_free_r>
 8002728:	e7e1      	b.n	80026ee <_realloc_r+0x1e>
 800272a:	4635      	mov	r5, r6
 800272c:	e7df      	b.n	80026ee <_realloc_r+0x1e>
	...

08002730 <_sbrk_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	2300      	movs	r3, #0
 8002734:	4d05      	ldr	r5, [pc, #20]	; (800274c <_sbrk_r+0x1c>)
 8002736:	4604      	mov	r4, r0
 8002738:	4608      	mov	r0, r1
 800273a:	602b      	str	r3, [r5, #0]
 800273c:	f7fd ff6e 	bl	800061c <_sbrk>
 8002740:	1c43      	adds	r3, r0, #1
 8002742:	d102      	bne.n	800274a <_sbrk_r+0x1a>
 8002744:	682b      	ldr	r3, [r5, #0]
 8002746:	b103      	cbz	r3, 800274a <_sbrk_r+0x1a>
 8002748:	6023      	str	r3, [r4, #0]
 800274a:	bd38      	pop	{r3, r4, r5, pc}
 800274c:	2000017c 	.word	0x2000017c

08002750 <__malloc_lock>:
 8002750:	4801      	ldr	r0, [pc, #4]	; (8002758 <__malloc_lock+0x8>)
 8002752:	f000 b811 	b.w	8002778 <__retarget_lock_acquire_recursive>
 8002756:	bf00      	nop
 8002758:	20000180 	.word	0x20000180

0800275c <__malloc_unlock>:
 800275c:	4801      	ldr	r0, [pc, #4]	; (8002764 <__malloc_unlock+0x8>)
 800275e:	f000 b80c 	b.w	800277a <__retarget_lock_release_recursive>
 8002762:	bf00      	nop
 8002764:	20000180 	.word	0x20000180

08002768 <_malloc_usable_size_r>:
 8002768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800276c:	1f18      	subs	r0, r3, #4
 800276e:	2b00      	cmp	r3, #0
 8002770:	bfbc      	itt	lt
 8002772:	580b      	ldrlt	r3, [r1, r0]
 8002774:	18c0      	addlt	r0, r0, r3
 8002776:	4770      	bx	lr

08002778 <__retarget_lock_acquire_recursive>:
 8002778:	4770      	bx	lr

0800277a <__retarget_lock_release_recursive>:
 800277a:	4770      	bx	lr

0800277c <_init>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	bf00      	nop
 8002780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002782:	bc08      	pop	{r3}
 8002784:	469e      	mov	lr, r3
 8002786:	4770      	bx	lr

08002788 <_fini>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	bf00      	nop
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr
