INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/sim/xpm_cdc_1bit_xpm_cdc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit_xpm_cdc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/bd/xpm_cdc_1bit/sim/xpm_cdc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd
INFO: [VRFC 10-311] analyzing module command_selector
INFO: [VRFC 10-311] analyzing module MISO_falling_edge
INFO: [VRFC 10-311] analyzing module MISO_rising_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_S00_AXI
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:252]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:253]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:254]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:255]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:256]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:257]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:258]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:259]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:261]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:262]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:263]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:264]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:265]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:266]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:267]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:268]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:270]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:271]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:272]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:273]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:274]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:275]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:276]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:277]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:279]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:280]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:281]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:282]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:283]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:284]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:285]
WARNING: [VRFC 10-3380] identifier 'slv_reg0' is used before its declaration [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:286]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_headstage_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full_16_probes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_headstage_slave_full_16_probes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhd_axi
