timestamp=1731198096565

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*2476*3178

[~MFT]
0=4|0work.mgf|3178|0
1=2|1work.mgf|374|0
3=4|3work.mgf|2099|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|c73a565f2ade592f8ac1c68f484c9216e6f8051ecc60e5346d83785c166bac78

[tb]
A/tb=22|../testbench.sv|2|1*374
BinL64/tb=3*174
R=../testbench.sv|2
SLP=3*2099
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|8db8692708dc0985d408d2497dbc95fa23f824c2a51b066b5821229331248d37

[~U]
$root=12|0*0|
tb=12|0*2182||0x10
