\hypertarget{group___s_m_a_r_t_c_a_r_d___rx___tx___swap}{}\section{S\+M\+A\+R\+T\+C\+A\+RD advanced feature RX TX pins swap}
\label{group___s_m_a_r_t_c_a_r_d___rx___tx___swap}\index{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap@{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_gaa7575142ae9044abf0df73607d72ea9b}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_ga9cf5e77dd48e998670181874b71375ed}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+W\+AP})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_gaa7575142ae9044abf0df73607d72ea9b}\label{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_gaa7575142ae9044abf0df73607d72ea9b}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap@{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE}!S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap@{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE}{SMARTCARD\_ADVFEATURE\_SWAP\_DISABLE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE~(0x00000000\+U)}

T\+X/\+RX pins swap disable \mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_ga9cf5e77dd48e998670181874b71375ed}\label{group___s_m_a_r_t_c_a_r_d___rx___tx___swap_ga9cf5e77dd48e998670181874b71375ed}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap@{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE}!S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap@{S\+M\+A\+R\+T\+C\+A\+R\+D advanced feature R\+X T\+X pins swap}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE}{SMARTCARD\_ADVFEATURE\_SWAP\_ENABLE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+W\+AP})}

T\+X/\+RX pins swap enable 