Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: vga_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_test"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : vga_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v" into library work
Parsing module <vga_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_test>.

Elaborating module <clkdiv>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:1127 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_sync.v" Line 52: Assignment to v_sync_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_sync.v" Line 84: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_sync.v" Line 93: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_test>.
    Related source file is "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v".
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v" line 38: Output port <pixel_x> of the instance <vsync_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v" line 38: Output port <pixel_y> of the instance <vsync_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_test.v" line 38: Output port <p_tick> of the instance <vsync_unit> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <vga_test> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_3_o_add_4_OUT> created at line 84.
    Found 10-bit adder for signal <v_count_reg[9]_GND_3_o_add_7_OUT> created at line 93.
    Found 10-bit comparator lessequal for signal <n0014> created at line 98
    Found 10-bit comparator lessequal for signal <n0016> created at line 99
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_3_o_LessThan_15_o> created at line 104
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_3_o_LessThan_16_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 2
 10-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 3
 10-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 4
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clock/clkdiv_2> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_3> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_4> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_5> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_6> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_7> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_8> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_9> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_10> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_11> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_12> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_13> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_14> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_15> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_16> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_17> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_18> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_19> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_20> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_21> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_22> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_23> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_24> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_25> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_26> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_27> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_28> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_29> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_30> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <clock/clkdiv_31> of sequential type is unconnected in block <vga_test>.

Optimizing unit <vga_test> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:1710 - FF/Latch <h_sync_reg> (without init value) has a constant value of 0 in block <vga_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <h_sync_reg> (without init value) has a constant value of 0 in block <vga_sync>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 3
#      LUT2                        : 7
#      LUT3                        : 1
#      LUT5                        : 2
#      LUT6                        : 22
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 26
#      FDC                         : 6
#      FDCE                        : 20
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  202800     0%  
 Number of Slice LUTs:                   37  out of  101400     0%  
    Number used as Logic:                37  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     37
   Number with an unused Flip Flop:      14  out of     37    37%  
   Number with an unused LUT:             0  out of     37     0%  
   Number of fully used LUT-FF pairs:    23  out of     37    62%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    400     2%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
clock/clkdiv_1                     | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.469ns (Maximum Frequency: 405.022MHz)
   Minimum input arrival time before clock: 0.875ns
   Maximum output required time after clock: 2.609ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.370ns (frequency: 729.927MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.370ns (Levels of Logic = 3)
  Source:            clock/clkdiv_0 (FF)
  Destination:       clock/clkdiv_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock/clkdiv_0 to clock/clkdiv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  clock/clkdiv_0 (clock/clkdiv_0)
     INV:I->O              1   0.067   0.000  clock/Mcount_clkdiv_lut<0>_INV_0 (clock/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            0   0.291   0.000  clock/Mcount_clkdiv_cy<0> (clock/Mcount_clkdiv_cy<0>)
     XORCY:CI->O           1   0.320   0.000  clock/Mcount_clkdiv_xor<1> (Result<1>)
     FDC:D                     0.011          clock/clkdiv_1
    ----------------------------------------
    Total                      1.370ns (0.971ns logic, 0.399ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/clkdiv_1'
  Clock period: 2.469ns (frequency: 405.022MHz)
  Total number of paths / destination ports: 1401 / 41
-------------------------------------------------------------------------
Delay:               2.469ns (Levels of Logic = 12)
  Source:            vsync_unit/h_count_reg_6 (FF)
  Destination:       vsync_unit/h_count_reg_9 (FF)
  Source Clock:      clock/clkdiv_1 rising
  Destination Clock: clock/clkdiv_1 rising

  Data Path: vsync_unit/h_count_reg_6 to vsync_unit/h_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.282   0.731  vsync_unit/h_count_reg_6 (vsync_unit/h_count_reg_6)
     LUT5:I0->O           12   0.053   0.485  vsync_unit/h_end<9>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.399  vsync_unit/h_end_inv1 (vsync_unit/h_end_inv)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<0> (vsync_unit/Mcount_h_count_reg_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<1> (vsync_unit/Mcount_h_count_reg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<2> (vsync_unit/Mcount_h_count_reg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<3> (vsync_unit/Mcount_h_count_reg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<4> (vsync_unit/Mcount_h_count_reg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<5> (vsync_unit/Mcount_h_count_reg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<6> (vsync_unit/Mcount_h_count_reg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<7> (vsync_unit/Mcount_h_count_reg_cy<7>)
     MUXCY:CI->O           0   0.015   0.000  vsync_unit/Mcount_h_count_reg_cy<8> (vsync_unit/Mcount_h_count_reg_cy<8>)
     XORCY:CI->O           1   0.320   0.000  vsync_unit/Mcount_h_count_reg_xor<9> (vsync_unit/Mcount_h_count_reg9)
     FDCE:D                    0.011          vsync_unit/h_count_reg_9
    ----------------------------------------
    Total                      2.469ns (0.854ns logic, 1.615ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.875ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       rgb_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to rgb_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.000   0.550  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.325          rgb_reg_0
    ----------------------------------------
    Total                      0.875ns (0.325ns logic, 0.550ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/clkdiv_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.875ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       vsync_unit/h_count_reg_9 (FF)
  Destination Clock: clock/clkdiv_1 rising

  Data Path: reset to vsync_unit/h_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.000   0.550  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.325          vsync_unit/mod2_reg
    ----------------------------------------
    Total                      0.875ns (0.325ns logic, 0.550ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.219ns (Levels of Logic = 2)
  Source:            rgb_reg_2 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      clk rising

  Data Path: rgb_reg_2 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.485  rgb_reg_2 (rgb_reg_2)
     LUT2:I0->O            1   0.053   0.399  Mmux_n000331 (rgb_2_OBUF)
     OBUF:I->O                 0.000          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      1.219ns (0.335ns logic, 0.884ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/clkdiv_1'
  Total number of paths / destination ports: 24 / 3
-------------------------------------------------------------------------
Offset:              2.609ns (Levels of Logic = 4)
  Source:            vsync_unit/v_count_reg_5 (FF)
  Destination:       rgb<1> (PAD)
  Source Clock:      clock/clkdiv_1 rising

  Data Path: vsync_unit/v_count_reg_5 to rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.282   0.668  vsync_unit/v_count_reg_5 (vsync_unit/v_count_reg_5)
     LUT3:I0->O            1   0.053   0.602  vsync_unit/video_on_SW0 (N3)
     LUT6:I3->O            3   0.053   0.499  vsync_unit/video_on (video_on)
     LUT2:I0->O            1   0.053   0.399  Mmux_n000321 (rgb_1_OBUF)
     OBUF:I->O                 0.000          rgb_1_OBUF (rgb<1>)
    ----------------------------------------
    Total                      2.609ns (0.441ns logic, 2.168ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock/clkdiv_1 |    2.469|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.91 secs
 
--> 

Total memory usage is 413800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    3 (   0 filtered)

