# Extracting the I/O interface from Register Transfer Level (RTL) design files.

This code parses Verilog and SystemVerilog files to extract the I/O interface and return them as C++ objects.
