<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXIM_read_xadc</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>MADC_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="MADC_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MADC_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MADC_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPS_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="SPS_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.SPS_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.SPS_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.SPS_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPS_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SPS_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPS_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sps_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SPS_AXI_CLK.ASSOCIATED_BUSIF">SPS_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SPS_AXI_CLK.ASSOCIATED_RESET">sps_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MADC_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MADC_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MADC_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>madc_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MADC_AXI_CLK.ASSOCIATED_BUSIF">MADC_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MADC_AXI_CLK.ASSOCIATED_RESET">madc_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>MADC_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>SPS_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>SPS_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.SPS_AXI.SPS_AXI_REG.OFFSET_BASE_PARAM">C_SPS_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.SPS_AXI.SPS_AXI_REG.OFFSET_HIGH_PARAM">C_SPS_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf6f3928</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf6f3928</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6c0489eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3986b359</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>val_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mst_exec_state_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eoc_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MADC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>madc_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SPS_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SPS_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_SPS_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SPS_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SPS_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sps_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_SPS_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C SPS AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SPS_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SPS_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C SPS AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SPS_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MADC_AXI_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C MADC AXI START DATA VALUE</spirit:displayName>
        <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MADC_AXI_START_DATA_VALUE" spirit:order="7" spirit:bitStringLength="32">0xAA000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MADC_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C MADC AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MADC_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="8" spirit:bitStringLength="32">0x43C00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MADC_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C MADC AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MADC_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MADC_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C MADC AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MADC_AXI_DATA_WIDTH" spirit:order="10" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MADC_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C MADC AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MADC_AXI_TRANSACTIONS_NUM" spirit:order="11" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XADC_SLV_OFFSET</spirit:name>
        <spirit:displayName>Xadc Slv Offset</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XADC_SLV_OFFSET" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CONFIG_REG_SLV_OFFSET</spirit:name>
        <spirit:displayName>Config Reg Slv Offset</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CONFIG_REG_SLV_OFFSET" spirit:bitStringLength="32">0x00010000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0_MADC_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0_SPS_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d7a072f7</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0_MADC_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0_SPS_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/data/AXIM_read_xadc.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/data/AXIM_read_xadc.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/src/AXIM_read_xadc.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/src/AXIM_read_xadc.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIM_read_xadc_v1_0/src/AXIM_read_xadc_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIM_read_xadc_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3986b359</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Does the same than the AXIM_read_xadc_v1, but contais a slave interface send to PS</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_SPS_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C SPS AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SPS_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_SPS_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_SPS_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C SPS AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SPS_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_SPS_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_SPS_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C SPS AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SPS_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_SPS_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_SPS_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C SPS AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SPS_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_SPS_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MADC_AXI_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C MADC AXI START DATA VALUE</spirit:displayName>
      <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MADC_AXI_START_DATA_VALUE" spirit:order="7" spirit:bitStringLength="32">0xAA000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MADC_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C MADC AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MADC_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="8" spirit:bitStringLength="32">0x43C00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MADC_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C MADC AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MADC_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MADC_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MADC_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C MADC AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MADC_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="10">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MADC_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MADC_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C MADC AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MADC_AXI_TRANSACTIONS_NUM" spirit:order="11" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIM_read_xadc_v2_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XADC_SLV_OFFSET</spirit:name>
      <spirit:displayName>Xadc Slv Offset</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.XADC_SLV_OFFSET" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CONFIG_REG_SLV_OFFSET</spirit:name>
      <spirit:displayName>Config Reg Slv Offset</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CONFIG_REG_SLV_OFFSET" spirit:bitStringLength="32">0x00010000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIM_read_xadc_v2.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-08T10:13:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ee20c8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8805aab_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2d482b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58769dc6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d290ea_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e7a13a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2a9e51_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a361dbc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb3e006_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501dd84f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcb4835_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166334e8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5b97fa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664f293a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fbdf4b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dbbe94_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a422171_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553b1104_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39db5485_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7c36d9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ccbcd8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb72a19_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4dedc6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce6a68a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da79944_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c4cbc4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c97f619_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bba49d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d765f0f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dec7512_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478089be_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3aae98_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4545ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f7c06c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d60f963_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ccffda_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b595fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2871127f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af1b693_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd3a5cb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e6dc48_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33087a99_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d970b6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c300b2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2143c938_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e13de5c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68add178_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357cf503_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637e31af_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d42ed01_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58993973_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55884def_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c387973_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb6781_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28947c14_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4af6d6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee2347b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e46db4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf8cf06_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2fee24_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300ac5f6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e94b2a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f93c62_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266b6cb9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d59ac1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c981f65_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce4e10d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a656df6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fc4e78_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e818cd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6fdef0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b58235d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d846a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be700f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416c4870_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfa22b8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198a3c1a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecc4c62_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f219a15_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee535a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71520161_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6886a458_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275c657a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53123f54_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b9598a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afd5944_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b4760e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb68dd8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d98318c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a82946_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1a3d13_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274bdb79_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553ca9d1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c52c8b4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2a1dc1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffcf03c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2310ba24_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382dab85_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c307bbe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4619c2f6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da86ac4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9f4b49_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfed93c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bddf007_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43391feb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fec6785_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703e990b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680c435c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67140049_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fcfd65_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788e2239_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c1bc96_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e626b89_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db9ed57_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eef8f1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b027c67_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5816551f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6988b58f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a085e78_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adbed7b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308eef0d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bcd3a5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aca820_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8a1e7e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498cc996_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f68a785_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349b1b37_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b269c40_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a718853_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303605df_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8f62fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d3ae4c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ea5645_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fe4c0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69622ab2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9567712_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db4e23_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab4bd10_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e030b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd84dd2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93346bd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f60020_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a16c4be_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba16e3e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbfe050_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa6635e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fa6a8b13"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="54f15e1a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="fc8a861a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fd1790f9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a2c2a5bf"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a6a0ac"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e8b6406a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
