# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime: Generate Tcl File for Project
# File: PWM.tcl
# Generated on: Mon Apr 21 17:02:28 2025

# Load Quartus Prime Tcl Project package
package require ::quartus::project

set need_to_close_project 0
set make_assignments 1

# Check that the right project is open
if {[is_project_open]} {
	if {[string compare $quartus(project) "PWM"]} {
		puts "Project PWM is not open"
		set make_assignments 0
	}
} else {
	# Only open if not already open
	if {[project_exists PWM]} {
		project_open -revision PWM PWM
	} else {
		project_new -revision PWM PWM
	}
	set need_to_close_project 1
}

# Make assignments
if {$make_assignments} {
	set_global_assignment -name FAMILY "Cyclone IV E"
	set_global_assignment -name DEVICE EP4CE30U19A7
	set_global_assignment -name TOP_LEVEL_ENTITY PWMplus
	set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
	set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:15:41  MARCH 24, 2025"
	set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
	set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
	set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
	set_global_assignment -name MAX_CORE_JUNCTION_TEMP 125
	set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
	set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
	set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
	set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
	set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
	set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
	set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
	set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
	set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
	set_global_assignment -name QIP_FILE ABC.qip
	set_global_assignment -name VERILOG_FILE PWMplus.v
	set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
	set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
	set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
	set_global_assignment -name VERILOG_FILE seg_led.v
	set_location_assignment PIN_AB12 -to clk
	set_location_assignment PIN_M6 -to PWM
	set_location_assignment PIN_AA21 -to GND
	set_location_assignment PIN_A16 -to A[7]
	set_location_assignment PIN_B16 -to A[6]
	set_location_assignment PIN_A17 -to A[5]
	set_location_assignment PIN_B15 -to A[4]
	set_location_assignment PIN_A14 -to A[3]
	set_location_assignment PIN_B14 -to A[2]
	set_location_assignment PIN_A13 -to A[1]
	set_location_assignment PIN_B13 -to A[0]
	set_location_assignment PIN_N8 -to PWM1
	set_location_assignment PIN_L7 -to PWM2
	set_location_assignment PIN_M7 -to PWM3
	set_location_assignment PIN_J7 -to PWM4
	set_location_assignment PIN_K7 -to PWM5
	set_location_assignment PIN_H6 -to PWM6
	set_location_assignment PIN_J6 -to PWM7
	set_location_assignment PIN_AA20 -to PWM_motor
	set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

	# Commit assignments
	export_assignments

	# Close project
	if {$need_to_close_project} {
		project_close
	}
}
