# Registers for the L4+ series are again completely different from any other...

RCC:
  CR:
    PLLSAI2RDY:
      Unlocked: [ 0, "PLLSAI2 unlocked" ]
      Locked: [ 1, "PLLSAI2 locked" ]
    PLLSAI2ON:
      Disabled: [ 0, "PLLSAI2 OFF" ]
      Enabled: [ 1, "PLLSAI2 ON" ]
    PLLSAI1RDY:
      Unlocked: [ 0, "PLLSAI1 unlocked" ]
      Locked: [ 1, "PLLSAI1 locked" ]
    PLLSAI1ON:
      Disabled: [ 0, "PLLSAI1 OFF" ]
      Enabled: [ 1, "PLLSAI1 ON" ]
    PLLRDY:
      Unlocked: [ 0, "PLL unlocked" ]
      Locked: [ 1, "PLL locked" ]
    PLLON:
      Disabled: [ 0, "PLL OFF" ]
      Enabled: [ 1, "PLL ON" ]
    CSSON:
      Disabled: [ 0, "Clock security system OFF (clock detector OFF)" ]
      Enabled: [ 1, "Clock security system ON (Clock detector ON if the HSE oscillator is stable, OFF if not)" ]
    HSEBYP:
      NotBypassed: [ 0, "HSE crystal oscillator not bypassed" ]
      Bypassed: [ 1, "HSE crystal oscillator bypassed with external clock" ]
    HSERDY:
      NotReady: [ 0, "HSE oscillator not ready" ]
      Ready: [ 1, "HSE oscillator ready" ]
    HSEON:
      Disabled: [ 0, "HSE oscillator OFF" ]
      Enabled: [ 1, "HSE oscillator ON" ]
    HSIASFS:
      Disabled: [ 0, "HSI16 oscillator is not enabled by hardware when exiting Stop mode with MSI as wakeup clock" ]
      Enabled: [ 1, "HSI16 oscillator is enabled by hardware when exiting Stop mode with MSI as wakeup clock" ]
    HSIRDY:
      NotReady: [ 0, "HSI16 oscillator not ready" ]
      Ready: [ 1, "HSI16 oscillator ready" ]
    HSIKERON:
      Disabled: [ 0, "No effect on HSI16 oscillator" ]
      Enabled: [ 1, "HSI16 oscillator is forced ON even in Stop mode" ]
    HSION:
      Disabled: [ 0, "HSI16 oscillator OFF" ]
      Enabled: [ 1, "HSI16 oscillator ON" ]
    MSIRGSEL:
      CSR: [ 0, "MSI Range is provided by MSISRANGE[3:0] in RCC_CSR register" ]
      CR: [ 1, "MSI Range is provided by MSIRANGE[3:0] in the RCC_CR register" ]
    MSIPLLEN:
      Disabled: [ 0, "MSI PLL OFF" ]
      Enabled: [ 1, "MSI PLL ON" ]
    MSIRDY:
      NotReady: [ 0, "MSI oscillator not ready" ]
      Ready: [ 1, "MSI oscillator ready" ]
    MSION:
      Disabled: [ 0, "MSI oscillator OFF" ]
      Enabled: [ 1, "MSI oscillator ON" ]
    MSIRANGE:
      Range100K: [ 0b0000, "range 0 around 100 kHz" ]
      Range200K: [ 0b0001, "range 1 around 200 kHz" ]
      Range400K: [ 0b0010, "range 2 around 400 kHz" ]
      Range800K: [ 0b0011, "range 3 around 800 kHz" ]
      Range1M: [ 0b0100, "range 4 around 1 MHz" ]
      Range2M: [ 0b0101, "range 5 around 2 MHz" ]
      Range4M: [ 0b0110, "range 6 around 4 MHz" ]
      Range8M: [ 0b0111, "range 7 around 8 MHz" ]
      Range16M: [ 0b1000, "range 8 around 16 MHz" ]
      Range24M: [ 0b1001, "range 9 around 24 MHz" ]
      Range32M: [ 0b1010, "range 10 around 32 MHz" ]
      Range48M: [ 0b1011, "range 11 around 48 MHz" ]

  ICSCR:
    HSITRIM: [ 0, 0x7F ]
    HSICAL: [ 0, 0xFF ]
    MSITRIM: [ 0, 0xFF ]
    MSICAL: [ 0, 0xFF ]

  CFGR:
    MCOPRE:
      Divider1: [ 0, "MCO is divided by 1" ]
      Divider2: [ 1, "MCO is divided by 2" ]
      Divider4: [ 2, "MCO is divided by 4" ]
      Divider8: [ 3, "MCO is divided by 8" ]
      Divider16: [ 4, "MCO is divided by 16" ]
    MCOSEL:
      Disabled: [ 0, "MCO output disabled, no clock on MCO" ]
      SYSCLK: [ 0b0001, "SYSCLK system clock selected" ]
      MSI: [ 0b0010, "MSI clock selected." ]
      HSI16: [ 0b0011, "HSI16 clock selected." ]
      HSE: [ 0b0100, "HSE clock selected" ]
      MainPLL: [ 0b0101, "Main PLL clock selected" ]
      LSI: [ 0b0110, "LSI clock selected" ]
      LSE: [ 0b0111, "LSE clock selected" ]
      HSI48: [ 0b1000, "Internal HSI48 clock selected" ]
    STOPWUCK:
      MSI: [ 0, "MSI oscillator selected as wakeup from stop clock and CSS backup clock" ]
      HSI16: [ 1, "HSI16 oscillator selected as wakeup from stop clock and CSS backup clock" ]
    "PPRE?":
      Div1: [-1, "HCLK not divided" ]
      Div2: [0b100, "HCLK divided by 2" ]
      Div4: [0b101, "HCLK divided by 4" ]
      Div8: [0b110, "HCLK divided by 8" ]
      Div16: [0b111, "HCLK divided by 16" ]
    HPRE:
      Div1: [ -1, "SYSCLK not divided" ]
      Div2: [ 0b1000, "SYSCLK divided by 2" ]
      Div4: [ 0b1001, "SYSCLK divided by 4" ]
      Div8: [ 0b1010, "SYSCLK divided by 8" ]
      Div16: [ 0b1011, "SYSCLK divided by 16" ]
      Div64: [ 0b1100, "SYSCLK divided by 64" ]
      Div128: [ 0b1101, "SYSCLK divided by 128" ]
      Div256: [ 0b1110, "SYSCLK divided by 256" ]
      Div512: [ 0b1111, "SYSCLK divided by 512" ]
    SWS:
      MSI: [ 0b00, "MSI oscillator used as system clock" ]
      HSI16: [ 0b01, "HSI16 oscillator used as system clock" ]
      HSE: [ 0b10, "HSE used as system clock" ]
      PLL: [ 0b11, "PLL used as system clock" ]
    SW:
      MSI: [ 0b00, "MSI selected as system clock" ]
      HSI16: [ 0b01, "HSI16 selected as system clock" ]
      HSE: [ 0b10, "HSE selected as system clock" ]
      PLL: [ 0b11, "PLL selected as system clock" ]

  PLLCFGR:
    PLLPDIV:
      PLLP: [ 0, "PLLSAI3CLK is controlled by the bit PLLP" ]
      Div2: [ 2, "PLLSAI3CLK = VCO / 2" ]
      Div3: [ 3, "PLLSAI3CLK = VCO / 3" ]
      Div4: [ 4, "PLLSAI3CLK = VCO / 4" ]
      Div5: [ 5, "PLLSAI3CLK = VCO / 5" ]
      Div6: [ 6, "PLLSAI3CLK = VCO / 6" ]
      Div7: [ 7, "PLLSAI3CLK = VCO / 7" ]
      Div8: [ 8, "PLLSAI3CLK = VCO / 8" ]
      Div9: [ 9, "PLLSAI3CLK = VCO / 9" ]
      Div10: [ 10, "PLLSAI3CLK = VCO / 10" ]
      Div11: [ 11, "PLLSAI3CLK = VCO / 11" ]
      Div12: [ 12, "PLLSAI3CLK = VCO / 12" ]
      Div13: [ 13, "PLLSAI3CLK = VCO / 13" ]
      Div14: [ 14, "PLLSAI3CLK = VCO / 14" ]
      Div15: [ 15, "PLLSAI3CLK = VCO / 15" ]
      Div16: [ 16, "PLLSAI3CLK = VCO / 16" ]
      Div17: [ 17, "PLLSAI3CLK = VCO / 17" ]
      Div18: [ 18, "PLLSAI3CLK = VCO / 18" ]
      Div19: [ 19, "PLLSAI3CLK = VCO / 19" ]
      Div20: [ 20, "PLLSAI3CLK = VCO / 20" ]
      Div21: [ 21, "PLLSAI3CLK = VCO / 21" ]
      Div22: [ 22, "PLLSAI3CLK = VCO / 22" ]
      Div23: [ 23, "PLLSAI3CLK = VCO / 23" ]
      Div24: [ 24, "PLLSAI3CLK = VCO / 24" ]
      Div25: [ 25, "PLLSAI3CLK = VCO / 25" ]
      Div26: [ 26, "PLLSAI3CLK = VCO / 26" ]
      Div27: [ 27, "PLLSAI3CLK = VCO / 27" ]
      Div28: [ 28, "PLLSAI3CLK = VCO / 28" ]
      Div29: [ 29, "PLLSAI3CLK = VCO / 29" ]
      Div30: [ 30, "PLLSAI3CLK = VCO / 30" ]
      Div31: [ 31, "PLLSAI3CLK = VCO / 31" ]
    PLL[RQ]:
      Div2: [ 0, "PLLx = 2"]
      Div4: [ 1, "PLLx = 4"]
      Div6: [ 2, "PLLx = 6"]
      Div8: [ 3, "PLLx = 8"]
    PLLREN:
      Disabled: [ 0, "PLLCLK output disable" ]
      Enabled: [ 1, "PLLCLK output enabled" ]
    PLLQEN:
      Disabled: [ 0, "PLL48M1CLK output disable" ]
      Enabled: [ 1, "PLL48M1CLK output enabled" ]
    PLLP:
      Div7: [ 0, "PLLP = 7" ]
      Div17: [ 1, "PLLP = 17" ]
    PLLPEN:
      Disabled: [ 0, "PLLSAI3CLK output disable" ]
      Enabled: [ 1, "PLLSAI3CLK output enabled" ]
    PLLN: [ 8, 127 ]
    PLLM:
      Div1: [ 0, "PLLM = 1" ]
      Div2: [ 1, "PLLM = 2" ]
      Div3: [ 2, "PLLM = 3" ]
      Div4: [ 3, "PLLM = 4" ]
      Div5: [ 4, "PLLM = 5" ]
      Div6: [ 5, "PLLM = 6" ]
      Div7: [ 6, "PLLM = 7" ]
      Div8: [ 7, "PLLM = 8" ]
      Div9: [ 8, "PLLM = 9" ]
      Div10: [ 9, "PLLM = 11" ]
      Div11: [ 10, "PLLM = 12" ]
      Div12: [ 11, "PLLM = 13" ]
      Div13: [ 12, "PLLM = 13" ]
      Div14: [ 13, "PLLM = 14" ]
      Div15: [ 14, "PLLM = 15" ]
      Div16: [ 15, "PLLM = 16" ]
    PLLSRC:
      NoClock: [ 0, "No clock sent to PLL" ]
      MSI: [ 1, "MSI clock selected as PLL clock entry" ]
      HSI16: [ 2, "HSI16 clock selected as PLL clock entry" ]
      HSE: [ 3, "HSE clock selected as PLL clock entry" ]

  PLLSAI1CFGR:
    PLLSAI1PDIV:
      PLLSAI1P: [ 0, "PLLSAI1CLK is controlled by the bit PLLSAI1P" ]
      Div2: [ 2, "PLLSAI1CLK = VCOSAI / 2" ]
      Div3: [ 3, "PLLSAI1CLK = VCOSAI / 3" ]
      Div4: [ 4, "PLLSAI1CLK = VCOSAI / 4" ]
      Div5: [ 5, "PLLSAI1CLK = VCOSAI / 5" ]
      Div6: [ 6, "PLLSAI1CLK = VCOSAI / 6" ]
      Div7: [ 7, "PLLSAI1CLK = VCOSAI / 7" ]
      Div8: [ 8, "PLLSAI1CLK = VCOSAI / 8" ]
      Div9: [ 9, "PLLSAI1CLK = VCOSAI / 9" ]
      Div10: [ 10, "PLLSAI1CLK = VCOSAI / 10" ]
      Div11: [ 11, "PLLSAI1CLK = VCOSAI / 11" ]
      Div12: [ 12, "PLLSAI1CLK = VCOSAI / 12" ]
      Div13: [ 13, "PLLSAI1CLK = VCOSAI / 13" ]
      Div14: [ 14, "PLLSAI1CLK = VCOSAI / 14" ]
      Div15: [ 15, "PLLSAI1CLK = VCOSAI / 15" ]
      Div16: [ 16, "PLLSAI1CLK = VCOSAI / 16" ]
      Div17: [ 17, "PLLSAI1CLK = VCOSAI / 17" ]
      Div18: [ 18, "PLLSAI1CLK = VCOSAI / 18" ]
      Div19: [ 19, "PLLSAI1CLK = VCOSAI / 19" ]
      Div20: [ 20, "PLLSAI1CLK = VCOSAI / 20" ]
      Div21: [ 21, "PLLSAI1CLK = VCOSAI / 21" ]
      Div22: [ 22, "PLLSAI1CLK = VCOSAI / 22" ]
      Div23: [ 23, "PLLSAI1CLK = VCOSAI / 23" ]
      Div24: [ 24, "PLLSAI1CLK = VCOSAI / 24" ]
      Div25: [ 25, "PLLSAI1CLK = VCOSAI / 25" ]
      Div26: [ 26, "PLLSAI1CLK = VCOSAI / 26" ]
      Div27: [ 27, "PLLSAI1CLK = VCOSAI / 27" ]
      Div28: [ 28, "PLLSAI1CLK = VCOSAI / 28" ]
      Div29: [ 29, "PLLSAI1CLK = VCOSAI / 29" ]
      Div30: [ 30, "PLLSAI1CLK = VCOSAI / 30" ]
      Div31: [ 31, "PLLSAI1CLK = VCOSAI / 31" ]
    PLLSAI1REN:
      Disabled: [ 0, "PLLADC1CLK output disable" ]
      Enabled: [ 1, "PLLADC1CLK output enabled" ]
    PLLSAI1[RQ]:
      Div2: [ 0, "PLLSAI1x = 2" ]
      Div4: [ 1, "PLLSAI1x = 4" ]
      Div6: [ 2, "PLLSAI1x = 6" ]
      Div8: [ 3, "PLLSAI1x = 8" ]
    PLLSAI1QEN:
      Disabled: [ 0, "PLL48M2CLK output disable" ]
      Enabled: [ 1, "PLL48M2CLK output enabled" ]
    PLLSAI1P:
      Div7: [ 0, "PLLSAI1P = 7" ]
      Div17: [ 1, "PLLSAI1P = 17" ]
    PLLSAI1PEN:
      Disabled: [ 0, "PLLSAI1CLK output disable" ]
      Enabled: [ 1, "PLLSAI1CLK output enabled" ]
    PLLSAI1N: [ 8, 127 ]
    PLLSAI1M:
      Div1: [ 0, "PLLSAI1M = 1" ]
      Div2: [ 1, "PLLSAI1M = 2" ]
      Div3: [ 2, "PLLSAI1M = 3" ]
      Div4: [ 3, "PLLSAI1M = 4" ]
      Div5: [ 4, "PLLSAI1M = 5" ]
      Div6: [ 5, "PLLSAI1M = 6" ]
      Div7: [ 6, "PLLSAI1M = 7" ]
      Div8: [ 7, "PLLSAI1M = 8" ]
      Div9: [ 8, "PLLSAI1M = 9" ]
      Div10: [ 9, "PLLSAI1M = 11" ]
      Div11: [ 10, "PLLSAI1M = 12" ]
      Div12: [ 11, "PLLSAI1M = 13" ]
      Div13: [ 12, "PLLSAI1M = 13" ]
      Div14: [ 13, "PLLSAI1M = 14" ]
      Div15: [ 14, "PLLSAI1M = 15" ]
      Div16: [ 15, "PLLSAI1M = 16" ]

  PLLSAI2CFGR:
    PLLSAI2PDIV:
      PLLSAI1P: [ 0, "PLLSAI2CLK is controlled by the bit PLLSAI2P" ]
      Div2: [ 2, "PLLSAI2CLK = VCOSAI2 / 2" ]
      Div3: [ 3, "PLLSAI2CLK = VCOSAI2 / 3" ]
      Div4: [ 4, "PLLSAI2CLK = VCOSAI2 / 4" ]
      Div5: [ 5, "PLLSAI2CLK = VCOSAI2 / 5" ]
      Div6: [ 6, "PLLSAI2CLK = VCOSAI2 / 6" ]
      Div7: [ 7, "PLLSAI2CLK = VCOSAI2 / 7" ]
      Div8: [ 8, "PLLSAI2CLK = VCOSAI2 / 8" ]
      Div9: [ 9, "PLLSAI2CLK = VCOSAI2 / 9" ]
      Div10: [ 10, "PLLSAI2CLK = VCOSAI2 / 10" ]
      Div11: [ 11, "PLLSAI2CLK = VCOSAI2 / 11" ]
      Div12: [ 12, "PLLSAI2CLK = VCOSAI2 / 12" ]
      Div13: [ 13, "PLLSAI2CLK = VCOSAI2 / 13" ]
      Div14: [ 14, "PLLSAI2CLK = VCOSAI2 / 14" ]
      Div15: [ 15, "PLLSAI2CLK = VCOSAI2 / 15" ]
      Div16: [ 16, "PLLSAI2CLK = VCOSAI2 / 16" ]
      Div17: [ 17, "PLLSAI2CLK = VCOSAI2 / 17" ]
      Div18: [ 18, "PLLSAI2CLK = VCOSAI2 / 18" ]
      Div19: [ 19, "PLLSAI2CLK = VCOSAI2 / 19" ]
      Div20: [ 20, "PLLSAI2CLK = VCOSAI2 / 20" ]
      Div21: [ 21, "PLLSAI2CLK = VCOSAI2 / 21" ]
      Div22: [ 22, "PLLSAI2CLK = VCOSAI2 / 22" ]
      Div23: [ 23, "PLLSAI2CLK = VCOSAI2 / 23" ]
      Div24: [ 24, "PLLSAI2CLK = VCOSAI2 / 24" ]
      Div25: [ 25, "PLLSAI2CLK = VCOSAI2 / 25" ]
      Div26: [ 26, "PLLSAI2CLK = VCOSAI2 / 26" ]
      Div27: [ 27, "PLLSAI2CLK = VCOSAI2 / 27" ]
      Div28: [ 28, "PLLSAI2CLK = VCOSAI2 / 28" ]
      Div29: [ 29, "PLLSAI2CLK = VCOSAI2 / 29" ]
      Div30: [ 30, "PLLSAI2CLK = VCOSAI2 / 30" ]
      Div31: [ 31, "PLLSAI2CLK = VCOSAI2 / 31" ]
    PLLSAI2REN:
      Disabled: [ 0, "PLLLCDCLK output disable" ]
      Enabled: [ 1, "PLLLCDCLK output enabled" ]
    PLLSAI2[RQ]:
      Div2: [ 0, "PLLSAI2x = 2" ]
      Div4: [ 1, "PLLSAI2x = 4" ]
      Div6: [ 2, "PLLSAI2x = 6" ]
      Div8: [ 3, "PLLSAI2x = 8" ]
    PLLSAI2QEN:
      Disabled: [ 0, "PLLDSICLK output disable" ]
      Enabled: [ 1, "PLLDSICLK output enabled" ]
    PLLSAI2P:
      Div7: [ 0, "PLLSAI2P = 7" ]
      Div17: [ 1, "PLLSAI2P = 17" ]
    PLLSAI2PEN:
      Disabled: [ 0, "PLLSAI2CLK output disable" ]
      Enabled: [ 1, "PLLSAI2CLK output enabled" ]
    PLLSAI2N: [ 8, 127 ]
    PLLSAI2M:
      Div1: [ 0, "PLLSAI2M = 1" ]
      Div2: [ 1, "PLLSAI2M = 2" ]
      Div3: [ 2, "PLLSAI2M = 3" ]
      Div4: [ 3, "PLLSAI2M = 4" ]
      Div5: [ 4, "PLLSAI2M = 5" ]
      Div6: [ 5, "PLLSAI2M = 6" ]
      Div7: [ 6, "PLLSAI2M = 7" ]
      Div8: [ 7, "PLLSAI2M = 8" ]
      Div9: [ 8, "PLLSAI2M = 9" ]
      Div10: [ 9, "PLLSAI2M = 11" ]
      Div11: [ 10, "PLLSAI2M = 12" ]
      Div12: [ 11, "PLLSAI2M = 13" ]
      Div13: [ 12, "PLLSAI2M = 13" ]
      Div14: [ 13, "PLLSAI2M = 14" ]
      Div15: [ 14, "PLLSAI2M = 15" ]
      Div16: [ 15, "PLLSAI2M = 16" ]

  CIER:
    HSI48RDYIE:
      Disabled: [ 0, "HSI48 ready interrupt disabled" ]
      Enabled: [ 1, "HSI48 ready interrupt enabled" ]
    LSECSSIE:
      Disabled: [ 0, "Clock security interrupt caused by LSE clock failure disabled" ]
      Enabled: [ 1, "Clock security interrupt caused by LSE clock failure enabled" ]
    PLLSAI2RDYIE:
      Disabled: [ 0, "PLLSAI2 lock interrupt disabled" ]
      Enabled: [ 1, "PLLSAI2 lock interrupt enabled" ]
    PLLSAI1RDYIE:
      Disabled: [ 0, "PLLSAI1 lock interrupt disabled" ]
      Enabled: [ 1, "PLLSAI1 lock interrupt enabled" ]
    PLLRDYIE:
      Disabled: [ 0, "PLL lock interrupt disabled" ]
      Enabled: [ 1, "PLL lock interrupt enabled" ]
    HSERDYIE:
      Disabled: [ 0, "HSE ready interrupt disabled" ]
      Enabled: [ 1, "HSE ready interrupt enabled" ]
    HSIRDYIE:
      Disabled: [ 0, "HSI16 ready interrupt disabled" ]
      Enabled: [ 1, "HSI16 ready interrupt enabled" ]
    MSIRDYIE:
      Disabled: [ 0, "MSI ready interrupt disabled" ]
      Enabled: [ 1, "MSI ready interrupt enabled" ]
    LSERDYIE:
      Disabled: [ 0, "LSE ready interrupt disabled" ]
      Enabled: [ 1, "LSE ready interrupt enabled" ]
    LSIRDYIE:
      Disabled: [ 0, "LSI ready interrupt disabled" ]
      Enabled: [ 1, "LSI ready interrupt enabled" ]

  CIFR:
    HSI48RDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the HSI48 oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the HSI48 oscillator" ]
    LSECSSF:
      NoInterrupt: [ 0, "No clock security interrupt caused by LSE clock failure" ]
      Interrupt: [ 1, "Clock security interrupt caused by LSE clock failure" ]
    CSSF:
      NoInterrupt: [ 0, "No clock security interrupt caused by HSE clock failure" ]
      Interrupt: [ 1, "Clock security interrupt caused by HSE clock failure" ]
    PLLSAI2RDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by PLLSAI2 lock" ]
      Interrupt: [ 1, "Clock ready interrupt caused by PLLSAI2 lock" ]
    PLLSAI1RDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by PLLSAI1 lock" ]
      Interrupt: [ 1, "Clock ready interrupt caused by PLLSAI1 lock" ]
    PLLRDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by PLL lock" ]
      Interrupt: [ 1, "Clock ready interrupt caused by PLL lock" ]
    HSERDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the HSE oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the HSE oscillator" ]
    HSIRDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the HSI16 oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the HSI16 oscillator" ]
    MSIRDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the MSI oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the MSI oscillator" ]
    LSERDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the LSE oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the LSE oscillator" ]
    LSIRDYF:
      NoInterrupt: [ 0, "No clock ready interrupt caused by the LSI oscillator" ]
      Interrupt: [ 1, "Clock ready interrupt caused by the LSI oscillator" ]

  CICR:
    HSI48RDYC:
      Clear: [ 1, "Clear the HSI48RDYC flag" ]
    LSECSSC:
      Clear: [ 1, "Clear the LSECSSF flag" ]
    CSSC:
      Clear: [ 1, "Clear the CSSF flag" ]
    PLLSAI2RDYC:
      Clear: [ 1, "Clear PLLSAI2RDYF flag" ]
    PLLSAI1RDYC:
      Clear: [ 1, "Clear PLLSAI1RDYF flag" ]
    PLLRDYC:
      Clear: [ 1, "Clear PLLRDYF flag" ]
    HSERDYC:
      Clear: [ 1, "Clear HSERDYF flag" ]
    HSIRDYC:
      Clear: [ 1, "Clear HSIRDYF flag" ]
    MSIRDYC:
      Clear: [ 1, "Clear the MSIRDYF flag" ]
    LSERDYC:
      Clear: [ 1, "Clear the LSERDYF flag" ]
    LSIRDYC:
      Clear: [ 1, "Clear the LSIRDYF flag" ]

  AHB1RSTR:
    GFXMMURST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset GFXMMU" ]
    DMA2DRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DMA2D" ]
    TSCRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset TSC" ]
    CRCRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset CRC" ]
    FLASHRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset Flash memory interface" ]
    DMAMUX1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DMAMUX1" ]
    DMA2RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DMA2" ]
    DMA1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DMA1" ]

  AHB2RSTR:
    SDMMC2RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SDMMC2" ]
    SDMMC1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SDMMC1" ]
    OSPIMRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset OctoSPI IO manager" ]
    RNGRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset RNG" ]
    HASHRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset HASH" ]
    AESRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset AES" ]
    PKARST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset PKA" ]
    DCMIRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DCMI/PSSI interface" ]
    ADCRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset ADC" ]
    OTGFSRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset USB OTG FS" ]
    GPIO?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset GPIO port x" ]

  AHB3RSTR:
    OSPI?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset OctoSPIx" ]
    FMCRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset FMC" ]

  APB1RSTR1:
    LPTIM1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset LPTIM1" ]
    OPAMPRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset OPAMP" ]
    DAC1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DAC1" ]
    PWRRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset PWR" ]
    CAN1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset CAN1" ]
    CRSRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset CRS" ]
    I2C?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset I2Cx" ]
    USART?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset UARTx" ]
    SPI?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SPIx" ]
    TIM?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset TIMx" ]

  APB1RSTR2:
    LPTIM2RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset LPTIM2" ]
    I2C4RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset I2C4" ]
    LPUART1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset LPUART1" ]

  APB2RSTR:
    DSIRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DSI" ]
    LTDCRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset LCD-TFT" ]
    DFSDM1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset DFSDM1" ]
    SAI?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SAIx" ]
    TIM*RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset TIMx" ]
    USART?RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset UARTx" ]
    SPI1RST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SPI1" ]
    SYSCFGRST:
      NoEffect: [ 0, "No effect" ]
      Reset: [ 1, "Reset SYSCFG + COMP + VREFBUF" ]

  AHB1ENR:
    GFXMMUEN:
      Disabled: [ 0, "GFXMMU clock disabled" ]
      Enabled: [ 1, "GFXMMU clock enabled" ]
    DMA2DEN:
      Disabled: [ 0, "DMA2D clock disabled" ]
      Enabled: [ 1, "DMA2D clock enabled" ]
    TSCEN:
      Disabled: [ 0, "TSC clock disabled" ]
      Enabled: [ 1, "TSC clock enabled" ]
    CRCEN:
      Disabled: [ 0, "CRC clock disabled" ]
      Enabled: [ 1, "CRC clock enabled" ]
    FLASHEN:
      Disabled: [ 0, "Flash memory interface clock disabled" ]
      Enabled: [ 1, "Flash memory interface clock enabled" ]
    DMAMUX1EN:
      Disabled: [ 0, "DMAMUX1 clock disabled" ]
      Enabled: [ 1, "DMAMUX1 clock enabled" ]
    DMA?EN:
      Disabled: [ 0, "DMAx clock disabled" ]
      Enabled: [ 1, "DMAx clock enabled" ]

  AHB2ENR:
    SDMMC?EN:
      Disabled: [ 0, "SDMMCx clock disabled" ]
      Enabled: [ 1, "SDMMCx clock enabled" ]
    OSPIMEN:
      Disabled: [ 0, "OctoSPI IO manager clock disabled" ]
      Enabled: [ 1, "OctoSPI IO manager clock enabled" ]
    ADCEN:
      Disabled: [ 0, "ADC clock disabled" ]
      Enabled: [ 1, "ADC clock enabled" ]
    RNGEN:
      Disabled: [ 0, "Random Number Generator clock disabled" ]
      Enabled: [ 1, "Random Number Generator clock enabled" ]
    HASHEN:
      Disabled: [ 0, "HASH clock disabled" ]
      Enabled: [ 1, "HASH clock enabled" ]
    AESEN:
      Disabled: [ 0, "AES clock disabled" ]
      Enabled: [ 1, "AES clock enabled" ]
    PKAEN:
      Disabled: [ 0, "PKA clock disabled" ]
      Enabled: [ 1, "PKA clock enabled" ]
    DCMIEN:
      Disabled: [ 0, "DCMI/PSSI clock disabled" ]
      Enabled: [ 1, "DCMI/PSSI clock enabled" ]
    OTGFSEN:
      Disabled: [ 0, "USB OTG full speed clock disabled" ]
      Enabled: [ 1, "USB OTG full speed clock enabled" ]
    GPIO?EN:
      Disabled: [ 0, "IO port x clock disabled" ]
      Enabled: [ 1, "IO port x clock enabled" ]

  AHB3ENR:
    OSPI?EN:
      Disabled: [ 0, "OctoSPI x clock disabled" ]
      Enabled: [ 1, "OctoSPI x clock enabled" ]
    FMCEN:
      Disabled: [ 0, "FMC clock disabled" ]
      Enabled: [ 1, "FMC clock enabled" ]

  APB1ENR1:
    OPAMPEN:
      Disabled: [ 0, "OPAMP clock disabled" ]
      Enabled: [ 1, "OPAMP clock enabled" ]
    DAC1EN:
      Disabled: [ 0, "DAC1 clock disabled" ]
      Enabled: [ 1, "DAC1 clock enabled" ]
    PWREN:
      Disabled: [ 0, "Power interface clock disabled" ]
      Enabled: [ 1, "Power interface clock enabled" ]
    CAN1EN:
      Disabled: [ 0, "CAN1 clock disabled" ]
      Enabled: [ 1, "CAN1 clock enabled" ]
    CRSEN:
      Disabled: [ 0, "CRS clock disabled" ]
      Enabled: [ 1, "CRS clock enabled" ]
    UART?EN:
      Disabled: [ 0, "UARTx clock disabled" ]
      Enabled: [ 1, "UARTx clock enabled" ]
    USART?EN:
      Disabled: [ 0, "USARTx clock disabled" ]
      Enabled: [ 1, "USARTx clock enabled" ]
    SPI?EN:
      Disabled: [ 0, "SPIx clock disabled" ]
      Enabled: [ 1, "SPIx clock enabled" ]
    WWDGEN:
      Disabled: [ 0, "Window watchdog clock disabled" ]
      Enabled: [ 1, "Window watchdog clock enabled" ]
    RTCAPBEN:
      Disabled: [ 0, "RTC APB clock disabled" ]
      Enabled: [ 1, "RTC APB clock enabled" ]
    TIM?EN:
      Disabled: [ 0, "TIMx clock disabled" ]
      Enabled: [ 1, "TIMx clock enabled" ]
    LPTIM1EN:
      Disabled: [ 0, "LPTIM1 clock disabled" ]
      Enabled: [ 1, "LPTIM1 clock enabled" ]
    I2C3EN:
      Disabled: [ 0, "I2C3 clock disabled" ]
      Enabled: [ 1, "I2C3 clock enabled" ]
    I2C2EN:
      Disabled: [ 0, "I2C2 clock disabled" ]
      Enabled: [ 1, "I2C2 clock enabled" ]
    I2C1EN:
      Disabled: [ 0, "I2C1 clock disabled" ]
      Enabled: [ 1, "I2C1 clock enabled" ]

  APB1ENR2:
    I2C4EN:
      Disabled: [ 0, "I2C4 clock disabled" ]
      Enabled: [ 1, "I2C4 clock enabled" ]
    LPTIM2EN:
      Disabled: [ 0, "LPTIM2 clock disabled" ]
      Enabled: [ 1, "LPTIM2 clock enabled" ]
    LPUART1EN:
      Disabled: [ 0, "LPUART1 clock disabled" ]
      Enabled: [ 1, "LPUART1 clock enabled" ]

  APB2ENR:
    USART1EN:
      Disabled: [ 0, "USART1 clock disabled" ]
      Enabled: [ 1, "USART1 clock enabled" ]
    DSIEN:
      Disabled: [ 0, "DSI clock disabled" ]
      Enabled: [ 1, "DSI clock enabled" ]
    LTDCEN:
      Disabled: [ 0, "LTDC clock disabled" ]
      Enabled: [ 1, "LTDC clock enabled" ]
    DFSDM1EN:
      Disabled: [ 0, "DFSDM1 clock disabled" ]
      Enabled: [ 1, "DFSDM1 clock enabled" ]
    SAI?EN:
      Disabled: [ 0, "SAIx clock disabled" ]
      Enabled: [ 1, "SAIx clock enabled" ]
    TIM*EN:
      Disabled: [ 0, "TIMx clock disabled" ]
      Enabled: [ 1, "TIMx clock enabled" ]
    SPI1EN:
      Disabled: [ 0, "SPI1 clock disabled" ]
      Enabled: [ 1, "SPI1 clock enabled" ]
    FWEN:
      Disabled: [ 0, "Firewall clock disabled" ]
      Enabled: [ 1, "Firewall clock enabled" ]
    SYSCFGEN:
      Disabled: [ 0, "SYSCFG + COMP + VREFBUF clock disabled" ]
      Enabled: [ 1, "SYSCFG + COMP + VREFBUF clock enabled" ]

  AHB1SMENR:
    GFXMMUSMEN:
      Disabled: [ 0, "GFXMMU clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "GFXMMU clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DMA2DSMEN:
      Disabled: [ 0, "DMA2D clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DMA2D clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    TSCSMEN:
      Disabled: [ 0, "TSC clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "TSC clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    CRCSMEN:
      Disabled: [ 0, "CRC clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "CRC clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SRAM1SMEN:
      Disabled: [ 0, "SRAM1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SRAM1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    FLASHSMEN:
      Disabled: [ 0, "Flash memory interface clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "Flash memory interface clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DMAMUX1SMEN:
      Disabled: [ 0, "DMAMUX1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DMAMUX1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DMA?SMEN:
      Disabled: [ 0, "DMAx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DMAx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  AHB2SMENR:
    SDMMC?SMEN:
      Disabled: [ 0, "SDMMCx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SDMMCx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    OSPIMSMEN:
      Disabled: [ 0, "OCTOSPIM clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "OCTOSPIM clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    RNGSMEN:
      Disabled: [ 0, "Random Number Generator clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "Random Number Generator clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    HASHSMEN:
      Disabled: [ 0, "HASH clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "HASH clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    AESSMEN:
      Disabled: [ 0, "AES clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "AES clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    PKASMEN:
      Disabled: [ 0, "PKA clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "PKA clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DCMISMEN:
      Disabled: [ 0, "DCMI/PSSI clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DCMI/PSSI clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    ADCSMEN:
      Disabled: [ 0, "ADC clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "ADC clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    OTGFSSMEN:
      Disabled: [ 0, "USB OTG full speed clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "USB OTG full speed clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SRAM?SMEN:
      Disabled: [ 0, "SRAMx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SRAMx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    GPIO?SMEN:
      Disabled: [ 0, "IO port x clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "IO port x clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  AHB3SMENR:
    OCTOSPI2:
      Disabled: [ 0, "OctoSPI2 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "OctoSPI2 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    OSPI1SMEN:
      Disabled: [ 0, "OctoSPI1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "OctoSPI1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    FMCSMEN:
      Disabled: [ 0, "FMC clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "FMC clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  APB1SMENR1:
    LPTIM1SMEN:
      Disabled: [ 0, "LPTIM1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "LPTIM1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    OPAMPSMEN:
      Disabled: [ 0, "OPAMP interface clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "OPAMP interface clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DAC1SMEN:
      Disabled: [ 0, "DAC1 interface clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DAC1 interface clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    PWRSMEN:
      Disabled: [ 0, "Power interface clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "Power interface clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    CAN1SMEN:
      Disabled: [ 0, "CAN1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "CAN1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    CRSSMEN:
      Disabled: [ 0, "CRS clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "CRS clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    I2C?SMEN:
      Disabled: [ 0, "I2Cx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "I2Cx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    UART?SMEN:
      Disabled: [ 0, "UARTx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "UARTx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    USART?SMEN:
      Disabled: [ 0, "USARTx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "USARTx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SPI?SMEN:
      Disabled: [ 0, "SPIx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SPIx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    WWDGSMEN:
      Disabled: [ 0, "Window watchdog clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "Window watchdog clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    RTCAPBSMEN:
      Disabled: [ 0, "RTC APB clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "RTC APB clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    TIM?SMEN:
      Disabled: [ 0, "TIMx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "TIMx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  APB1SMENR2:
    LPTIM2SMEN:
      Disabled: [ 0, "LPTIM2 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "LPTIM2 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    I2C4SMEN:
      Disabled: [ 0, "I2C4 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "I2C4 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    LPUART1SMEN:
      Disabled: [ 0, "LPUART1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "LPUART1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  APB2SMENR:
    DSISMEN:
      Disabled: [ 0, "DSI clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DSI clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    LTDCSMEN:
      Disabled: [ 0, "LCD-TFT clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "LCD-TFT clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    DFSDM1SMEN:
      Disabled: [ 0, "DFSDM1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "DFSDM1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SAI?SMEN:
      Disabled: [ 0, "SAIx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SAIx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    TIM*SMEN:
      Disabled: [ 0, "TIMx clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "TIMx clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    USART1SMEN:
      Disabled: [ 0, "USART1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "USART1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SPI1SMEN:
      Disabled: [ 0, "SPI1 clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SPI1 clocks enabled by the clock gating(1) during Sleep and Stop modes" ]
    SYSCFGSMEN:
      Disabled: [ 0, "SYSCFG + COMP + VREFBUF clocks disabled by the clock gating during Sleep and Stop modes" ]
      Enabled: [ 1, "SYSCFG + COMP + VREFBUF clocks enabled by the clock gating(1) during Sleep and Stop modes" ]

  CCIPR:
    ADCSEL:
      NoClock: [ 0, "No clock selected" ]
      PLLADC1CLK: [ 1, "PLLADC1CLK clock selected" ]
      SYSCLK: [ 3, "SYSCLK clock selected" ]
    CLK48SEL:
      HSI48: [ 0, "HSI48 clock selected (only for STM32L41x/L42x/L43x/L44x/L45x/L46x/L49x/L4Ax devices, otherwise no clock selected)" ]
      PLL48M2CLK: [ 1, "PLL48M2CLK clock selected" ]
      PLL48M1CLK: [ 2, "PLL48M1CLK clock selected" ]
      MSI: [ 3, "MSI clock selected" ]
    "LPTIM[12]SEL":
      PCLK: [ 0, "PCLK clock selected" ]
      LSI: [ 1, "LSI clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]
      LSE: [ 3, "LSE clock selected" ]
    "I2C[123]SEL":
      PCLK: [ 0, "PCLK clock selected" ]
      SYSCLK: [ 1, "SYSCLK clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]
    LPUART1SEL:
      PCLK: [ 0, "PCLK clock selected" ]
      SYSCLK: [ 1, "SYSCLK clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]
      LSE: [ 3, "LSE clock selected" ]
    "UART[45]SEL":
      PCLK: [ 0, "PCLK clock selected" ]
      SYSCLK: [ 1, "SYSCLK clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]
      LSE: [ 3, "LSE clock selected" ]
    "USART[123]SEL":
      PCLK: [ 0, "PCLK clock selected" ]
      SYSCLK: [ 1, "SYSCLK clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]
      LSE: [ 3, "LSE clock selected" ]

  BDCR:
    LSCOSEL:
      LSI: [ 0, "LSI clock selected" ]
      LSE: [ 1, "LSE clock selected" ]
    LSCOEN:
      Disabled: [ 0, "Low speed clock output (LSCO) disabled" ]
      Enabled: [ 1, "Low speed clock output (LSCO) enabled" ]
    BDRST:
      NoReset: [ 0, "Reset not activated" ]
      Reset: [ 1, "Reset the entire Backup domain" ]
    RTCEN:
      Disabled: [ 0, "RTC clock disabled" ]
      Enabled: [ 1, "RTC clock enabled" ]
    RTCSEL:
      NoClock: [ 0, "No clock" ]
      LSE: [ 1, "LSE oscillator clock selected" ]
      LSI: [ 2, "LSI oscillator clock selected" ]
      HSE: [ 3, "HSE oscillator clock divided by 32 selected" ]
    LSESYSDIS:
      Disabled: [ 0, "No clock LSE propagation" ]
      Enabled: [ 1, "Clock LSE propagation enabled" ]
    LSECSSD:
      NoFailure: [ 0, " No failure detected on LSE (32 kHz oscillator)" ]
      FailureDetected: [ 1, "Failure detected on LSE (32 kHz oscillator)" ]
    LSECSSON:
      Disabled: [ 0, "CSS on LSE (32 kHz external oscillator) OFF" ]
      Enabled: [ 1, "CSS on LSE (32 kHz external oscillator) ON" ]
    LSEDRV:
      Low: [ 0, "‘Xtal mode’ lower driving capability" ]
      MediumLow: [ 1, "‘Xtal mode’ medium low driving capability" ]
      MediumHigh: [ 2, "‘Xtal mode’ medium high driving capability" ]
      High: [ 3, "‘Xtal mode’ higher driving capability" ]
    LSEBYP:
      NotBypassed: [ 0, "LSE oscillator not bypassed" ]
      Bypassed: [ 1, "LSE oscillator bypassed" ]
    LSERDY:
      NotReady: [ 0, "LSE oscillator not ready" ]
      Ready: [ 1, "LSE oscillator ready" ]
    LSEON:
      Disabled: [ 0, "LSE oscillator OFF" ]
      Enabled: [ 1, "LSE oscillator ON" ]

  CSR:
    LPWRRSTF:
      NotOccured: [ 0, "No illegal mode reset occurred" ]
      Occured: [ 1, "Illegal mode reset occurred" ]
    WWDGRSTF:
      NotOccured: [ 0, "No window watchdog reset occurred" ]
      Occured: [ 1, "Window watchdog reset occurred" ]
    IWDGRSTF:
      NotOccured: [ 0, "No independent watchdog reset occurred" ]
      Occured: [ 1, "Independent watchdog reset occurred" ]
    SFTRSTF:
      NotOccured: [ 0, "No software reset occurred" ]
      Occured: [ 1, "Software reset occurred" ]
    BORRSTF:
      NotOccured: [ 0, "No BOR occurred" ]
      Occured: [ 1, "BOR occurred" ]
    PINRSTF:
      NotOccured: [ 0, "No reset from NRST pin occurred" ]
      Occured: [ 1, "Reset from NRST pin occurred" ]
    OBLRSTF:
      NotOccured: [ 0, "No reset from Option Byte loading occurred" ]
      Occured: [ 1, "Reset from Option Byte loading occurred" ]
    FWRSTF:
      NotOccured: [ 0, "No reset from the firewall occurred" ]
      Occured: [ 1, "Reset from the firewall occurred" ]
    RMVF:
      NoEffect: [ 0, "No effect" ]
      Clear: [ 1, "Clear the reset flags" ]
    MSISRANGE:
      Range1M: [ 0b0100, "range 4 around 1 MHz" ]
      Range2M: [ 0b0101, "range 5 around 2 MHz" ]
      Range4M: [ 0b0110, "range 6 around 4 MHz" ]
      Range8M: [ 0b0111, "range 7 around 8 MHz" ]
    LSIPREDIV:
      Disabled: [ 0, "LSI PREDIV OFF" ]
      Enabled: [ 1, "LSI PREDIV ON" ]
    LSIRDY:
      NotReady: [ 0, "LSI oscillator not ready" ]
      Ready: [ 1, "LSI oscillator ready" ]
    LSION:
      Disabled: [ 0, "LSI oscillator OFF" ]
      Enabled: [ 1, "LSI oscillator ON" ]

  CRRCR:
    HSI48CAL: [ 0, 0x1FF ]
    HSI48RDY:
      NotReady: [ 0, "HSI48 oscillator not ready" ]
      Ready: [ 1, "HSI48 oscillator ready" ]
    HSI48ON:
      Disabled: [ 0, "HSI48 oscillator OFF" ]
      Enabled: [ 1, "HSI48 oscillator ON" ]

  CCIPR2:
    OSPISEL:
      SYSCLK: [ 0, "System clock selected as OctoSPI kernel clock" ]
      MSI: [ 1, "MSI clock selected as OctoSPI kernel clock" ]
      PLL48M1CLK: [ 2, "PLL48M1CLK clock selected as OctoSPI kernel clock" ]
    PLLSAI2DIVR:
      Div2: [ 0, "PLLSAI2DIVR = /2" ]
      Div4: [ 1, "PLLSAI2DIVR = /4" ]
      Div8: [ 2, "PLLSAI2DIVR = /8" ]
      Div16: [ 3, "PLLSAI2DIVR = /16" ]
    SDMMCSEL:
      HSI48: [ 0, "48 MHz clock is selected as SDMMC kernel clock" ]
      PLLSAI3CLK: [ 1, "PLLSAI3CLK is selected as SDMMC kernel clock, used in case higher frequency than 48MHz is needed (for SDR50 mode)" ]
    DSISEL:
      DSIPHY: [ 0, "DSI-PHY is selected as DSI byte lane clock source (usual case)" ]
      PLLDSICLK: [ 1, "PLLDSICLK is selected as DSI byte lane clock source, used in case DSI PLL and DSIPHY are off (low-power mode)" ]
    SAI?SEL:
      PLLSAI1CLK: [ 0, "PLLSAI1CLK clock is selected as SAIx clock" ]
      PLLSAI2CLK: [ 1, "PLLSAI2CLK clock is selected as SAIx clock" ]
      PLLSAI3CLK: [ 2, "PLLSAI3CLK clock is selected as SAIx clock" ]
      SAI2_EXTCLK: [ 3, " External clock SAIx_EXTCLK clock selected as SAIx clock" ]
      HSI: [ 4, "HSI clock selected as SAIx clock" ]
    ADFSDMSEL:
      SAI1: [ 0, "SAI1clock selected as DFSDM audio clock" ]
      HSI: [ 1, "HSI clock selected as DFSDM audio clock" ]
      MSI: [ 2, "MSI clock selected as DFSDM audio clock" ]
    DFSDMSEL:
      PCLK2: [ 0, "APB2 clock (PCLK2) selected as DFSDM kernel clock" ]
      SYSCLK: [ 1, "System clock selected as DFSDM kernel clock" ]
    I2C4SEL:
      PCLK: [ 0, "PCLK clock selected" ]
      SYSCLK: [ 1, "SYSCLK clock selected" ]
      HSI16: [ 2, "HSI16 clock selected" ]

  DLYCFGR:
    OCTOSPI2_DLY: [ 0, 0xF ]
    OCTOSPI1_DLY: [ 0, 0xF ]
