
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29035                       # Simulator instruction rate (inst/s)
host_op_rate                                    52151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15317166                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490180                       # Number of bytes of host memory used
host_seconds                                    18.93                       # Real time elapsed on the host
sim_insts                                      549673                       # Number of instructions simulated
sim_ops                                        987276                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        49152                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1728                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        69376                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              247232                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125888                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        48192                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            48192                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          768                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           27                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1967                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1084                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 3863                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            753                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 753                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    169504812                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      5959154                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    434135371                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    239248979                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              852600375                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    434135371                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         434576790                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        166194171                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             166194171                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        166194171                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    169504812                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      5959154                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    434135371                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    239248979                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total            1018794546                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      765                       # number of replacements
testsys.iocache.tagsinuse                    8.259048                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      765                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971064352000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.259048                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.516191                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.516191                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           13                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              13                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          768                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            768                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          781                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              781                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          781                       # number of overall misses
testsys.iocache.overall_misses::total             781                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       557000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       557000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    136007904                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    136007904                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    136564904                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    136564904                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    136564904                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    136564904                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           13                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            13                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          768                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          768                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          781                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            781                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          781                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           781                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42846.153846                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 42846.153846                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 177093.625000                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 177093.625000                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 174859.032010                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 174859.032010                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 174859.032010                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 174859.032010                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       918800                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  82                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11204.878049                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            753                       # number of writebacks
testsys.iocache.writebacks::total                 753                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           13                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          768                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          768                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          781                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          781                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          781                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       398200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       398200                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    126756292                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    126756292                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    127154492                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    127154492                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    127154492                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    127154492                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30630.769231                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 30630.769231                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 165047.255208                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 165047.255208                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 162809.848912                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 162809.848912                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 162809.848912                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 162809.848912                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           12                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        49152                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           12                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           235                       # number of replacements
testsys.l2.tagsinuse                      1701.842225                       # Cycle average of tags in use
testsys.l2.total_refs                              90                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           235                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.382979                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          115.928909                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.606602                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.758156                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    19.849320                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     6.419682                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1100.492330                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    450.787274                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.028303                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000392                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000185                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004846                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001567                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.268675                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.110055                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.415489                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2366                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           95                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst         1628                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          987                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   5076                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             977                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  977                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data          182                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                  182                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2366                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           95                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst         1628                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data         1169                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    5258                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2366                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           95                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst         1628                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data         1169                       # number of overall hits
testsys.l2.overall_hits::total                   5258                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           27                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            9                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         2004                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          822                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 2871                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          282                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                282                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           27                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         2004                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1104                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  3153                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           27                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            9                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         2004                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1104                       # number of overall misses
testsys.l2.overall_misses::total                 3153                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2835195                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       836649                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    205675131                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     85538267                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      294885242                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     28900191                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     28900191                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2835195                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       836649                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    205675131                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    114438458                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       323785433                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2835195                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       836649                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    205675131                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    114438458                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      323785433                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2393                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          104                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         3632                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1809                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7947                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          977                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              977                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          464                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              464                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2393                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          104                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         3632                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         2273                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8411                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2393                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          104                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         3632                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         2273                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8411                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.011283                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.086538                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.551762                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.454395                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.361268                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.607759                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.607759                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.011283                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.086538                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.551762                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.485702                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.374866                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.011283                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.086538                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.551762                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.485702                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.374866                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 105007.222222                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker        92961                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102632.300898                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 104061.152068                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102711.683037                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102482.946809                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102482.946809                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 105007.222222                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker        92961                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 102632.300898                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 103658.023551                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102691.225182                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 105007.222222                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker        92961                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 102632.300898                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 103658.023551                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102691.225182                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  19                       # number of writebacks
testsys.l2.writebacks::total                       19                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           27                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            9                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         2004                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          822                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            2862                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          282                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           282                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           27                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         2004                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1104                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             3144                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           27                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            9                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         2004                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1104                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            3144                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2687895                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       786995                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    194617635                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     81035933                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    279128458                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27331974                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27331974                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2687895                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       786995                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    194617635                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    108367907                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    306460432                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2687895                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       786995                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    194617635                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    108367907                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    306460432                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3182896                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3182896                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7059266                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7059266                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10242162                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10242162                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.011283                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.086538                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.551762                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.454395                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.360136                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.607759                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.607759                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.011283                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.086538                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.551762                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.485702                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.373796                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.011283                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.086538                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.551762                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.485702                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.373796                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 99551.666667                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 87443.888889                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97114.588323                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 98583.860097                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 97529.160727                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 96921.893617                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 96921.893617                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 99551.666667                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 87443.888889                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97114.588323                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 98159.336051                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97474.692112                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 99551.666667                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 87443.888889                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97114.588323                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 98159.336051                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97474.692112                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1651.231601                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            1.762156                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    20.678327                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.962163                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1134.867280                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    477.961752                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000054                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000631                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000212                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034633                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014586                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.050392                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            1                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           37                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data           17                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     55                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              19                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   19                       # number of Writeback hits
testsys.l3.ReadExReq_hits::switch_cpus.data            1                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                    1                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.itb.walker            1                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           37                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data           18                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      56                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.itb.walker            1                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           37                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data           18                       # number of overall hits
testsys.l3.overall_hits::total                     56                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           27                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1967                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          805                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2816                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 1                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          280                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                280                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           27                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1967                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1085                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3096                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           27                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1967                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1085                       # number of overall misses
testsys.l3.overall_misses::total                 3096                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2593495                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       744995                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    187358213                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     77965624                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      268662327                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     26283434                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     26283434                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2593495                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       744995                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    187358213                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    104249058                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       294945761                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2593495                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       744995                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    187358213                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    104249058                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      294945761                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           27                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            9                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         2004                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          822                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               2871                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           19                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               19                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          281                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              281                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           27                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            9                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         2004                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1103                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                3152                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           27                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            9                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         2004                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1103                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               3152                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.981537                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.979319                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.980843                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total              1                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.996441                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.996441                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.981537                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.983681                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.982234                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.981537                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.983681                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.982234                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 96055.370370                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93124.375000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95250.743772                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96851.706832                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95405.655895                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 93869.407143                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93869.407143                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 96055.370370                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93124.375000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95250.743772                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96082.081106                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95266.718669                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 96055.370370                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93124.375000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95250.743772                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96082.081106                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95266.718669                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           27                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1967                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          805                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2807                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          280                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           280                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           27                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1967                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1085                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3087                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           27                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1967                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1085                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3087                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2219144                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       633276                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    159722209                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     66736490                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    229311119                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data        78400                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total        78400                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22284903                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22284903                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2219144                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       633276                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    159722209                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89021393                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251596022                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2219144                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       633276                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    159722209                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89021393                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251596022                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.981537                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.979319                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.977708                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.996441                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.996441                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.981537                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.983681                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.979378                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.981537                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.983681                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.979378                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82190.518519                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79159.500000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81200.919675                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82902.472050                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81692.596722                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79588.939286                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79588.939286                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82190.518519                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79159.500000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81200.919675                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82047.366820                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81501.788792                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82190.518519                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79159.500000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81200.919675                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82047.366820                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81501.788792                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3122                       # number of replacements
testsys.cpu.icache.tagsinuse               436.842037                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   27800                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3122                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  8.904548                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          4971067694300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.829360                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   436.012677                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001620                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.851587                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.853207                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        31240                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          31259                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        31240                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           31259                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        31240                       # number of overall hits
testsys.cpu.icache.overall_hits::total          31259                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4279                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4281                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4279                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4281                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4279                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4281                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    292771093                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    292771093                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    292771093                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    292771093                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    292771093                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    292771093                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35519                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35540                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35519                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35540                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35519                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35540                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.120471                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.120456                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.120471                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.120456                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.120471                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.120456                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68420.447067                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 68388.482364                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68420.447067                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 68388.482364                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68420.447067                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 68388.482364                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          647                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          647                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          647                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          647                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          647                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          647                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3632                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         3632                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         3632                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         3632                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         3632                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         3632                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    228599309                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    228599309                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    228599309                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    228599309                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    228599309                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    228599309                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.102255                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.102195                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.102255                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.102195                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.102255                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.102195                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62940.338381                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62940.338381                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62940.338381                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 62940.338381                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62940.338381                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 62940.338381                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           96                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.587130                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           109                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           96                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.135417                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.260049                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.327080                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.016253                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.582943                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599196                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          185                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          185                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          185                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          185                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          185                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          185                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          104                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          107                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          104                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          107                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          104                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          107                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2317732                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2317732                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2317732                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2317732                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2317732                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2317732                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          289                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          292                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          289                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          292                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          289                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          292                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.359862                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.366438                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.359862                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.366438                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.359862                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.366438                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 22285.884615                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 21661.046729                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 22285.884615                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 21661.046729                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 22285.884615                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 21661.046729                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          104                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          104                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          104                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          104                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1992940                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1992940                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1992940                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1992940                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1992940                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1992940                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.359862                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.356164                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.359862                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.356164                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.359862                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.356164                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 19162.884615                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 19162.884615                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 19162.884615                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 19162.884615                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 19162.884615                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 19162.884615                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2381                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.340028                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           256                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2381                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.107518                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.064539                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.275490                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066534                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.767218                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.833752                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          339                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          339                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          339                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          339                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          339                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          339                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2394                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2397                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2394                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2397                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2394                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2397                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     31080404                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     31080404                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     31080404                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     31080404                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     31080404                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     31080404                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2733                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2736                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2733                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2736                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2733                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2736                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.875960                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.876096                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.875960                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.876096                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.875960                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.876096                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12982.624896                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12966.376304                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12982.624896                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12966.376304                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12982.624896                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12966.376304                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2394                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2394                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2394                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2394                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2394                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2394                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     23703112                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     23703112                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     23703112                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     23703112                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     23703112                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     23703112                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.875960                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.875960                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.875000                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.875960                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.875000                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9901.049290                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9901.049290                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9901.049290                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9901.049290                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9901.049290                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9901.049290                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                  2018                       # number of replacements
testsys.cpu.dcache.tagsinuse               217.372639                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   48882                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                  2018                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.222993                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          4971165557905                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.105772                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   217.266867                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000413                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.848699                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.849112                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        33665                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          33665                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20607                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20607                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        54272                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           54272                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        54272                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          54272                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         3364                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         3365                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          476                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          476                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         3840                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          3841                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         3840                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         3841                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    218383421                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    218383421                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     33848387                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     33848387                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    252231808                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    252231808                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    252231808                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    252231808                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        37029                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        37030                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21083                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21083                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58112                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58113                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58112                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58113                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.090848                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.090872                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022577                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.022577                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.066079                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.066095                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.066079                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.066095                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 64917.782699                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 64898.490639                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 71110.056723                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 71110.056723                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 65685.366667                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 65668.265556                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 65685.366667                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 65668.265556                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          977                       # number of writebacks
testsys.cpu.dcache.writebacks::total              977                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1555                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1555                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1566                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1566                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1566                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1566                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1809                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1809                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          465                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          465                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         2274                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         2274                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         2274                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         2274                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    100185943                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total    100185943                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     31253255                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     31253255                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    131439198                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    131439198                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    131439198                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    131439198                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3324284                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3324284                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7325645                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7325645                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10649929                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10649929                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048854                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048852                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.022056                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022056                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.039131                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.039131                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.039131                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.039131                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 55381.947485                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55381.947485                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67211.301075                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67211.301075                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57800.878628                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 57800.878628                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57800.878628                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 57800.878628                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  831637                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           49494                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        49494                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7419                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        36567                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21940                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       199162                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                230462                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              49494                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21940                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                70771                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          28574                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1784                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        172365                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          345                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35519                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4400                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             37                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       465280                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.945151                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.419931                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          396273     85.17%     85.17% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3073      0.66%     85.83% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2857      0.61%     86.44% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            4032      0.87%     87.31% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6276      1.35%     88.66% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4192      0.90%     89.56% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6228      1.34%     90.90% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3347      0.72%     91.62% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           39002      8.38%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       465280                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.059514                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.277119                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          194652                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       183354                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            64573                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1846                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         20842                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        423084                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         20842                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          200138                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         107816                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        62573                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60836                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        13062                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        401942                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          3046                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7894                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       441359                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups      1005924                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups      1005834                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284718                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          156630                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1390                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1391                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            37911                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        50047                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30568                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2196                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1236                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            372294                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2175                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           336909                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1800                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       112080                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       160090                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved         1023                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       465280                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.724099                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.490246                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       341321     73.36%     73.36% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        40673      8.74%     82.10% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        26546      5.71%     87.81% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        20020      4.30%     92.11% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14955      3.21%     95.32% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10824      2.33%     97.65% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         7941      1.71%     99.36% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2502      0.54%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          498      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       465280                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            867     50.55%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.55% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           439     25.60%     76.15% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          409     23.85%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4144      1.23%      1.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       260855     77.43%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        45171     13.41%     92.07% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26729      7.93%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        336909                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.405115                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1715                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005090                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1143482                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       486666                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       321527                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        334466                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5740                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16872                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9439                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         20842                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          93757                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles         1011                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       374469                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         5969                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        50047                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30568                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1784                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           562                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          168                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1849                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6652                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8501                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       326906                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42873                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts        10003                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68517                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33976                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25644                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.393087                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                322259                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               321536                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           209530                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           341436                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.386630                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613673                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       121305                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7449                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       444586                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.569541                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.540424                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       359975     80.97%     80.97% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30391      6.84%     87.80% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16094      3.62%     91.42% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        12956      2.91%     94.34% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         7977      1.79%     96.13% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3422      0.77%     96.90% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2310      0.52%     97.42% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2803      0.63%     98.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8658      1.95%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       444586                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133864                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253210                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54300                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33172                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27938                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251166                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8658                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              810241                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             770108                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 366357                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                2034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133864                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253210                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133864                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.212552                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.212552                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.160964                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.160964                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          647355                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         350617                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         140596                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003773                       # Number of seconds simulated
sim_ticks                                20003772651885                       # Number of ticks simulated
final_tick                               24975275430294                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30477                       # Simulator instruction rate (inst/s)
host_op_rate                                    57652                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1894414097                       # Simulator tick rate (ticks/s)
host_mem_usage                                4576200                       # Number of bytes of host memory used
host_seconds                                 10559.35                       # Real time elapsed on the host
sim_insts                                   321820421                       # Number of instructions simulated
sim_ops                                     608764156                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide      1060864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          1737984                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        23424                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         8704                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       596864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      5830016                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total             9257856                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       596864                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         596864                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      6350720                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          6350720                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        16576                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             27156                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          366                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          136                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         9326                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data        91094                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               144654                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks          99230                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total               99230                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        53033                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               86883                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1171                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          435                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        29838                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       291446                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 462805                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        29838                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             29838                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           317476                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                317476                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           317476                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        53033                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              86883                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1171                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          435                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        29838                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       291446                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                780282                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    67915                       # number of replacements
testsys.iocache.tagsinuse                   14.513265                       # Cycle average of tags in use
testsys.iocache.total_refs                      27162                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    67928                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.399865                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.066169                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.447096                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.004136                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.902943                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.907079                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           7315                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              7315                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          2818                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             2818                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           10133                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              10133                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          10133                       # number of overall hits
testsys.iocache.overall_hits::total             10133                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          260                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        46192                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           46452                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        16640                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        50570                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          67210                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         96762                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           113662                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        16900                       # number of overall misses
testsys.iocache.overall_misses::ethernet        96762                       # number of overall misses
testsys.iocache.overall_misses::total          113662                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11027000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   1869711738                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   1880738738                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2925543920                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   3401919000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   6327462920                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2936570920                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   5271630738                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   8208201658                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2936570920                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   5271630738                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   8208201658                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          260                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        53507                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         53767                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        16640                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        53388                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        70028                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        16900                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       106895                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         123795                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        16900                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       106895                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        123795                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863289                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.863950                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.947217                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.959759                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.905206                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.918147                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.905206                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.918147                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42411.538462                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40476.960036                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40487.788211                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175813.937500                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67271.485070                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 94144.664782                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173761.592899                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54480.382154                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 72215.882687                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173761.592899                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54480.382154                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 72215.882687                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     21432200                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1876                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11424.413646                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          44110                       # number of writebacks
testsys.iocache.writebacks::total               44110                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          260                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        46192                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        46452                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        16640                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        50570                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        67210                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        96762                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       113662                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        16900                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        96762                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       113662                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      7848200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1294711167                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1302559367                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2724994084                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   2778510601                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   5503504685                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2732842284                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   4073221768                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   6806064052                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2732842284                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   4073221768                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   6806064052                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863289                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.863950                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.947217                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.959759                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.905206                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.918147                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.905206                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.918147                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30185.384615                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28028.904724                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28040.974920                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163761.663702                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54943.852106                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 81885.205847                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161706.644024                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42095.262272                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 59879.854762                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161706.644024                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42095.262272                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 59879.854762                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          260                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes      1064960                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          260                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       1090597                       # number of replacements
testsys.l2.tagsinuse                      4057.477003                       # Cycle average of tags in use
testsys.l2.total_refs                        15967594                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       1094647                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         14.586980                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks         1020.946194                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.014900                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.615526                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    40.383126                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    13.710659                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   2017.485000                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    964.321598                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.249254                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000004                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000150                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.009859                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.003347                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.492550                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.235430                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.990595                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      1908017                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       210737                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      7495417                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      3331167                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               12945338                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         3188218                       # number of Writeback hits
testsys.l2.Writeback_hits::total              3188218                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data        73948                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total               73948                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       694370                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               694370                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      1908017                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       210737                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      7495417                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      4025537                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                13639708                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      1908017                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       210737                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      7495417                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      4025537                       # number of overall hits
testsys.l2.overall_hits::total               13639708                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        15384                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         5063                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       560046                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       338640                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total               919133                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        16507                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             16507                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       210579                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             210579                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        15384                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         5063                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       560046                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       549219                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               1129712                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        15384                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         5063                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       560046                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       549219                       # number of overall misses
testsys.l2.overall_misses::total              1129712                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    356816647                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    120720577                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  12910856566                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  10379023562                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    23767417352                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    694650035                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    694650035                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  12207766908                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  12207766908                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    356816647                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    120720577                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  12910856566                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  22586790470                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     35975184260                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    356816647                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    120720577                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  12910856566                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  22586790470                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    35975184260                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      1923401                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       215800                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      8055463                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      3669807                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           13864471                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      3188218                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          3188218                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data        90455                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total           90455                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       904949                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           904949                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      1923401                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       215800                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      8055463                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      4574756                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            14769420                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      1923401                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       215800                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      8055463                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      4574756                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           14769420                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.007998                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.023462                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.069524                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.092277                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.066294                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.182489                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.182489                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.232697                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.232697                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.007998                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.023462                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.069524                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.120054                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.076490                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.007998                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.023462                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.069524                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.120054                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.076490                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 23194.009815                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23843.684969                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 23053.207354                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 30649.136434                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 25858.518138                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 42082.149088                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 42082.149088                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 57972.385224                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 57972.385224                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 23194.009815                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23843.684969                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 23053.207354                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 41125.289675                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 31844.562384                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 23194.009815                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23843.684969                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 23053.207354                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 41125.289675                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 31844.562384                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              364676                       # number of writebacks
testsys.l2.writebacks::total                   364676                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           46                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                49                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           46                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 49                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           46                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                49                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        15384                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         5063                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       560043                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       338594                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total          919084                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        16507                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        16507                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       210579                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        210579                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        15384                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         5063                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       560043                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       549173                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          1129663                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        15384                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         5063                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       560043                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       549173                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         1129663                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    274462852                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     92815860                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   9728436030                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data   8500392226                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  18596106968                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data    769675130                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total    769675130                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  11027643744                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  11027643744                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    274462852                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker     92815860                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst   9728436030                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  19528035970                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  29623750712                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    274462852                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker     92815860                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst   9728436030                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  19528035970                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  29623750712                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3184481910                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   3184481910                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   6253157892                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   6253157892                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data   9437639802                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total   9437639802                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.007998                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.023462                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.069523                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.092265                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.066291                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.182489                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.182489                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.232697                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.232697                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.007998                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.023462                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.069523                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.120044                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.076487                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.007998                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.023462                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.069523                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.120044                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.076487                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17840.799012                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18332.186451                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17370.873362                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25104.970041                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 20233.305082                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 46627.196341                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 46627.196341                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52368.202641                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 52368.202641                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17840.799012                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18332.186451                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 17370.873362                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 35558.987732                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 26223.529240                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17840.799012                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18332.186451                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 17370.873362                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 35558.987732                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 26223.529240                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         75891                       # number of replacements
testsys.l3.tagsinuse                     32127.201458                       # Cycle average of tags in use
testsys.l3.total_refs                         1149671                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        108439                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         10.602007                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        20475.529638                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        1.008379                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.020095                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.289800                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.039336                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   128.933407                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    51.583917                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4688.451137                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   6780.345749                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.624864                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000009                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003935                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001574                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.143080                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.206920                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.980444                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        15018                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         4927                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       550716                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       275029                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                 845690                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          364676                       # number of Writeback hits
testsys.l3.Writeback_hits::total               364676                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          222                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 222                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       108815                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               108815                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        15018                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         4927                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       550716                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       383844                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                  954505                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        15018                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         4927                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       550716                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       383844                       # number of overall hits
testsys.l3.overall_hits::total                 954505                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          366                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          136                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         9327                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        63565                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                73394                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        34961                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             34961                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data        83088                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total              83088                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          366                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          136                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         9327                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       146653                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                156482                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          366                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          136                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         9327                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       146653                       # number of overall misses
testsys.l3.overall_misses::total               156482                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     34169292                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     12691953                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    872330616                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   3596311954                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     4515503815                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    553084645                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    553084645                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   7314580424                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   7314580424                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     34169292                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     12691953                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    872330616                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  10910892378                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     11830084239                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     34169292                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     12691953                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    872330616                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  10910892378                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    11830084239                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        15384                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         5063                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       560043                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       338594                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total             919084                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       364676                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           364676                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        35183                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           35183                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       191903                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           191903                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        15384                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         5063                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       560043                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       530497                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             1110987                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        15384                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         5063                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       560043                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       530497                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            1110987                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.023791                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.026862                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.016654                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.187732                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.079856                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.993690                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.993690                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.432969                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.432969                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.023791                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.026862                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.016654                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.276445                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.140850                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.023791                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.026862                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.016654                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.276445                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.140850                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93358.721311                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93323.183824                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93527.459633                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 56576.920538                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 61524.154767                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 15820.046480                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 15820.046480                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88034.137589                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88034.137589                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93358.721311                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93323.183824                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93527.459633                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 74399.380701                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 75600.287822                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93358.721311                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93323.183824                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93527.459633                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 74399.380701                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 75600.287822                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               55120                       # number of writebacks
testsys.l3.writebacks::total                    55120                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          366                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          136                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         9327                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        63565                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           73394                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        34961                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        34961                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data        83088                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total         83088                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          366                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          136                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         9327                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       146653                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           156482                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          366                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          136                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         9327                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       146653                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          156482                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     29042548                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     10785470                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    740912589                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   2703941960                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   3484682567                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   1897844920                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   1897844920                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   6117704315                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   6117704315                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     29042548                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     10785470                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    740912589                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data   8821646275                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total   9602386882                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     29042548                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     10785470                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    740912589                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data   8821646275                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total   9602386882                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   2839872318                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   2839872318                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   5567988062                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   5567988062                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   8407860380                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   8407860380                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.023791                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.026862                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.016654                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.187732                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.079856                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.993690                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.993690                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.432969                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.432969                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.023791                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.026862                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.016654                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.276445                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.140850                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.023791                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.026862                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.016654                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.276445                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.140850                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79351.224044                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79304.926471                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79437.395626                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42538.220090                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 47479.120459                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 54284.629158                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 54284.629158                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73629.216192                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 73629.216192                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79351.224044                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79304.926471                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79437.395626                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 60153.193423                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 61364.162536                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79351.224044                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79304.926471                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79437.395626                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 60153.193423                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 61364.162536                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                       856879                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1080043                       # Bytes Received
testsys.ethernet.txPackets                      12375                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      10440                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  7163                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 10435                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  774623                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     22815                       # Total Packets
testsys.ethernet.totBytes                     1936922                       # Total Bytes
testsys.ethernet.totPPS                          1141                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   342687                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   431936                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            619                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            522                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                6956                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               8055455                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999831                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                24346588                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               8055967                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.022181                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999831                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     24339107                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       24339107                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     24339107                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        24339107                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     24339107                       # number of overall hits
testsys.cpu.icache.overall_hits::total       24339107                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst      8432621                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total      8432621                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst      8432621                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total       8432621                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst      8432621                       # number of overall misses
testsys.cpu.icache.overall_misses::total      8432621                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 127057368902                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 127057368902                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 127057368902                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 127057368902                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 127057368902                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 127057368902                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     32771728                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     32771728                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     32771728                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     32771728                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     32771728                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     32771728                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.257314                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.257314                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.257314                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.257314                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.257314                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.257314                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15067.363860                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 15067.363860                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15067.363860                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 15067.363860                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15067.363860                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 15067.363860                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       104519                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 34839.666667                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       376690                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       376690                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       376690                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       376690                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       376690                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       376690                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      8055931                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      8055931                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      8055931                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      8055931                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      8055931                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      8055931                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  94466594967                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total  94466594967                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  94466594967                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total  94466594967                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  94466594967                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total  94466594967                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.245820                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.245820                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.245820                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.245820                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.245820                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.245820                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11726.341123                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11726.341123                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11726.341123                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 11726.341123                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11726.341123                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 11726.341123                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       215883                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.237773                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        286217                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       215897                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.325711                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 4972605257300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.237773                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.952361                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.952361                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       285877                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       285877                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       285877                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       285877                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       285877                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       285877                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       216103                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       216103                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       216103                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       216103                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       216103                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       216103                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   4276268841                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   4276268841                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   4276268841                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   4276268841                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   4276268841                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   4276268841                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       501980                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       501980                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       501980                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       501980                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       501980                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       501980                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.430501                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.430501                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.430501                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.430501                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.430501                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.430501                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19788.104936                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 19788.104936                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19788.104936                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 19788.104936                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19788.104936                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 19788.104936                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         2287                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         2287                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       216103                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       216103                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       216103                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       216103                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       216103                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       216103                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   3616057335                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   3616057335                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   3616057335                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   3616057335                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   3616057335                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   3616057335                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.430501                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.430501                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.430501                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.430501                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.430501                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.430501                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16733.027006                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16733.027006                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16733.027006                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 16733.027006                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16733.027006                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 16733.027006                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      1924194                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.869558                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        253509                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      1924210                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.131747                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.869558                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.991847                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.991847                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       253086                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       253086                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       253086                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       253086                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       253086                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       253086                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      1925169                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      1925169                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      1925169                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      1925169                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      1925169                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      1925169                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  35234496776                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  35234496776                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  35234496776                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  35234496776                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  35234496776                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  35234496776                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      2178255                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      2178255                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      2178255                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      2178255                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      2178255                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      2178255                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.883813                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.883813                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.883813                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.883813                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.883813                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.883813                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 18302.027913                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 18302.027913                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 18302.027913                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 18302.027913                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 18302.027913                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 18302.027913                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         5793                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         5793                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      1925169                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      1925169                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      1925169                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      1925169                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      1925169                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      1925169                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  29377653595                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  29377653595                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  29377653595                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  29377653595                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  29377653595                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  29377653595                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.883813                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.883813                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.883813                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.883813                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.883813                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.883813                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 15259.779061                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15259.779061                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 15259.779061                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15259.779061                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 15259.779061                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15259.779061                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               4554775                       # number of replacements
testsys.cpu.dcache.tagsinuse               255.484218                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                64093013                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               4555031                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 14.070818                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   255.484218                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.997985                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.997985                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     38974365                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       38974365                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     25008058                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      25008058                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     63982423                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        63982423                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     63982423                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       63982423                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      5667163                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      5667163                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      1006357                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      1006357                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      6673520                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       6673520                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      6673520                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      6673520                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 121351548404                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 121351548404                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  27898489091                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  27898489091                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 149250037495                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 149250037495                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 149250037495                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 149250037495                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     44641528                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     44641528                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     26014415                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     26014415                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     70655943                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     70655943                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     70655943                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     70655943                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.126948                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.126948                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.038685                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.038685                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.094451                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.094451                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.094451                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.094451                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21413.103594                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 21413.103594                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27722.258692                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 27722.258692                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22364.514903                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 22364.514903                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22364.514903                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 22364.514903                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      3180138                       # number of writebacks
testsys.cpu.dcache.writebacks::total          3180138                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1990884                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1990884                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        19322                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        19322                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      2010206                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      2010206                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      2010206                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      2010206                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3676279                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      3676279                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       987035                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       987035                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      4663314                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      4663314                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      4663314                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      4663314                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  63123317390                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  63123317390                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  24084083808                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  24084083808                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  87207401198                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  87207401198                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  87207401198                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  87207401198                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3324100152                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   3324100152                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   6517877557                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   6517877557                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   9841977709                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total   9841977709                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.082351                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.082351                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.037942                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037942                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.066000                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.066000                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.066000                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.066000                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17170.437116                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17170.437116                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24400.435454                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24400.435454                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18700.735399                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 18700.735399                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18700.735399                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 18700.735399                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               579741763                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        40868626                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     40868626                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      5229333                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     34663628                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        21259087                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    295435114                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             200990751                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           40868626                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     21259087                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             64734925                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       19585082                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           2697297                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     121735372                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       167632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       341537                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         32771730                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      3617980                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes         106701                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    499077376                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.770333                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.206144                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       436413170     87.44%     87.44% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         4554963      0.91%     88.36% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         3169132      0.63%     88.99% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         4958533      0.99%     89.99% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         3905296      0.78%     90.77% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         4367819      0.88%     91.64% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         4469359      0.90%     92.54% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         3502256      0.70%     93.24% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        33736848      6.76%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    499077376                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.070495                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.346690                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       292105806                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    131750379                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         59998455                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1257274                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      13965462                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     376556940                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          539                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      13965462                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       295991809                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       37299853                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     85001786                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         57319636                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles      9498830                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     364970975                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        47273                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents       1031251                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      6027768                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        25280                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    401689734                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups    918096759                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups    910665932                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      7430827                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    300621779                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       101067944                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2058266                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2082805                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         29650673                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     54733633                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     33246713                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      5298348                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      3134988                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         349566645                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      2834969                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        327722037                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       963449                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     75189676                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    104616464                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       831906                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    499077376                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.656656                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.391158                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    369784954     74.09%     74.09% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     46603399      9.34%     83.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     31056419      6.22%     89.65% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     18813258      3.77%     93.42% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     14238652      2.85%     96.28% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5      9723185      1.95%     98.23% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      5558625      1.11%     99.34% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      2747329      0.55%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       551555      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    499077376                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         501550     28.12%     28.12% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     28.12% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     28.12% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        71600      4.01%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        705869     39.57%     71.70% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       504786     28.30%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      2249843      0.69%      0.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    241372895     73.65%     74.34% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.34% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.34% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2051570      0.63%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.96% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     51329862     15.66%     90.63% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     30717867      9.37%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     327722037                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.565290                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            1783805                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005443                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1152875115                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    423803952                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    316147896                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      5071827                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      3883115                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2305417                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     324692942                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        2563057                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      5163933                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     12764417                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        60372                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       100149                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      7181209                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        71528                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      13965462                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       29137745                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       448857                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    352401614                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      2770589                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     54733633                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     33247028                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      2476747                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        208309                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        11870                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       100149                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      2221028                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      3559361                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      5780389                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    322330206                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     49897646                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      5391831                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            79953568                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        32276765                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          30055922                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.555989                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             318909419                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            318453313                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        205917264                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        321802637                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.549302                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.639887                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     81811792                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2003063                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      5260655                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    485360810                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.557197                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.545683                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    396782923     81.75%     81.75% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     31944329      6.58%     88.33% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     14775626      3.04%     91.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     15526984      3.20%     94.57% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      7832729      1.61%     96.19% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      3243861      0.67%     96.86% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      2546822      0.52%     97.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      2126354      0.44%     97.82% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     10581182      2.18%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    485360810                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    143292960                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     270441620                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              68035031                       # Number of memory references committed
testsys.switch_cpus.commit.loads             41969213                       # Number of loads committed
testsys.switch_cpus.commit.membars             287111                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          28307433                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           1771579                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        267799551                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     10581182                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           826607669                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          718496108                       # The number of ROB writes
testsys.switch_cpus.timesIdled                4794087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               80664387                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59490426639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          143292960                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            270441620                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    143292960                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      4.045850                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                4.045850                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.247167                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.247167                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       636438682                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      344617668                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          4154832                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         2178757                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      148906689                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       1857381                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5784                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         1695483                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       869424                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        72208                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      1898304408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       315402255                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         2216349562                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   1898304408                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    1898304408                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      1472319                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    212074267                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       216507994                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          723                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            55120                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       108678                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         9026                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        237288051                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         49911515                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           287373113                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           52136                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        31483644                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           31582052                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          289                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              84758                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        43463                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3610                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           94897320                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           15767139                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             110796578                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      94897320                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         94897320                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             73602                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          10601714                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             10823358                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148332                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            158360                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        43463                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3610                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          94897320                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          26368852                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            121619936                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1080043                       # Bytes Transmitted
drivesys.ethernet.rxBytes                      856879                       # Bytes Received
drivesys.ethernet.txPackets                     10440                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     12375                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 7825                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                12370                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 774623                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    22815                       # Total Packets
drivesys.ethernet.totBytes                    1936922                       # Total Bytes
drivesys.ethernet.totPPS                         1141                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  431936                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  342687                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           522                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           619                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               6339                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60072682367                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 177447961                       # Number of instructions committed
drivesys.cpu.committedOps                   336401721                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           333385808                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              1383647                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     23026301                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  333385808                       # number of integer instructions
drivesys.cpu.num_fp_insts                     1383647                       # number of float instructions
drivesys.cpu.num_int_register_reads         852255270                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        374886182                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            2309403                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1129816                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    81447376                       # number of memory refs
drivesys.cpu.num_load_insts                  49924553                       # Number of load instructions
drivesys.cpu.num_store_insts                 31522823                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59677714948.990082                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             394967418.009918                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.006575                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.993425                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
