Reading OpenROAD database at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/15-openroad-cutrows/systolic_top_uart_4parallel_q8_24.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO TAP-0004] Inserted 12 endcaps.
[INFO TAP-0005] Inserted 4 tapcells.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/16-openroad-tapendcapinsertion/systolic_top_uart_4parallel_q8_24.odb'…
Writing netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/16-openroad-tapendcapinsertion/systolic_top_uart_4parallel_q8_24.nl.v'…
Writing powered netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/16-openroad-tapendcapinsertion/systolic_top_uart_4parallel_q8_24.pnl.v'…
Writing layout to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/16-openroad-tapendcapinsertion/systolic_top_uart_4parallel_q8_24.def'…
Writing timing constraints to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-25-15/16-openroad-tapendcapinsertion/systolic_top_uart_4parallel_q8_24.sdc'…
