Analysis & Synthesis report for FFT
Wed May 14 03:22:28 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |FFT|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 17. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 18. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 20. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 22. lpm_mult Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 14 03:22:27 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; FFT                                         ;
; Top-level Entity Name              ; FFT                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,825                                       ;
;     Total combinational functions  ; 6,020                                       ;
;     Dedicated logic registers      ; 4,029                                       ;
; Total registers                    ; 4029                                        ;
; Total pins                         ; 277                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 32                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE55F23A7       ;                    ;
; Top-level entity name                                            ; FFT                ; FFT                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; FFT.v                            ; yes             ; User Verilog HDL File        ; D:/NCKU/ncku4-2/DIC/HW3/FFT.v                                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_d6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/NCKU/ncku4-2/DIC/HW3/db/mult_d6t.tdf                                ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/NCKU/ncku4-2/DIC/HW3/db/mult_36t.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,825     ;
;                                             ;           ;
; Total combinational functions               ; 6020      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1025      ;
;     -- 3 input functions                    ; 4547      ;
;     -- <=2 input functions                  ; 448       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1635      ;
;     -- arithmetic mode                      ; 4385      ;
;                                             ;           ;
; Total registers                             ; 4029      ;
;     -- Dedicated logic registers            ; 4029      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 277       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 32        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4029      ;
; Total fan-out                               ; 34582     ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Entity Name ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+-------------+--------------+
; |FFT                            ; 6020 (5680)         ; 4029 (4029)               ; 0           ; 32           ; 0       ; 16        ; 277  ; 0            ; |FFT                                        ; FFT         ; work         ;
;    |lpm_mult:Mult0|             ; 39 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;       |mult_d6t:auto_generated| ; 39 (39)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult0|mult_d6t:auto_generated ; mult_d6t    ; work         ;
;    |lpm_mult:Mult1|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult1                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult1|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult2|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult2                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult2|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult3|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult3                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult3|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult4|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult4                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult4|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult5|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult5                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult5|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult6|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult6                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult6|mult_36t:auto_generated ; mult_36t    ; work         ;
;    |lpm_mult:Mult7|             ; 43 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult7                         ; lpm_mult    ; work         ;
;       |mult_36t:auto_generated| ; 43 (43)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT|lpm_mult:Mult7|mult_36t:auto_generated ; mult_36t    ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 8           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT|state                                                                                                 ;
+-------------------+--------------+-------------------+-------------+-------------+---------------+------------+------------+
; Name              ; state.FINISH ; state.FINAL_TRANS ; state.FINAL ; state.TRANS ; state.COMPUTE ; state.READ ; state.IDLE ;
+-------------------+--------------+-------------------+-------------+-------------+---------------+------------+------------+
; state.IDLE        ; 0            ; 0                 ; 0           ; 0           ; 0             ; 0          ; 0          ;
; state.READ        ; 0            ; 0                 ; 0           ; 0           ; 0             ; 1          ; 1          ;
; state.COMPUTE     ; 0            ; 0                 ; 0           ; 0           ; 1             ; 0          ; 1          ;
; state.TRANS       ; 0            ; 0                 ; 0           ; 1           ; 0             ; 0          ; 1          ;
; state.FINAL       ; 0            ; 0                 ; 1           ; 0           ; 0             ; 0          ; 1          ;
; state.FINAL_TRANS ; 0            ; 1                 ; 0           ; 0           ; 0             ; 0          ; 1          ;
; state.FINISH      ; 1            ; 0                 ; 0           ; 0           ; 0             ; 0          ; 1          ;
+-------------------+--------------+-------------------+-------------+-------------+---------------+------------+------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; M0_mult2[1..15,17..31]                   ; Merged with M0_mult2[0]                ;
; M2_mult2[3..7,9,14]                      ; Merged with M2_mult2[11]               ;
; M3_mult2[12]                             ; Merged with M2_mult2[11]               ;
; M4_mult2[17..31]                         ; Merged with M2_mult2[11]               ;
; M7_mult2[10,15]                          ; Merged with M2_mult2[11]               ;
; M2_mult2[1]                              ; Merged with M2_mult2[0]                ;
; M3_mult2[10,15]                          ; Merged with M2_mult2[0]                ;
; M4_mult2[0..15]                          ; Merged with M2_mult2[0]                ;
; M5_mult2[1]                              ; Merged with M2_mult2[0]                ;
; M6_mult2[0,1,8,10,12,13,15]              ; Merged with M2_mult2[0]                ;
; M7_mult2[1,13]                           ; Merged with M2_mult2[0]                ;
; M1_mult2[9]                              ; Merged with M1_mult2[3]                ;
; M2_mult2[17..31]                         ; Merged with M1_mult2[3]                ;
; M5_mult2[4..6]                           ; Merged with M1_mult2[3]                ;
; M5_mult2[3,9]                            ; Merged with M1_mult2[11]               ;
; M6_mult2[17..31]                         ; Merged with M1_mult2[11]               ;
; M1_mult2[15]                             ; Merged with M1_mult2[10]               ;
; M5_mult2[12]                             ; Merged with M1_mult2[10]               ;
; stage2_image[1][0]                       ; Merged with stage2_image[0][0]         ;
; stage2_image[1][1]                       ; Merged with stage2_image[0][1]         ;
; stage2_image[1][2]                       ; Merged with stage2_image[0][2]         ;
; stage2_image[1][3]                       ; Merged with stage2_image[0][3]         ;
; stage2_image[1][4]                       ; Merged with stage2_image[0][4]         ;
; stage2_image[1][5]                       ; Merged with stage2_image[0][5]         ;
; stage2_image[1][6]                       ; Merged with stage2_image[0][6]         ;
; stage2_image[1][7]                       ; Merged with stage2_image[0][7]         ;
; stage2_image[1][8]                       ; Merged with stage2_image[0][8]         ;
; stage2_image[1][9]                       ; Merged with stage2_image[0][9]         ;
; stage2_image[1][10]                      ; Merged with stage2_image[0][10]        ;
; stage2_image[1][11]                      ; Merged with stage2_image[0][11]        ;
; stage2_image[1][12]                      ; Merged with stage2_image[0][12]        ;
; stage2_image[1][13]                      ; Merged with stage2_image[0][13]        ;
; stage2_image[1][14]                      ; Merged with stage2_image[0][14]        ;
; stage2_image[1][15]                      ; Merged with stage2_image[0][15]        ;
; stage2_image[1][16]                      ; Merged with stage2_image[0][16]        ;
; stage2_image[1][17]                      ; Merged with stage2_image[0][17]        ;
; stage2_image[1][18]                      ; Merged with stage2_image[0][18]        ;
; stage2_image[1][19]                      ; Merged with stage2_image[0][19]        ;
; stage2_image[1][20]                      ; Merged with stage2_image[0][20]        ;
; stage2_image[1][21]                      ; Merged with stage2_image[0][21]        ;
; stage2_image[1][22]                      ; Merged with stage2_image[0][22]        ;
; stage2_image[1][23]                      ; Merged with stage2_image[0][23]        ;
; stage0_real[0][25]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][26]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][27]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][28]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][29]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][30]                       ; Merged with stage0_real[0][24]         ;
; stage0_real[0][31]                       ; Merged with stage0_real[0][24]         ;
; stage0_image[0][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[0][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[0][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[1][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[1][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[2][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[2][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[3][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[3][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[4][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[4][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[5][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[5][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[6][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[6][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][0]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][10]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][11]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][12]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][13]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][14]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][15]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][16]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][17]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][18]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][19]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][1]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][20]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][21]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][22]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][23]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][24]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][25]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][26]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][27]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][28]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][29]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][2]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][30]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][31]                      ; Merged with stage0_image[0][0]         ;
; stage0_image[7][3]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][4]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][5]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][6]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][7]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][8]                       ; Merged with stage0_image[0][0]         ;
; stage0_image[7][9]                       ; Merged with stage0_image[0][0]         ;
; stage0_real[0][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[0][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[1][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[2][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[3][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[5][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[6][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][0]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][1]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][2]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][3]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][4]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][5]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][6]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[7][7]                        ; Merged with stage0_image[0][0]         ;
; stage0_real[4][25]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][26]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][27]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][28]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][29]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][30]                       ; Merged with stage0_real[4][24]         ;
; stage0_real[4][31]                       ; Merged with stage0_real[4][24]         ;
; stage1_image[1][31]                      ; Merged with stage1_image[0][31]        ;
; stage1_image[2][31]                      ; Merged with stage1_image[0][31]        ;
; stage1_image[3][31]                      ; Merged with stage1_image[0][31]        ;
; stage1_image[1][30]                      ; Merged with stage1_image[0][30]        ;
; stage1_image[2][30]                      ; Merged with stage1_image[0][30]        ;
; stage1_image[3][30]                      ; Merged with stage1_image[0][30]        ;
; stage1_image[1][29]                      ; Merged with stage1_image[0][29]        ;
; stage1_image[2][29]                      ; Merged with stage1_image[0][29]        ;
; stage1_image[3][29]                      ; Merged with stage1_image[0][29]        ;
; stage1_image[1][28]                      ; Merged with stage1_image[0][28]        ;
; stage1_image[2][28]                      ; Merged with stage1_image[0][28]        ;
; stage1_image[3][28]                      ; Merged with stage1_image[0][28]        ;
; stage1_image[1][27]                      ; Merged with stage1_image[0][27]        ;
; stage1_image[2][27]                      ; Merged with stage1_image[0][27]        ;
; stage1_image[3][27]                      ; Merged with stage1_image[0][27]        ;
; stage1_image[1][26]                      ; Merged with stage1_image[0][26]        ;
; stage1_image[2][26]                      ; Merged with stage1_image[0][26]        ;
; stage1_image[3][26]                      ; Merged with stage1_image[0][26]        ;
; stage1_image[1][25]                      ; Merged with stage1_image[0][25]        ;
; stage1_image[2][25]                      ; Merged with stage1_image[0][25]        ;
; stage1_image[3][25]                      ; Merged with stage1_image[0][25]        ;
; stage1_image[1][24]                      ; Merged with stage1_image[0][24]        ;
; stage1_image[2][24]                      ; Merged with stage1_image[0][24]        ;
; stage1_image[3][24]                      ; Merged with stage1_image[0][24]        ;
; stage1_image[1][23]                      ; Merged with stage1_image[0][23]        ;
; stage1_image[2][23]                      ; Merged with stage1_image[0][23]        ;
; stage1_image[3][23]                      ; Merged with stage1_image[0][23]        ;
; stage1_image[1][22]                      ; Merged with stage1_image[0][22]        ;
; stage1_image[2][22]                      ; Merged with stage1_image[0][22]        ;
; stage1_image[3][22]                      ; Merged with stage1_image[0][22]        ;
; stage1_image[1][21]                      ; Merged with stage1_image[0][21]        ;
; stage1_image[2][21]                      ; Merged with stage1_image[0][21]        ;
; stage1_image[3][21]                      ; Merged with stage1_image[0][21]        ;
; stage1_image[1][20]                      ; Merged with stage1_image[0][20]        ;
; stage1_image[2][20]                      ; Merged with stage1_image[0][20]        ;
; stage1_image[3][20]                      ; Merged with stage1_image[0][20]        ;
; stage1_image[1][19]                      ; Merged with stage1_image[0][19]        ;
; stage1_image[2][19]                      ; Merged with stage1_image[0][19]        ;
; stage1_image[3][19]                      ; Merged with stage1_image[0][19]        ;
; stage1_image[1][18]                      ; Merged with stage1_image[0][18]        ;
; stage1_image[2][18]                      ; Merged with stage1_image[0][18]        ;
; stage1_image[3][18]                      ; Merged with stage1_image[0][18]        ;
; stage1_image[1][17]                      ; Merged with stage1_image[0][17]        ;
; stage1_image[2][17]                      ; Merged with stage1_image[0][17]        ;
; stage1_image[3][17]                      ; Merged with stage1_image[0][17]        ;
; stage1_image[1][16]                      ; Merged with stage1_image[0][16]        ;
; stage1_image[2][16]                      ; Merged with stage1_image[0][16]        ;
; stage1_image[3][16]                      ; Merged with stage1_image[0][16]        ;
; stage1_image[1][15]                      ; Merged with stage1_image[0][15]        ;
; stage1_image[2][15]                      ; Merged with stage1_image[0][15]        ;
; stage1_image[3][15]                      ; Merged with stage1_image[0][15]        ;
; stage1_image[1][14]                      ; Merged with stage1_image[0][14]        ;
; stage1_image[2][14]                      ; Merged with stage1_image[0][14]        ;
; stage1_image[3][14]                      ; Merged with stage1_image[0][14]        ;
; stage1_image[1][13]                      ; Merged with stage1_image[0][13]        ;
; stage1_image[2][13]                      ; Merged with stage1_image[0][13]        ;
; stage1_image[3][13]                      ; Merged with stage1_image[0][13]        ;
; stage1_image[1][12]                      ; Merged with stage1_image[0][12]        ;
; stage1_image[2][12]                      ; Merged with stage1_image[0][12]        ;
; stage1_image[3][12]                      ; Merged with stage1_image[0][12]        ;
; stage1_image[1][11]                      ; Merged with stage1_image[0][11]        ;
; stage1_image[2][11]                      ; Merged with stage1_image[0][11]        ;
; stage1_image[3][11]                      ; Merged with stage1_image[0][11]        ;
; stage1_image[1][10]                      ; Merged with stage1_image[0][10]        ;
; stage1_image[2][10]                      ; Merged with stage1_image[0][10]        ;
; stage1_image[3][10]                      ; Merged with stage1_image[0][10]        ;
; stage1_image[1][9]                       ; Merged with stage1_image[0][9]         ;
; stage1_image[2][9]                       ; Merged with stage1_image[0][9]         ;
; stage1_image[3][9]                       ; Merged with stage1_image[0][9]         ;
; stage1_image[1][8]                       ; Merged with stage1_image[0][8]         ;
; stage1_image[2][8]                       ; Merged with stage1_image[0][8]         ;
; stage1_image[3][8]                       ; Merged with stage1_image[0][8]         ;
; stage1_image[1][7]                       ; Merged with stage1_image[0][7]         ;
; stage1_image[2][7]                       ; Merged with stage1_image[0][7]         ;
; stage1_image[3][7]                       ; Merged with stage1_image[0][7]         ;
; stage1_image[1][6]                       ; Merged with stage1_image[0][6]         ;
; stage1_image[2][6]                       ; Merged with stage1_image[0][6]         ;
; stage1_image[3][6]                       ; Merged with stage1_image[0][6]         ;
; stage1_image[1][5]                       ; Merged with stage1_image[0][5]         ;
; stage1_image[2][5]                       ; Merged with stage1_image[0][5]         ;
; stage1_image[3][5]                       ; Merged with stage1_image[0][5]         ;
; stage1_image[1][4]                       ; Merged with stage1_image[0][4]         ;
; stage1_image[2][4]                       ; Merged with stage1_image[0][4]         ;
; stage1_image[3][4]                       ; Merged with stage1_image[0][4]         ;
; stage1_image[1][3]                       ; Merged with stage1_image[0][3]         ;
; stage1_image[2][3]                       ; Merged with stage1_image[0][3]         ;
; stage1_image[3][3]                       ; Merged with stage1_image[0][3]         ;
; stage1_image[1][2]                       ; Merged with stage1_image[0][2]         ;
; stage1_image[2][2]                       ; Merged with stage1_image[0][2]         ;
; stage1_image[3][2]                       ; Merged with stage1_image[0][2]         ;
; stage1_image[1][1]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[2][1]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[3][1]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[1][0]                       ; Merged with stage1_image[0][0]         ;
; stage1_image[2][0]                       ; Merged with stage1_image[0][0]         ;
; stage1_image[3][0]                       ; Merged with stage1_image[0][0]         ;
; stage2_image[1][31]                      ; Merged with stage2_image[0][31]        ;
; stage2_image[1][30]                      ; Merged with stage2_image[0][30]        ;
; stage2_image[1][29]                      ; Merged with stage2_image[0][29]        ;
; stage2_image[1][28]                      ; Merged with stage2_image[0][28]        ;
; stage2_image[1][27]                      ; Merged with stage2_image[0][27]        ;
; stage2_image[1][26]                      ; Merged with stage2_image[0][26]        ;
; stage2_image[1][25]                      ; Merged with stage2_image[0][25]        ;
; stage2_image[1][24]                      ; Merged with stage2_image[0][24]        ;
; stage0_real[2][25]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][26]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][27]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][28]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][29]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][30]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[2][31]                       ; Merged with stage0_real[2][24]         ;
; stage0_real[6][25]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][26]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][27]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][28]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][29]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][30]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[6][31]                       ; Merged with stage0_real[6][24]         ;
; stage0_real[1][25]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][26]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][27]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][28]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][29]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][30]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[1][31]                       ; Merged with stage0_real[1][24]         ;
; stage0_real[5][25]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][26]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][27]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][28]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][29]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][30]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[5][31]                       ; Merged with stage0_real[5][24]         ;
; stage0_real[3][25]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][26]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][27]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][28]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][29]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][30]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[3][31]                       ; Merged with stage0_real[3][24]         ;
; stage0_real[7][25]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][26]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][27]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][28]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][29]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][30]                       ; Merged with stage0_real[7][24]         ;
; stage0_real[7][31]                       ; Merged with stage0_real[7][24]         ;
; M2_mult2[8,10,12,13,15]                  ; Merged with M1_mult2[1]                ;
; M3_mult2[1,13]                           ; Merged with M1_mult2[1]                ;
; M7_mult2[8]                              ; Merged with M1_mult2[1]                ;
; M2_mult2[2]                              ; Merged with M1_mult2[0]                ;
; M3_mult2[0,8]                            ; Merged with M1_mult2[0]                ;
; M5_mult2[0]                              ; Merged with M1_mult2[0]                ;
; M6_mult2[2..7,9,11,14]                   ; Merged with M1_mult2[0]                ;
; M7_mult2[0,12]                           ; Merged with M1_mult2[0]                ;
; M1_mult2[18..31]                         ; Merged with M1_mult2[17]               ;
; M1_mult2[7]                              ; Merged with M1_mult2[14]               ;
; M5_mult2[11]                             ; Merged with M1_mult2[14]               ;
; M5_mult2[10,15]                          ; Merged with M1_mult2[13]               ;
; M5_mult2[8]                              ; Merged with M1_mult2[12]               ;
; M5_mult2[13]                             ; Merged with M1_mult2[8]                ;
; M1_mult2[5,6]                            ; Merged with M1_mult2[4]                ;
; M5_mult2[7,14]                           ; Merged with M1_mult2[4]                ;
; M3_mult2[11]                             ; Merged with M1_mult2[2]                ;
; M7_mult2[7,14]                           ; Merged with M1_mult2[2]                ;
; M5_mult2[18..31]                         ; Merged with M5_mult2[17]               ;
; M3_mult2[9]                              ; Merged with M3_mult2[3]                ;
; M5_mult2[2]                              ; Merged with M3_mult2[3]                ;
; M7_mult2[11]                             ; Merged with M3_mult2[3]                ;
; M3_mult2[18..31]                         ; Merged with M3_mult2[17]               ;
; M3_mult2[7]                              ; Merged with M3_mult2[14]               ;
; M7_mult2[2,4..6]                         ; Merged with M3_mult2[14]               ;
; M3_mult2[4..6]                           ; Merged with M3_mult2[2]                ;
; M7_mult2[3,9]                            ; Merged with M3_mult2[2]                ;
; M7_mult2[18..31]                         ; Merged with M7_mult2[17]               ;
; stage1_real[2][0]                        ; Merged with stage1_real[3][0]          ;
; stage1_real[2][1]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[2][7]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[0][3]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[3][4]                        ; Merged with stage1_real[3][2]          ;
; stage1_real[2][2]                        ; Merged with stage1_real[3][2]          ;
; stage1_real[2][6]                        ; Merged with stage1_real[3][5]          ;
; stage1_real[2][5]                        ; Merged with stage1_real[3][5]          ;
; stage1_real[1][5]                        ; Merged with stage1_real[3][5]          ;
; stage1_real[0][5]                        ; Merged with stage1_real[3][5]          ;
; stage1_real[2][4]                        ; Merged with stage1_real[3][6]          ;
; stage1_real[2][3]                        ; Merged with stage1_real[3][7]          ;
; stage1_real[3][27]                       ; Merged with stage1_real[3][26]         ;
; stage1_real[3][28]                       ; Merged with stage1_real[3][26]         ;
; stage1_real[3][31]                       ; Merged with stage1_real[3][30]         ;
; stage1_real[2][29]                       ; Merged with stage1_real[2][25]         ;
; stage1_real[2][28]                       ; Merged with stage1_real[2][26]         ;
; stage1_real[2][30]                       ; Merged with stage1_real[2][27]         ;
; stage1_real[0][0]                        ; Merged with stage1_real[1][0]          ;
; stage1_real[0][6]                        ; Merged with stage1_real[1][1]          ;
; stage1_real[1][3]                        ; Merged with stage1_real[1][2]          ;
; stage1_real[1][6]                        ; Merged with stage1_real[1][2]          ;
; stage1_real[0][2]                        ; Merged with stage1_real[1][2]          ;
; stage1_real[0][4]                        ; Merged with stage1_real[1][2]          ;
; stage1_real[1][7]                        ; Merged with stage1_real[1][4]          ;
; stage1_real[0][1]                        ; Merged with stage1_real[1][4]          ;
; stage1_real[0][7]                        ; Merged with stage1_real[1][4]          ;
; stage1_real[1][28]                       ; Merged with stage1_real[1][25]         ;
; stage1_real[1][30]                       ; Merged with stage1_real[1][25]         ;
; stage1_real[1][31]                       ; Merged with stage1_real[1][25]         ;
; stage1_real[1][29]                       ; Merged with stage1_real[1][26]         ;
; stage1_real[0][27]                       ; Merged with stage1_real[0][25]         ;
; stage1_real[0][29]                       ; Merged with stage1_real[0][25]         ;
; stage1_real[0][31]                       ; Merged with stage1_real[0][25]         ;
; stage1_real[0][30]                       ; Merged with stage1_real[0][26]         ;
; stage1_image[0][6]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][2]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][8]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][3]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][4]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][10]                      ; Merged with stage1_image[0][5]         ;
; stage1_image[0][13]                      ; Merged with stage1_image[0][5]         ;
; stage1_image[0][29]                      ; Merged with stage1_image[0][5]         ;
; stage1_image[0][16]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][12]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][28]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][30]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][26]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][24]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][11]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][15]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][19]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][23]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][27]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][31]                      ; Merged with stage1_image[0][9]         ;
; stage1_image[0][18]                      ; Merged with stage1_image[0][14]        ;
; stage1_image[0][25]                      ; Merged with stage1_image[0][17]        ;
; stage1_image[0][21]                      ; Merged with stage1_image[0][20]        ;
; stage1_real[3][3]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[3][2]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[1][1]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[1][2]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[3][7]                        ; Merged with stage1_real[3][5]          ;
; stage1_real[3][30]                       ; Merged with stage1_real[3][26]         ;
; stage1_real[3][29]                       ; Merged with stage1_real[3][26]         ;
; stage1_real[2][27]                       ; Merged with stage1_real[2][26]         ;
; stage1_real[1][27]                       ; Merged with stage1_real[1][25]         ;
; stage1_image[0][20]                      ; Merged with stage1_image[0][5]         ;
; stage1_image[0][17]                      ; Merged with stage1_image[0][5]         ;
; stage1_image[0][14]                      ; Merged with stage1_image[0][7]         ;
; stage1_image[0][22]                      ; Merged with stage1_image[0][9]         ;
; stage1_real[1][0]                        ; Merged with stage1_real[3][0]          ;
; stage1_real[3][6]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[1][4]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[0][28]                       ; Merged with stage1_real[0][25]         ;
; stage2_real[0][0]                        ; Merged with stage2_real[1][0]          ;
; stage1_image[0][7]                       ; Merged with stage1_image[0][1]         ;
; stage1_real[2][31]                       ; Merged with stage1_real[2][25]         ;
; stage1_real[2][26]                       ; Merged with stage1_real[2][25]         ;
; stage2_real[0][1]                        ; Merged with stage2_real[1][1]          ;
; stage2_real[0][2]                        ; Merged with stage2_real[1][2]          ;
; stage1_real[0][26]                       ; Merged with stage1_real[0][25]         ;
; M0_mult1[1,2]                            ; Merged with M0_mult1[0]                ;
; stage1_real[3][5]                        ; Merged with stage1_real[3][1]          ;
; stage1_real[3][26]                       ; Merged with stage1_real[3][25]         ;
; stage1_real[1][26]                       ; Merged with stage1_real[1][25]         ;
; stage1_image[0][5]                       ; Merged with stage1_image[0][1]         ;
; stage1_image[0][9]                       ; Merged with stage1_image[0][1]         ;
; stage2_real[1][3]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[1][4]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[1][5]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[0][4]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[0][5]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[0][6]                        ; Merged with stage2_real[1][2]          ;
; stage2_real[1][7]                        ; Merged with stage2_real[1][6]          ;
; stage2_real[0][3]                        ; Merged with stage2_real[1][6]          ;
; stage2_real[0][7]                        ; Merged with stage2_real[1][6]          ;
; stage2_real[0][27]                       ; Merged with stage2_real[0][26]         ;
; stage2_real[0][28]                       ; Merged with stage2_real[0][26]         ;
; stage2_real[0][29]                       ; Merged with stage2_real[0][26]         ;
; stage2_real[0][30]                       ; Merged with stage2_real[0][26]         ;
; stage2_real[0][31]                       ; Merged with stage2_real[0][26]         ;
; stage2_real[1][6]                        ; Merged with stage2_real[1][2]          ;
; stage2_image[0][23]                      ; Lost fanout                            ;
; stage2_image[0][24]                      ; Lost fanout                            ;
; stage2_image[0][25]                      ; Lost fanout                            ;
; stage2_image[0][26]                      ; Lost fanout                            ;
; stage2_image[0][27]                      ; Lost fanout                            ;
; stage2_image[0][28]                      ; Lost fanout                            ;
; stage2_image[0][29]                      ; Lost fanout                            ;
; stage2_image[0][30]                      ; Lost fanout                            ;
; stage2_image[0][31]                      ; Lost fanout                            ;
; stage0_image[0][0]                       ; Stuck at GND due to stuck port data_in ;
; stage1_real[3][0]                        ; Stuck at GND due to stuck port data_in ;
; stage1_image[0][0]                       ; Stuck at GND due to stuck port data_in ;
; stage2_real[1][0]                        ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][0]                       ; Stuck at GND due to stuck port data_in ;
; M0_mult2[0]                              ; Stuck at GND due to stuck port data_in ;
; stage1_real[3][1]                        ; Stuck at GND due to stuck port data_in ;
; stage1_image[0][1]                       ; Stuck at GND due to stuck port data_in ;
; stage2_real[1][1]                        ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][1]                       ; Stuck at GND due to stuck port data_in ;
; stage2_real[1][2]                        ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][2]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][3]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][4]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][5]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][6]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][7]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][8]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][9]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][10]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][11]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][12]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][13]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][14]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][15]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][16]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][17]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][18]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][19]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][20]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][21]                      ; Stuck at GND due to stuck port data_in ;
; stage2_image[0][22]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][8]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][9]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][10]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][11]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][12]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][13]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][14]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][15]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][16]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][17]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][18]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][19]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][20]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][21]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][22]                      ; Stuck at GND due to stuck port data_in ;
; stage3_image[0][23]                      ; Stuck at GND due to stuck port data_in ;
; stage2_real[1][27]                       ; Merged with stage2_real[1][26]         ;
; stage2_real[1][28]                       ; Merged with stage2_real[1][26]         ;
; stage2_real[1][29]                       ; Merged with stage2_real[1][26]         ;
; stage2_real[1][30]                       ; Merged with stage2_real[1][26]         ;
; stage2_real[1][31]                       ; Merged with stage2_real[1][26]         ;
; M0_mult1[0,3..6]                         ; Stuck at GND due to stuck port data_in ;
; M2_mult2[0]                              ; Stuck at GND due to stuck port data_in ;
; M0_mult1[7]                              ; Stuck at GND due to stuck port data_in ;
; M0_mult1[28..31]                         ; Merged with M0_mult1[27]               ;
; stage0_image[8][29]                      ; Merged with stage0_image[8][31]        ;
; stage0_image[8][30]                      ; Merged with stage0_image[8][31]        ;
; stage0_real[8][29]                       ; Merged with stage0_real[8][31]         ;
; stage0_real[8][30]                       ; Merged with stage0_real[8][31]         ;
; state~4                                  ; Lost fanout                            ;
; state~5                                  ; Lost fanout                            ;
; state~6                                  ; Lost fanout                            ;
; stage0_image[8][1]                       ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][0]                       ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][1]                        ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][0]                        ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][2]                       ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][2]                        ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][7]                       ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][6]                       ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][5]                       ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][4]                       ; Stuck at GND due to stuck port data_in ;
; stage0_image[8][3]                       ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][7]                        ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][6]                        ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][5]                        ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][4]                        ; Stuck at GND due to stuck port data_in ;
; stage0_real[8][3]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][0]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][1]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][2]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][3]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][4]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][5]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][6]                        ; Stuck at GND due to stuck port data_in ;
; stage2_real[2][7]                        ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][0]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][1]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][2]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][3]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][4]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][5]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][6]                       ; Stuck at GND due to stuck port data_in ;
; stage2_image[2][7]                       ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][7]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][6]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][5]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][4]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][3]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][2]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][1]                        ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][0]                        ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][7]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][6]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][5]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][4]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][3]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][2]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][1]                       ; Stuck at GND due to stuck port data_in ;
; stage3_image[1][0]                       ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][7]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][6]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][5]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][4]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][3]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][2]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][1]                        ; Stuck at GND due to stuck port data_in ;
; stage1_real[4][0]                        ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][7]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][6]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][5]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][4]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][3]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][2]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][1]                       ; Stuck at GND due to stuck port data_in ;
; stage1_image[4][0]                       ; Stuck at GND due to stuck port data_in ;
; stage3_real[1][24]                       ; Lost fanout                            ;
; stage3_real[1][25]                       ; Lost fanout                            ;
; stage3_real[1][26]                       ; Lost fanout                            ;
; stage3_real[1][27]                       ; Lost fanout                            ;
; stage3_real[1][28]                       ; Lost fanout                            ;
; stage3_real[1][29]                       ; Lost fanout                            ;
; stage3_real[1][30]                       ; Lost fanout                            ;
; stage3_real[1][31]                       ; Lost fanout                            ;
; stage3_real[9][24]                       ; Lost fanout                            ;
; stage3_real[9][25]                       ; Lost fanout                            ;
; stage3_real[9][26]                       ; Lost fanout                            ;
; stage3_real[9][27]                       ; Lost fanout                            ;
; stage3_real[9][28]                       ; Lost fanout                            ;
; stage3_real[9][29]                       ; Lost fanout                            ;
; stage3_real[9][30]                       ; Lost fanout                            ;
; stage3_real[9][31]                       ; Lost fanout                            ;
; stage3_image[9][24]                      ; Lost fanout                            ;
; stage3_image[9][25]                      ; Lost fanout                            ;
; stage3_image[9][26]                      ; Lost fanout                            ;
; stage3_image[9][27]                      ; Lost fanout                            ;
; stage3_image[9][28]                      ; Lost fanout                            ;
; stage3_image[9][29]                      ; Lost fanout                            ;
; stage3_image[9][30]                      ; Lost fanout                            ;
; stage3_image[9][31]                      ; Lost fanout                            ;
; stage3_real[5][24]                       ; Lost fanout                            ;
; stage3_real[5][25]                       ; Lost fanout                            ;
; stage3_real[5][26]                       ; Lost fanout                            ;
; stage3_real[5][27]                       ; Lost fanout                            ;
; stage3_real[5][28]                       ; Lost fanout                            ;
; stage3_real[5][29]                       ; Lost fanout                            ;
; stage3_real[5][30]                       ; Lost fanout                            ;
; stage3_real[5][31]                       ; Lost fanout                            ;
; stage3_image[5][24]                      ; Lost fanout                            ;
; stage3_image[5][25]                      ; Lost fanout                            ;
; stage3_image[5][26]                      ; Lost fanout                            ;
; stage3_image[5][27]                      ; Lost fanout                            ;
; stage3_image[5][28]                      ; Lost fanout                            ;
; stage3_image[5][29]                      ; Lost fanout                            ;
; stage3_image[5][30]                      ; Lost fanout                            ;
; stage3_image[5][31]                      ; Lost fanout                            ;
; stage3_real[13][24]                      ; Lost fanout                            ;
; stage3_real[13][25]                      ; Lost fanout                            ;
; stage3_real[13][26]                      ; Lost fanout                            ;
; stage3_real[13][27]                      ; Lost fanout                            ;
; stage3_real[13][28]                      ; Lost fanout                            ;
; stage3_real[13][29]                      ; Lost fanout                            ;
; stage3_real[13][30]                      ; Lost fanout                            ;
; stage3_real[13][31]                      ; Lost fanout                            ;
; stage3_image[13][24]                     ; Lost fanout                            ;
; stage3_image[13][25]                     ; Lost fanout                            ;
; stage3_image[13][26]                     ; Lost fanout                            ;
; stage3_image[13][27]                     ; Lost fanout                            ;
; stage3_image[13][28]                     ; Lost fanout                            ;
; stage3_image[13][29]                     ; Lost fanout                            ;
; stage3_image[13][30]                     ; Lost fanout                            ;
; stage3_image[13][31]                     ; Lost fanout                            ;
; stage3_real[3][24]                       ; Lost fanout                            ;
; stage3_real[3][25]                       ; Lost fanout                            ;
; stage3_real[3][26]                       ; Lost fanout                            ;
; stage3_real[3][27]                       ; Lost fanout                            ;
; stage3_real[3][28]                       ; Lost fanout                            ;
; stage3_real[3][29]                       ; Lost fanout                            ;
; stage3_real[3][30]                       ; Lost fanout                            ;
; stage3_real[3][31]                       ; Lost fanout                            ;
; stage3_image[3][24]                      ; Lost fanout                            ;
; stage3_image[3][25]                      ; Lost fanout                            ;
; stage3_image[3][26]                      ; Lost fanout                            ;
; stage3_image[3][27]                      ; Lost fanout                            ;
; stage3_image[3][28]                      ; Lost fanout                            ;
; stage3_image[3][29]                      ; Lost fanout                            ;
; stage3_image[3][30]                      ; Lost fanout                            ;
; stage3_image[3][31]                      ; Lost fanout                            ;
; stage3_real[11][24]                      ; Lost fanout                            ;
; stage3_real[11][25]                      ; Lost fanout                            ;
; stage3_real[11][26]                      ; Lost fanout                            ;
; stage3_real[11][27]                      ; Lost fanout                            ;
; stage3_real[11][28]                      ; Lost fanout                            ;
; stage3_real[11][29]                      ; Lost fanout                            ;
; stage3_real[11][30]                      ; Lost fanout                            ;
; stage3_real[11][31]                      ; Lost fanout                            ;
; stage3_image[11][24]                     ; Lost fanout                            ;
; stage3_image[11][25]                     ; Lost fanout                            ;
; stage3_image[11][26]                     ; Lost fanout                            ;
; stage3_image[11][27]                     ; Lost fanout                            ;
; stage3_image[11][28]                     ; Lost fanout                            ;
; stage3_image[11][29]                     ; Lost fanout                            ;
; stage3_image[11][30]                     ; Lost fanout                            ;
; stage3_image[11][31]                     ; Lost fanout                            ;
; stage3_real[7][24]                       ; Lost fanout                            ;
; stage3_real[7][25]                       ; Lost fanout                            ;
; stage3_real[7][26]                       ; Lost fanout                            ;
; stage3_real[7][27]                       ; Lost fanout                            ;
; stage3_real[7][28]                       ; Lost fanout                            ;
; stage3_real[7][29]                       ; Lost fanout                            ;
; stage3_real[7][30]                       ; Lost fanout                            ;
; stage3_real[7][31]                       ; Lost fanout                            ;
; stage3_image[7][24]                      ; Lost fanout                            ;
; stage3_image[7][25]                      ; Lost fanout                            ;
; stage3_image[7][26]                      ; Lost fanout                            ;
; stage3_image[7][27]                      ; Lost fanout                            ;
; stage3_image[7][28]                      ; Lost fanout                            ;
; stage3_image[7][29]                      ; Lost fanout                            ;
; stage3_image[7][30]                      ; Lost fanout                            ;
; stage3_image[7][31]                      ; Lost fanout                            ;
; stage3_real[15][24]                      ; Lost fanout                            ;
; stage3_real[15][25]                      ; Lost fanout                            ;
; stage3_real[15][26]                      ; Lost fanout                            ;
; stage3_real[15][27]                      ; Lost fanout                            ;
; stage3_real[15][28]                      ; Lost fanout                            ;
; stage3_real[15][29]                      ; Lost fanout                            ;
; stage3_real[15][30]                      ; Lost fanout                            ;
; stage3_real[15][31]                      ; Lost fanout                            ;
; stage3_image[15][24]                     ; Lost fanout                            ;
; stage3_image[15][25]                     ; Lost fanout                            ;
; stage3_image[15][26]                     ; Lost fanout                            ;
; stage3_image[15][27]                     ; Lost fanout                            ;
; stage3_image[15][28]                     ; Lost fanout                            ;
; stage3_image[15][29]                     ; Lost fanout                            ;
; stage3_image[15][30]                     ; Lost fanout                            ;
; stage3_image[15][31]                     ; Lost fanout                            ;
; stage3_image[1][24]                      ; Lost fanout                            ;
; stage3_image[1][25]                      ; Lost fanout                            ;
; stage3_image[1][26]                      ; Lost fanout                            ;
; stage3_image[1][27]                      ; Lost fanout                            ;
; stage3_image[1][28]                      ; Lost fanout                            ;
; stage3_image[1][29]                      ; Lost fanout                            ;
; stage3_image[1][30]                      ; Lost fanout                            ;
; stage3_image[1][31]                      ; Lost fanout                            ;
; Total Number of Removed Registers = 1106 ;                                        ;
+------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+--------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------+---------------------------+-------------------------------------------------------------------------------------+
; stage1_real[3][0]  ; Stuck at GND              ; stage2_real[1][1], M0_mult1[6], M0_mult1[5], M0_mult1[4], M0_mult1[3], M0_mult1[0], ;
;                    ; due to stuck port data_in ; M0_mult1[7], stage0_image[8][1], stage0_image[8][0], stage0_real[8][1],             ;
;                    ;                           ; stage0_real[8][0], stage0_image[8][2], stage0_real[8][2], stage0_image[8][7],       ;
;                    ;                           ; stage0_image[8][6], stage0_image[8][5], stage0_image[8][4], stage0_image[8][3],     ;
;                    ;                           ; stage0_real[8][7], stage0_real[8][6], stage0_real[8][5], stage0_real[8][4],         ;
;                    ;                           ; stage0_real[8][3], stage2_real[2][0], stage2_real[2][1], stage2_real[2][2],         ;
;                    ;                           ; stage2_real[2][3], stage2_real[2][4], stage2_real[2][5], stage2_real[2][6],         ;
;                    ;                           ; stage2_real[2][7], stage2_image[2][0], stage2_image[2][1], stage2_image[2][2],      ;
;                    ;                           ; stage2_image[2][3], stage2_image[2][4], stage2_image[2][5], stage2_image[2][6],     ;
;                    ;                           ; stage2_image[2][7], stage3_real[1][7], stage3_real[1][6], stage3_real[1][5],        ;
;                    ;                           ; stage3_real[1][4], stage3_real[1][3], stage3_real[1][2], stage3_real[1][1],         ;
;                    ;                           ; stage3_real[1][0], stage3_image[1][7], stage3_image[1][6], stage3_image[1][5],      ;
;                    ;                           ; stage3_image[1][4], stage3_image[1][3], stage3_image[1][2], stage3_image[1][1],     ;
;                    ;                           ; stage3_image[1][0], stage1_real[4][7], stage1_real[4][6], stage1_real[4][5],        ;
;                    ;                           ; stage1_real[4][4], stage1_real[4][3], stage1_real[4][2], stage1_real[4][1],         ;
;                    ;                           ; stage1_real[4][0], stage1_image[4][7], stage1_image[4][6], stage1_image[4][5],      ;
;                    ;                           ; stage1_image[4][4], stage1_image[4][3], stage1_image[4][2], stage1_image[4][1],     ;
;                    ;                           ; stage1_image[4][0]                                                                  ;
; stage0_image[0][0] ; Stuck at GND              ; stage1_real[3][1], stage1_image[0][1], stage2_real[1][2], stage2_image[0][5],       ;
;                    ; due to stuck port data_in ; stage2_image[0][6], stage2_image[0][7], stage2_image[0][8], stage2_image[0][9],     ;
;                    ;                           ; stage2_image[0][10], stage2_image[0][11], stage2_image[0][12], stage2_image[0][13], ;
;                    ;                           ; stage2_image[0][14], stage2_image[0][15], stage2_image[0][16], stage2_image[0][17], ;
;                    ;                           ; stage2_image[0][18], stage2_image[0][19], stage2_image[0][20], stage2_image[0][21], ;
;                    ;                           ; stage2_image[0][22], stage3_image[0][8], stage3_image[0][9], stage3_image[0][10],   ;
;                    ;                           ; stage3_image[0][11], stage3_image[0][12], stage3_image[0][13], stage3_image[0][14], ;
;                    ;                           ; stage3_image[0][15], stage3_image[0][16], stage3_image[0][17], stage3_image[0][18], ;
;                    ;                           ; stage3_image[0][19], stage3_image[0][20], stage3_image[0][21], stage3_image[0][22], ;
;                    ;                           ; stage3_image[0][23]                                                                 ;
; stage1_image[0][0] ; Stuck at GND              ; stage2_image[0][1], stage2_image[0][2], stage2_image[0][3], stage2_image[0][4]      ;
;                    ; due to stuck port data_in ;                                                                                     ;
; M0_mult2[0]        ; Stuck at GND              ; stage3_real[1][25]                                                                  ;
;                    ; due to stuck port data_in ;                                                                                     ;
+--------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4029  ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 1486  ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4018  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 112 bits  ; 224 LEs       ; 0 LEs                ; 224 LEs                ; Yes        ; |FFT|stage3_image[4][10]   ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |FFT|stage3_real[4][11]    ;
; 3:1                ; 192 bits  ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |FFT|stage2_image[4][13]   ;
; 3:1                ; 230 bits  ; 460 LEs       ; 0 LEs                ; 460 LEs                ; Yes        ; |FFT|stage2_real[8][27]    ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |FFT|stage1_image[11][7]   ;
; 3:1                ; 456 bits  ; 912 LEs       ; 0 LEs                ; 912 LEs                ; Yes        ; |FFT|stage1_real[8][7]     ;
; 3:1                ; 392 bits  ; 784 LEs       ; 0 LEs                ; 784 LEs                ; Yes        ; |FFT|stage0_real[3][10]    ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |FFT|proceed_fir[5][15]    ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |FFT|fft_d0[10]~reg0       ;
; 17:1               ; 112 bits  ; 1232 LEs      ; 112 LEs              ; 1120 LEs               ; Yes        ; |FFT|fft_d5[15]~reg0       ;
; 10:1               ; 256 bits  ; 1536 LEs      ; 256 LEs              ; 1280 LEs               ; Yes        ; |FFT|stage1_image[14][31]  ;
; 10:1               ; 256 bits  ; 1536 LEs      ; 256 LEs              ; 1280 LEs               ; Yes        ; |FFT|stage2_image[3][6]    ;
; 11:1               ; 128 bits  ; 896 LEs       ; 128 LEs              ; 768 LEs                ; Yes        ; |FFT|fft_d8[0]~reg0        ;
; 11:1               ; 256 bits  ; 1792 LEs      ; 256 LEs              ; 1536 LEs               ; Yes        ; |FFT|stage3_real[11][25]   ;
; 11:1               ; 256 bits  ; 1792 LEs      ; 256 LEs              ; 1536 LEs               ; Yes        ; |FFT|stage1_real[12][21]   ;
; 11:1               ; 256 bits  ; 1792 LEs      ; 256 LEs              ; 1536 LEs               ; Yes        ; |FFT|stage2_real[3][28]    ;
; 11:1               ; 256 bits  ; 1792 LEs      ; 256 LEs              ; 1536 LEs               ; Yes        ; |FFT|stage3_image[5][2]    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |FFT|read_count[1]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[15][15]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[14][11]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[13][5]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[12][2]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[11][5]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[10][6]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[9][12]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[8][3]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[7][12]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[6][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[4][10]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[5][14]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[3][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[2][15]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[1][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFT|input_fir[0][7]       ;
; 17:1               ; 28 bits   ; 308 LEs       ; 196 LEs              ; 112 LEs                ; Yes        ; |FFT|M7_mult2[17]          ;
; 17:1               ; 5 bits    ; 55 LEs        ; 0 LEs                ; 55 LEs                 ; Yes        ; |FFT|M0_mult1[5]           ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |FFT|M1_mult1[6]           ;
; 17:1               ; 12 bits   ; 132 LEs       ; 48 LEs               ; 84 LEs                 ; Yes        ; |FFT|M2_mult1[4]           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 64 LEs               ; 112 LEs                ; Yes        ; |FFT|M4_mult1[6]           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |FFT|M3_mult1[7]           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 96 LEs               ; 80 LEs                 ; Yes        ; |FFT|M5_mult1[5]           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 48 LEs               ; 128 LEs                ; Yes        ; |FFT|M0_mult1[14]          ;
; 17:1               ; 16 bits   ; 176 LEs       ; 64 LEs               ; 112 LEs                ; Yes        ; |FFT|M1_mult1[17]          ;
; 17:1               ; 32 bits   ; 352 LEs       ; 160 LEs              ; 192 LEs                ; Yes        ; |FFT|M2_mult1[9]           ;
; 17:1               ; 64 bits   ; 704 LEs       ; 384 LEs              ; 320 LEs                ; Yes        ; |FFT|M6_mult1[8]           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |FFT|M0_mult1[27]          ;
; 10:1               ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FFT|M1_mult1[29]          ;
; 14:1               ; 16 bits   ; 144 LEs       ; 80 LEs               ; 64 LEs                 ; Yes        ; |FFT|M3_mult1[24]          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |FFT|M1_mult1[24]          ;
; 15:1               ; 32 bits   ; 320 LEs       ; 192 LEs              ; 128 LEs                ; Yes        ; |FFT|M5_mult1[26]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 28           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 46           ; Untyped             ;
; LPM_WIDTHR                                     ; 46           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_d6t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 8              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 28             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 46             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 18             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 277                         ;
; cycloneiii_ff         ; 4029                        ;
;     CLR               ; 7                           ;
;     ENA               ; 2527                        ;
;     ENA SCLR          ; 5                           ;
;     ENA SCLR SLD      ; 10                          ;
;     ENA SLD           ; 1476                        ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 6020                        ;
;     arith             ; 4385                        ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 4163                        ;
;     normal            ; 1635                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 204                         ;
;         3 data inputs ; 384                         ;
;         4 data inputs ; 1025                        ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 14 03:21:58 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fft.v
    Info (12023): Found entity 1: FFT File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 1
Info (12127): Elaborating entity "FFT" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at FFT.v(135): all case item expressions in this case statement are onehot File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 135
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 45
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 49
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 50
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 48
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 52
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 45
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 45
    Info (12134): Parameter "LPM_WIDTHA" = "28"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf
    Info (12023): Found entity 1: mult_d6t File: D:/NCKU/ncku4-2/DIC/HW3/db/mult_d6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 49
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 49
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: D:/NCKU/ncku4-2/DIC/HW3/db/mult_36t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 47
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 51
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 46
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 46
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 50
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 50
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 48
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 48
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7" File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 52
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter: File: D:/NCKU/ncku4-2/DIC/HW3/FFT.v Line: 52
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 824 buffer(s)
    Info (13019): Ignored 824 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 140 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7375 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 258 output pins
    Info (21061): Implemented 7066 logic cells
    Info (21062): Implemented 32 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Wed May 14 03:22:28 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:40


