vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/xorop.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/register16.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/mux4x1.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/mulop.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/addop.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/datapath.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/control.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/txmit.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/rxcver.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/roundcounter.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/mux2x1.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/keygenerator.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/clockedround.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/uart.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/idea_rcs2.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/idea_com_inner.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/clk_div.vhd"
vhdl work "/home/ise/Xilinx/submission_template/submit/selected_files_2024119_164250/rcs2/idea_com.vhd"
