--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
Spartan3EMaster.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 770 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.559ns.
--------------------------------------------------------------------------------

Paths for end point utx/shift_value_0 (SLICE_X66Y64.G3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/state_reg_FSM_FFd5 (FF)
  Destination:          utx/shift_value_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/state_reg_FSM_FFd5 to utx/shift_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.YQ      Tcko                  0.587   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd5
    SLICE_X65Y69.G3      net (fanout=2)        1.273   utx/state_reg_FSM_FFd5
    SLICE_X65Y69.Y       Tilo                  0.704   utx/shift_value_not0001
                                                       utx/shift7
    SLICE_X64Y66.G1      net (fanout=3)        0.385   utx/shift7
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y64.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y64.CLK     Tgck                  0.892   utx/shift_value<1>
                                                       utx/shift_value_mux0002<0>
                                                       utx/shift_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (2.942ns logic, 2.617ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/tx_bit (FF)
  Destination:          utx/shift_value_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/tx_bit to utx/shift_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.XQ      Tcko                  0.592   utx/tx_bit
                                                       utx/tx_bit
    SLICE_X64Y66.G2      net (fanout=12)       1.827   utx/tx_bit
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y64.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y64.CLK     Tgck                  0.892   utx/shift_value<1>
                                                       utx/shift_value_mux0002<0>
                                                       utx/shift_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (2.243ns logic, 2.786ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/state_reg_FSM_FFd6 (FF)
  Destination:          utx/shift_value_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/state_reg_FSM_FFd6 to utx/shift_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.XQ      Tcko                  0.591   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd6
    SLICE_X65Y69.G2      net (fanout=2)        0.660   utx/state_reg_FSM_FFd6
    SLICE_X65Y69.Y       Tilo                  0.704   utx/shift_value_not0001
                                                       utx/shift7
    SLICE_X64Y66.G1      net (fanout=3)        0.385   utx/shift7
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y64.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y64.CLK     Tgck                  0.892   utx/shift_value<1>
                                                       utx/shift_value_mux0002<0>
                                                       utx/shift_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (2.946ns logic, 2.004ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point utx/shift_value_2 (SLICE_X66Y65.G3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/state_reg_FSM_FFd5 (FF)
  Destination:          utx/shift_value_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/state_reg_FSM_FFd5 to utx/shift_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.YQ      Tcko                  0.587   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd5
    SLICE_X65Y69.G3      net (fanout=2)        1.273   utx/state_reg_FSM_FFd5
    SLICE_X65Y69.Y       Tilo                  0.704   utx/shift_value_not0001
                                                       utx/shift7
    SLICE_X64Y66.G1      net (fanout=3)        0.385   utx/shift7
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y65.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y65.CLK     Tgck                  0.892   utx/shift_value<3>
                                                       utx/shift_value_mux0002<2>
                                                       utx/shift_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (2.942ns logic, 2.617ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/tx_bit (FF)
  Destination:          utx/shift_value_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/tx_bit to utx/shift_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.XQ      Tcko                  0.592   utx/tx_bit
                                                       utx/tx_bit
    SLICE_X64Y66.G2      net (fanout=12)       1.827   utx/tx_bit
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y65.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y65.CLK     Tgck                  0.892   utx/shift_value<3>
                                                       utx/shift_value_mux0002<2>
                                                       utx/shift_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (2.243ns logic, 2.786ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/state_reg_FSM_FFd6 (FF)
  Destination:          utx/shift_value_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/state_reg_FSM_FFd6 to utx/shift_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.XQ      Tcko                  0.591   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd6
    SLICE_X65Y69.G2      net (fanout=2)        0.660   utx/state_reg_FSM_FFd6
    SLICE_X65Y69.Y       Tilo                  0.704   utx/shift_value_not0001
                                                       utx/shift7
    SLICE_X64Y66.G1      net (fanout=3)        0.385   utx/shift7
    SLICE_X64Y66.Y       Tilo                  0.759   utx/shift_value<6>
                                                       utx/shift15
    SLICE_X66Y65.G3      net (fanout=7)        0.959   utx/shift
    SLICE_X66Y65.CLK     Tgck                  0.892   utx/shift_value<3>
                                                       utx/shift_value_mux0002<2>
                                                       utx/shift_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (2.946ns logic, 2.004ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point utx/bit_timer_10 (SLICE_X50Y82.G1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/state_reg_FSM_FFd12 (FF)
  Destination:          utx/bit_timer_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.015 - 0.025)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/state_reg_FSM_FFd12 to utx/bit_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.XQ      Tcko                  0.591   utx/state_reg_FSM_FFd12
                                                       utx/state_reg_FSM_FFd12
    SLICE_X55Y77.F1      net (fanout=6)        1.332   utx/state_reg_FSM_FFd12
    SLICE_X55Y77.X       Tilo                  0.704   N20
                                                       utx/bit_timer_cmp_eq000042_SW0
    SLICE_X50Y77.G2      net (fanout=1)        0.396   N20
    SLICE_X50Y77.Y       Tilo                  0.759   utx/bit_timer<2>
                                                       utx/bit_timer_mux0002<0>11
    SLICE_X50Y82.G1      net (fanout=12)       0.843   utx/N2
    SLICE_X50Y82.CLK     Tgck                  0.892   utx/bit_timer<11>
                                                       utx/bit_timer_mux0002<1>1
                                                       utx/bit_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (2.946ns logic, 2.571ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/bit_timer_1 (FF)
  Destination:          utx/bit_timer_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/bit_timer_1 to utx/bit_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y76.XQ      Tcko                  0.592   utx/bit_timer<1>
                                                       utx/bit_timer_1
    SLICE_X51Y76.F3      net (fanout=2)        1.275   utx/bit_timer<1>
    SLICE_X51Y76.X       Tilo                  0.704   utx/bit_timer_cmp_eq000019
                                                       utx/bit_timer_cmp_eq000019
    SLICE_X50Y77.G3      net (fanout=2)        0.029   utx/bit_timer_cmp_eq000019
    SLICE_X50Y77.Y       Tilo                  0.759   utx/bit_timer<2>
                                                       utx/bit_timer_mux0002<0>11
    SLICE_X50Y82.G1      net (fanout=12)       0.843   utx/N2
    SLICE_X50Y82.CLK     Tgck                  0.892   utx/bit_timer<11>
                                                       utx/bit_timer_mux0002<1>1
                                                       utx/bit_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (2.947ns logic, 2.147ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utx/bit_timer_10 (FF)
  Destination:          utx/bit_timer_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utx/bit_timer_10 to utx/bit_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y82.YQ      Tcko                  0.652   utx/bit_timer<11>
                                                       utx/bit_timer_10
    SLICE_X50Y83.F1      net (fanout=2)        0.526   utx/bit_timer<10>
    SLICE_X50Y83.X       Tilo                  0.759   utx/bit_timer_cmp_eq000030
                                                       utx/bit_timer_cmp_eq000030
    SLICE_X50Y77.G4      net (fanout=2)        0.593   utx/bit_timer_cmp_eq000030
    SLICE_X50Y77.Y       Tilo                  0.759   utx/bit_timer<2>
                                                       utx/bit_timer_mux0002<0>11
    SLICE_X50Y82.G1      net (fanout=12)       0.843   utx/N2
    SLICE_X50Y82.CLK     Tgck                  0.892   utx/bit_timer<11>
                                                       utx/bit_timer_mux0002<1>1
                                                       utx/bit_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (3.062ns logic, 1.962ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point utx/state_reg_FSM_FFd5 (SLICE_X65Y68.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utx/state_reg_FSM_FFd6 (FF)
  Destination:          utx/state_reg_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utx/state_reg_FSM_FFd6 to utx/state_reg_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y68.XQ      Tcko                  0.473   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd6
    SLICE_X65Y68.BY      net (fanout=2)        0.561   utx/state_reg_FSM_FFd6
    SLICE_X65Y68.CLK     Tckdi       (-Th)    -0.135   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (0.608ns logic, 0.561ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point utx/state_reg_FSM_FFd7 (SLICE_X64Y68.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utx/state_reg_FSM_FFd8 (FF)
  Destination:          utx/state_reg_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utx/state_reg_FSM_FFd8 to utx/state_reg_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y68.XQ      Tcko                  0.474   utx/state_reg_FSM_FFd8
                                                       utx/state_reg_FSM_FFd8
    SLICE_X64Y68.BY      net (fanout=2)        0.561   utx/state_reg_FSM_FFd8
    SLICE_X64Y68.CLK     Tckdi       (-Th)    -0.152   utx/state_reg_FSM_FFd8
                                                       utx/state_reg_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.626ns logic, 0.561ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point utx/state_reg_FSM_FFd10 (SLICE_X64Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utx/state_reg_FSM_FFd11 (FF)
  Destination:          utx/state_reg_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.104 - 0.088)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utx/state_reg_FSM_FFd11 to utx/state_reg_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.YQ      Tcko                  0.470   utx/state_reg_FSM_FFd12
                                                       utx/state_reg_FSM_FFd11
    SLICE_X64Y69.BX      net (fanout=4)        0.655   utx/state_reg_FSM_FFd11
    SLICE_X64Y69.CLK     Tckdi       (-Th)    -0.134   utx/state_reg_FSM_FFd10
                                                       utx/state_reg_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.604ns logic, 0.655ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<12>/SR
  Logical resource: debounce_timer_12/SR
  Location pin: SLICE_X65Y84.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<12>/SR
  Logical resource: debounce_timer_12/SR
  Location pin: SLICE_X65Y84.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<12>/SR
  Logical resource: debounce_timer_13/SR
  Location pin: SLICE_X65Y84.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.559|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 770 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   5.559ns{1}   (Maximum frequency: 179.888MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 26 14:24:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



