Oh no...

Cycle: 20
MARS instruction number: 17	Instruction: subu $8,$11,$1
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFFFF8
Got     :	Register Write to Reg: 0x08 Val: 0x00000002
Incorrect write

Cycle: 23
MARS instruction number: 20	Instruction: xor $13,$12,$11
Expected:	Register Write to Reg: 0x0D Val: 0xFFFFFFFC
Got     :	Register Write to Reg: 0x0D Val: 0x00000002
Incorrect write

Cycle: 28
MARS instruction number: 25	Instruction: slt $14,$13,$9
Expected:	Register Write to Reg: 0x0E Val: 0x00000001
Got     :	Register Write to Reg: 0x0E Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


