

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Thu May  8 10:10:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.697 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     1028|  2080028|  4.112 us|  8.320 ms|  1028|  2080028|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_Gamma_Pipeline_VITIS_LOOP_270_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_270_1  |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
        |grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_282_4  |        2|     1923|  8.000 ns|  7.692 us|     2|  1923|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_280_3  |        0|  2079000|  4 ~ 1925|          -|          -|  0 ~ 1080|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      41|     155|    -|
|Memory           |        3|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     182|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|      82|     368|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |grp_Gamma_Pipeline_VITIS_LOOP_270_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_270_1  |        0|   0|  25|  68|    0|
    |grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_282_4  |        0|   0|  16|  87|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |Total                                       |                                 |        0|   0|  41| 155|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_V_0_U  |Gamma_lut_0_V_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_V_0_U  |Gamma_lut_0_V_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_V_0_U  |Gamma_lut_0_V_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                               |        3|  0|   0|    0|  3072|   30|     3|        30720|
    +-------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_2_fu_139_p2         |         +|   0|  0|  18|          11|           1|
    |icmp_ln280_fu_134_p2  |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  31|          23|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |imgGamma_write      |   9|          2|    1|          2|
    |imgRgb_read         |   9|          2|    1|          2|
    |lut_0_V_0_address0  |  14|          3|   10|         30|
    |lut_0_V_0_ce0       |  14|          3|    1|          3|
    |lut_0_V_0_we0       |   9|          2|    1|          2|
    |lut_1_V_0_address0  |  14|          3|   10|         30|
    |lut_1_V_0_ce0       |  14|          3|    1|          3|
    |lut_1_V_0_we0       |   9|          2|    1|          2|
    |lut_2_V_0_address0  |  14|          3|   10|         30|
    |lut_2_V_0_ce0       |  14|          3|    1|          3|
    |lut_2_V_0_we0       |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    |y_fu_62             |   9|          2|   11|         22|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 182|         39|   52|        140|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |empty_48_reg_162                                         |  11|   0|   11|          0|
    |empty_reg_157                                            |  11|   0|   11|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_270_1_fu_90_ap_start_reg   |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                           |   1|   0|    1|          0|
    |y_fu_62                                                  |  11|   0|   11|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  41|   0|   41|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|        imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|        imgRgb|       pointer|
|imgGamma_din             |  out|   30|     ap_fifo|      imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|      imgGamma|       pointer|
|width                    |   in|   16|     ap_none|         width|       pointer|
|height                   |   in|   16|     ap_none|        height|       pointer|
|gamma_lut_0_address0     |  out|   10|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_ce0          |  out|    1|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_q0           |   in|   16|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_1_address0     |  out|   10|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_ce0          |  out|    1|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_q0           |   in|   16|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_2_address0     |  out|   10|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_ce0          |  out|    1|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_q0           |   in|   16|   ap_memory|   gamma_lut_2|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

