

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Thu Sep 10 23:17:44 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   18|  6174015506|   19|  6174015507|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_aestest_fu_337  |aestest  |   19|   19|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |    0|  6174015488|        23|          -|          -| 0 ~ 268435456 |    no    |
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    974|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    3161|   9242|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    957|
|Register         |        -|      -|    1825|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    4986|  11173|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       4|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+---------+---------+-------+------+------+
    |grp_aestest_fu_337  |aestest  |      100|      0|  3161|  9242|
    +--------------------+---------+---------+-------+------+------+
    |Total               |         |      100|      0|  3161|  9242|
    +--------------------+---------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |grp_fu_395_p2            |     +    |      0|  0|  128|         128|           1|
    |iterations_1_fu_1007_p2  |     +    |      0|  0|   29|          29|           1|
    |numIterations_fu_915_p2  |     +    |      0|  0|   29|          29|          29|
    |tmp_V_2_v_fu_1029_p3     |  Select  |      0|  0|  128|           1|         128|
    |ap_sig_bdd_625           |    and   |      0|  0|    1|           1|           1|
    |exitcond_fu_1002_p2      |   icmp   |      0|  0|   36|          29|          29|
    |tmp_10_fu_769_p2         |   icmp   |      0|  0|   40|          32|           1|
    |tmp_11_fu_1023_p2        |   icmp   |      0|  0|  159|         128|           1|
    |tmp_12_fu_775_p2         |   icmp   |      0|  0|   40|          32|           2|
    |tmp_2_fu_455_p2          |   icmp   |      0|  0|    4|           4|           1|
    |ap_sig_bdd_2280          |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_476           |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_554           |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_583           |    or    |      0|  0|    1|           1|           1|
    |r_V_1_fu_1013_p2         |    xor   |      0|  0|  188|         128|         128|
    |r_V_fu_1036_p2           |    xor   |      0|  0|  188|         128|         128|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  974|         673|         454|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |destinationAddress_in_sig          |   32|          2|   32|         64|
    |grp_aestest_fu_337_inptext_V_read  |  128|          4|  128|        512|
    |iterations_reg_325                 |   29|          2|   29|         58|
    |iv_V_in_sig                        |  128|          2|  128|        256|
    |key_in_V_in_sig                    |  128|          2|  128|        256|
    |m_mm2s_ctl_AWADDR                  |   32|          4|   32|        128|
    |m_mm2s_ctl_WDATA                   |   32|          7|   32|        224|
    |m_s2mm_ctl_ARADDR                  |   32|          3|   32|         96|
    |m_s2mm_ctl_AWADDR                  |   32|          4|   32|        128|
    |m_s2mm_ctl_WDATA                   |   32|          7|   32|        224|
    |mode_in_sig                        |   32|          2|   32|         64|
    |numBytes_in_sig                    |   32|          2|   32|         64|
    |rhs_V_fu_226                       |  128|          2|  128|        256|
    |sourceAddress_in_sig               |   32|          2|   32|         64|
    |t_V_fu_230                         |  128|          2|  128|        256|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  957|         47|  957|       2650|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    7|   0|    7|          0|
    |ap_reg_ioackin_m_mm2s_ctl_ARREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_ARREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_s_out_V_V_TREADY           |    1|   0|    1|          0|
    |destinationAddress_ap_vld_preg            |    1|   0|    1|          0|
    |destinationAddress_assign_fu_238          |   32|   0|   32|          0|
    |destinationAddress_preg                   |   32|   0|   32|          0|
    |grp_aestest_fu_337_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |iterations_1_reg_1345                     |   29|   0|   29|          0|
    |iterations_reg_325                        |   29|   0|   29|          0|
    |iv_V_ap_vld_preg                          |    1|   0|    1|          0|
    |iv_V_preg                                 |  128|   0|  128|          0|
    |iv_local_V_s_reg_1337                     |  128|   0|  128|          0|
    |key_in_V_ap_vld_preg                      |    1|   0|    1|          0|
    |key_in_V_preg                             |  128|   0|  128|          0|
    |key_local_V_0_s_reg_1332                  |  128|   0|  128|          0|
    |m_s2mm_ctl_addr_reg_1068                  |    0|   0|   32|         32|
    |mode_ap_vld_preg                          |    1|   0|    1|          0|
    |mode_preg                                 |   32|   0|   32|          0|
    |numBytes_ap_vld_preg                      |    1|   0|    1|          0|
    |numBytes_preg                             |   32|   0|   32|          0|
    |numIterations_reg_1302                    |   29|   0|   29|          0|
    |p_Result_10_reg_1184                      |    8|   0|    8|          0|
    |p_Result_11_reg_1194                      |    8|   0|    8|          0|
    |p_Result_12_reg_1204                      |    8|   0|    8|          0|
    |p_Result_13_reg_1214                      |    8|   0|    8|          0|
    |p_Result_14_reg_1224                      |    8|   0|    8|          0|
    |p_Result_15_reg_1234                      |    8|   0|    8|          0|
    |p_Result_1_reg_1094                       |    8|   0|    8|          0|
    |p_Result_2_reg_1104                       |    8|   0|    8|          0|
    |p_Result_3_10_reg_1199                    |    8|   0|    8|          0|
    |p_Result_3_11_reg_1209                    |    8|   0|    8|          0|
    |p_Result_3_12_reg_1219                    |    8|   0|    8|          0|
    |p_Result_3_13_reg_1229                    |    8|   0|    8|          0|
    |p_Result_3_14_reg_1239                    |    8|   0|    8|          0|
    |p_Result_3_1_reg_1099                     |    8|   0|    8|          0|
    |p_Result_3_2_reg_1109                     |    8|   0|    8|          0|
    |p_Result_3_3_reg_1119                     |    8|   0|    8|          0|
    |p_Result_3_4_reg_1129                     |    8|   0|    8|          0|
    |p_Result_3_5_reg_1139                     |    8|   0|    8|          0|
    |p_Result_3_6_reg_1149                     |    8|   0|    8|          0|
    |p_Result_3_7_reg_1159                     |    8|   0|    8|          0|
    |p_Result_3_8_reg_1169                     |    8|   0|    8|          0|
    |p_Result_3_9_reg_1179                     |    8|   0|    8|          0|
    |p_Result_3_s_reg_1189                     |    8|   0|    8|          0|
    |p_Result_4_reg_1124                       |    8|   0|    8|          0|
    |p_Result_5_reg_1134                       |    8|   0|    8|          0|
    |p_Result_6_reg_1144                       |    8|   0|    8|          0|
    |p_Result_7_reg_1154                       |    8|   0|    8|          0|
    |p_Result_8_reg_1164                       |    8|   0|    8|          0|
    |p_Result_9_reg_1174                       |    8|   0|    8|          0|
    |p_Result_s_reg_1114                       |    8|   0|    8|          0|
    |reg_410                                   |  128|   0|  128|          0|
    |rhs_V_fu_226                              |  128|   0|  128|          0|
    |sourceAddress_ap_vld_preg                 |    1|   0|    1|          0|
    |sourceAddress_assign_fu_234               |   32|   0|   32|          0|
    |sourceAddress_preg                        |   32|   0|   32|          0|
    |t_V_fu_230                                |  128|   0|  128|          0|
    |tmp_10_reg_1244                           |    1|   0|    1|          0|
    |tmp_12_reg_1248                           |    1|   0|    1|          0|
    |tmp_2_reg_1079                            |    1|   0|    1|          0|
    |tmp_326_reg_1257                          |    2|   0|    2|          0|
    |tmp_327_reg_1267                          |    2|   0|    2|          0|
    |tmp_328_reg_1287                          |   12|   0|   12|          0|
    |tmp_329_reg_1312                          |   28|   0|   28|          0|
    |tmp_330_reg_1297                          |   12|   0|   12|          0|
    |tmp_331_reg_1084                          |    8|   0|    8|          0|
    |tmp_332_reg_1089                          |    8|   0|    8|          0|
    |tmp_39_reg_1262                           |   29|   0|   29|          0|
    |tmp_40_reg_1272                           |   31|   0|   31|          0|
    |tmp_41_reg_1282                           |   19|   0|   19|          0|
    |tmp_42_reg_1277                           |   31|   0|   31|          0|
    |tmp_43_reg_1292                           |   19|   0|   19|          0|
    |tmp_V_2_reg_1350                          |  128|   0|  128|          0|
    |tmp_reg_1074                              |   28|   0|   28|          0|
    |tmp_s_reg_1252                            |   29|   0|   29|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 1825|   0| 1857|         32|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      aes     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      aes     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      aes     | return value |
|m_axi_m_mm2s_ctl_AWVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WVALID    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WREADY    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WDATA     | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WSTRB     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WLAST     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WID       | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WUSER     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RDATA     |  in |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RLAST     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WVALID    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WREADY    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WDATA     | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WSTRB     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WLAST     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WID       | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WUSER     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RDATA     |  in |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RLAST     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|s_in_V_V_TDATA             |  in |  128|    axis    |   s_in_V_V   |    pointer   |
|s_in_V_V_TVALID            |  in |    1|    axis    |   s_in_V_V   |    pointer   |
|s_in_V_V_TREADY            | out |    1|    axis    |   s_in_V_V   |    pointer   |
|s_out_V_V_TDATA            | out |  128|    axis    |   s_out_V_V  |    pointer   |
|s_out_V_V_TVALID           | out |    1|    axis    |   s_out_V_V  |    pointer   |
|s_out_V_V_TREADY           |  in |    1|    axis    |   s_out_V_V  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

