// Seed: 3036187215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output reg id_10;
  inout wire id_9;
  inout tri id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = -1;
  assign id_8  = -1;
  final id_10 <= id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input wire _id_0
);
  reg [id_0 : id_0] id_2;
  wire id_3;
  for (id_4 = id_0 | -1; id_2; id_2 = id_3) begin : LABEL_0
    wire id_5;
  end
  wire [id_0 : 1] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_3,
      id_4,
      id_2
  );
  tri id_7 = -1 == -1;
endmodule
