
MCU_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078c4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  080079d8  080079d8  000179d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007eb8  08007eb8  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08007eb8  08007eb8  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007eb8  08007eb8  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007eb8  08007eb8  00017eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ebc  08007ebc  00017ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  08007ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  200001fc  080080bc  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000660  080080bc  00020660  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b715  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d0a  00000000  00000000  0002b97d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ae0  00000000  00000000  0002d688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000087a  00000000  00000000  0002e168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fa1  00000000  00000000  0002e9e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d427  00000000  00000000  00046983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086d4a  00000000  00000000  00053daa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003e64  00000000  00000000  000daaf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000de958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	080079bc 	.word	0x080079bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	080079bc 	.word	0x080079bc

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <LCD_SendInternal>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//LCD ============================================
HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af02      	add	r7, sp, #8
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	71bb      	strb	r3, [r7, #6]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	b299      	uxth	r1, r3
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	4822      	ldr	r0, [pc, #136]	; (8000b44 <LCD_SendInternal+0xa8>)
 8000aba:	f002 f929 	bl	8002d10 <HAL_I2C_IsDeviceReady>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d000      	beq.n	8000aca <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000ac8:	e7f1      	b.n	8000aae <LCD_SendInternal+0x12>
            break;
 8000aca:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 8000acc:	79bb      	ldrb	r3, [r7, #6]
 8000ace:	f023 030f 	bic.w	r3, r3, #15
 8000ad2:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 8000ad4:	79bb      	ldrb	r3, [r7, #6]
 8000ad6:	011b      	lsls	r3, r3, #4
 8000ad8:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|LCD_BACKLIGHT|LCD_PIN_EN;
 8000ada:	7bba      	ldrb	r2, [r7, #14]
 8000adc:	797b      	ldrb	r3, [r7, #5]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	f043 030c 	orr.w	r3, r3, #12
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|LCD_BACKLIGHT;
 8000aea:	7bba      	ldrb	r2, [r7, #14]
 8000aec:	797b      	ldrb	r3, [r7, #5]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	f043 0308 	orr.w	r3, r3, #8
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|LCD_BACKLIGHT|LCD_PIN_EN;
 8000afa:	7b7a      	ldrb	r2, [r7, #13]
 8000afc:	797b      	ldrb	r3, [r7, #5]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f043 030c 	orr.w	r3, r3, #12
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|LCD_BACKLIGHT;
 8000b0a:	7b7a      	ldrb	r2, [r7, #13]
 8000b0c:	797b      	ldrb	r3, [r7, #5]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	f043 0308 	orr.w	r3, r3, #8
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	b299      	uxth	r1, r3
 8000b1e:	f107 0208 	add.w	r2, r7, #8
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2304      	movs	r3, #4
 8000b2a:	4806      	ldr	r0, [pc, #24]	; (8000b44 <LCD_SendInternal+0xa8>)
 8000b2c:	f001 fff2 	bl	8002b14 <HAL_I2C_Master_Transmit>
 8000b30:	4603      	mov	r3, r0
 8000b32:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 8000b34:	2005      	movs	r0, #5
 8000b36:	f001 f909 	bl	8001d4c <HAL_Delay>
    return res;
 8000b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3710      	adds	r7, #16
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000218 	.word	0x20000218

08000b48 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	460a      	mov	r2, r1
 8000b52:	71fb      	strb	r3, [r7, #7]
 8000b54:	4613      	mov	r3, r2
 8000b56:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000b58:	79b9      	ldrb	r1, [r7, #6]
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff ff9c 	bl	8000a9c <LCD_SendInternal>
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	460a      	mov	r2, r1
 8000b76:	71fb      	strb	r3, [r7, #7]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, LCD_PIN_RS);
 8000b7c:	79b9      	ldrb	r1, [r7, #6]
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	2201      	movs	r2, #1
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ff8a 	bl	8000a9c <LCD_SendInternal>
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0x30);
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	2130      	movs	r1, #48	; 0x30
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ffd2 	bl	8000b48 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0x02);
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2102      	movs	r1, #2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff ffcd 	bl	8000b48 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, CMD_LCD_ON);
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	210c      	movs	r1, #12
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ffc8 	bl	8000b48 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, CMD_LCD_CLEAR);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2101      	movs	r1, #1
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ffc3 	bl	8000b48 <LCD_SendCommand>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	6039      	str	r1, [r7, #0]
 8000bd4:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 8000bd6:	e009      	b.n	8000bec <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	781a      	ldrb	r2, [r3, #0]
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	4611      	mov	r1, r2
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff ffc3 	bl	8000b6c <LCD_SendData>
        str++;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	3301      	adds	r3, #1
 8000bea:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d1f1      	bne.n	8000bd8 <LCD_SendString+0xe>
    }
}
 8000bf4:	bf00      	nop
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <LCD_SET_CGRAM>:

void LCD_SET_CGRAM(uint8_t lcd_addr, uint8_t addr, uint8_t *data) {
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b084      	sub	sp, #16
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	4603      	mov	r3, r0
 8000c06:	603a      	str	r2, [r7, #0]
 8000c08:	71fb      	strb	r3, [r7, #7]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	71bb      	strb	r3, [r7, #6]
	uint8_t start_addr = LCD_CGRAM_BASE_ADDR | (addr << 3);
 8000c0e:	79bb      	ldrb	r3, [r7, #6]
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	b25b      	sxtb	r3, r3
 8000c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	72fb      	strb	r3, [r7, #11]
	LCD_SendCommand(lcd_addr, start_addr);
 8000c1c:	7afa      	ldrb	r2, [r7, #11]
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	4611      	mov	r1, r2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff ff90 	bl	8000b48 <LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	e00b      	b.n	8000c46 <LCD_SET_CGRAM+0x48>
		LCD_SendData(lcd_addr, data[i]);
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	4413      	add	r3, r2
 8000c34:	781a      	ldrb	r2, [r3, #0]
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	4611      	mov	r1, r2
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ff96 	bl	8000b6c <LCD_SendData>
	for (int i = 0; i < 8; i++) {
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3301      	adds	r3, #1
 8000c44:	60fb      	str	r3, [r7, #12]
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	2b07      	cmp	r3, #7
 8000c4a:	ddf0      	ble.n	8000c2e <LCD_SET_CGRAM+0x30>
	}
}
 8000c4c:	bf00      	nop
 8000c4e:	bf00      	nop
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <Flash_Unlock>:

struct DataFlash{
	int pass;
};

void Flash_Unlock(void) {
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
    FLASH->KEYR = 0x45670123;  // Key1
 8000c5c:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <Flash_Unlock+0x18>)
 8000c5e:	4a05      	ldr	r2, [pc, #20]	; (8000c74 <Flash_Unlock+0x1c>)
 8000c60:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = 0xCDEF89AB;  // Key2
 8000c62:	4b03      	ldr	r3, [pc, #12]	; (8000c70 <Flash_Unlock+0x18>)
 8000c64:	4a04      	ldr	r2, [pc, #16]	; (8000c78 <Flash_Unlock+0x20>)
 8000c66:	605a      	str	r2, [r3, #4]
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	40022000 	.word	0x40022000
 8000c74:	45670123 	.word	0x45670123
 8000c78:	cdef89ab 	.word	0xcdef89ab

08000c7c <Flash_Lock>:

void Flash_Lock(void) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
    FLASH->CR |= FLASH_CR_LOCK;
 8000c80:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <Flash_Lock+0x18>)
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	4a03      	ldr	r2, [pc, #12]	; (8000c94 <Flash_Lock+0x18>)
 8000c86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c8a:	6113      	str	r3, [r2, #16]
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	40022000 	.word	0x40022000

08000c98 <Flash_Write>:

void Flash_Write(uint32_t address, uint16_t data) {
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	807b      	strh	r3, [r7, #2]
    while (FLASH->SR & FLASH_SR_BSY);  // Busy flag 체크
 8000ca4:	bf00      	nop
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <Flash_Write+0x50>)
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1f9      	bne.n	8000ca6 <Flash_Write+0xe>

    FLASH->CR |= FLASH_CR_PG;  // Programming mode ?��?��
 8000cb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ce8 <Flash_Write+0x50>)
 8000cb4:	691b      	ldr	r3, [r3, #16]
 8000cb6:	4a0c      	ldr	r2, [pc, #48]	; (8000ce8 <Flash_Write+0x50>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6113      	str	r3, [r2, #16]

    *(__IO uint16_t*)address = data;  // ?��?��?�� 기록
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	887a      	ldrh	r2, [r7, #2]
 8000cc2:	801a      	strh	r2, [r3, #0]

    while (FLASH->SR & FLASH_SR_BSY);  // Busy flag 체크
 8000cc4:	bf00      	nop
 8000cc6:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <Flash_Write+0x50>)
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1f9      	bne.n	8000cc6 <Flash_Write+0x2e>

    FLASH->CR &= ~FLASH_CR_PG;  // Programming mode ?��?��
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <Flash_Write+0x50>)
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	4a04      	ldr	r2, [pc, #16]	; (8000ce8 <Flash_Write+0x50>)
 8000cd8:	f023 0301 	bic.w	r3, r3, #1
 8000cdc:	6113      	str	r3, [r2, #16]
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr
 8000ce8:	40022000 	.word	0x40022000

08000cec <Flash_Read>:
	uint16_t value = (uint16_t)strtol((const char*)StrData, NULL, 10);  // 문자?��?�� ?��?���?? �???��
	Flash_Write(address, value);  // ?��?�� 값을 ?��?��?�� 메모리에 ???��
	Flash_Lock();  // ?��?��?�� 메모�?? ?���??
}

uint16_t Flash_Read(uint32_t address) {
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
    return *(__IO uint16_t*)address;  // �???��?�� ?��?��?�� 메모�?? 주소?��?�� ?��?��?�� ?���??
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	881b      	ldrh	r3, [r3, #0]
 8000cf8:	b29b      	uxth	r3, r3
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <Flash_Erase_Page>:

void Flash_Erase_Page(uint32_t address) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
    Flash_Unlock();  // ?��?��?�� 메모�?? ?��?��
 8000d0c:	f7ff ffa4 	bl	8000c58 <Flash_Unlock>

    FLASH->CR |= FLASH_CR_PER;   // Page Erase 비트 ?��?��
 8000d10:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d12:	691b      	ldr	r3, [r3, #16]
 8000d14:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d16:	f043 0302 	orr.w	r3, r3, #2
 8000d1a:	6113      	str	r3, [r2, #16]
    FLASH->AR = address;         // �???�� ?��?���???�� 주소 ?��?��
 8000d1c:	4a0d      	ldr	r2, [pc, #52]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6153      	str	r3, [r2, #20]
    FLASH->CR |= FLASH_CR_STRT;  // Erase ?��?��
 8000d22:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d24:	691b      	ldr	r3, [r3, #16]
 8000d26:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d2c:	6113      	str	r3, [r2, #16]

    while (FLASH->SR & FLASH_SR_BSY);  // ?��?��?�� ?��료될 ?��까�? ??�??
 8000d2e:	bf00      	nop
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f9      	bne.n	8000d30 <Flash_Erase_Page+0x2c>

    FLASH->CR &= ~FLASH_CR_PER;  // Page Erase 비트 ?��?��
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d3e:	691b      	ldr	r3, [r3, #16]
 8000d40:	4a04      	ldr	r2, [pc, #16]	; (8000d54 <Flash_Erase_Page+0x50>)
 8000d42:	f023 0302 	bic.w	r3, r3, #2
 8000d46:	6113      	str	r3, [r2, #16]

    Flash_Lock();  // ?��?��?�� 메모�?? ?���??
 8000d48:	f7ff ff98 	bl	8000c7c <Flash_Lock>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40022000 	.word	0x40022000

08000d58 <parseGPSData>:

// GPS=======================================================
char latitude[16];
char longitude[16];

void parseGPSData(uint8_t *buffer, uint16_t size) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	460b      	mov	r3, r1
 8000d62:	807b      	strh	r3, [r7, #2]
    char *nmeaGGA = NULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]

    // DMA 버퍼?��?�� $GPGGA 문자?��?�� �??��
    nmeaGGA = strstr((char*)buffer, "GLL");
 8000d68:	491f      	ldr	r1, [pc, #124]	; (8000de8 <parseGPSData+0x90>)
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f004 ff6c 	bl	8005c48 <strstr>
 8000d70:	60f8      	str	r0, [r7, #12]
    if (nmeaGGA != NULL) {
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d033      	beq.n	8000de0 <parseGPSData+0x88>
        char *token;

        // NMEA 메시�? ?��?��?��
        token = strtok(nmeaGGA, ",");
 8000d78:	491c      	ldr	r1, [pc, #112]	; (8000dec <parseGPSData+0x94>)
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f004 ff08 	bl	8005b90 <strtok>
 8000d80:	60b8      	str	r0, [r7, #8]

//        // UTC ?���? (무시)
//        token = strtok(NULL, ",");

        // ?��?��
        token = strtok(NULL, ",");
 8000d82:	491a      	ldr	r1, [pc, #104]	; (8000dec <parseGPSData+0x94>)
 8000d84:	2000      	movs	r0, #0
 8000d86:	f004 ff03 	bl	8005b90 <strtok>
 8000d8a:	60b8      	str	r0, [r7, #8]
        if (token != NULL) {
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d007      	beq.n	8000da2 <parseGPSData+0x4a>
            strncpy(latitude, token, sizeof(latitude) - 1);
 8000d92:	220f      	movs	r2, #15
 8000d94:	68b9      	ldr	r1, [r7, #8]
 8000d96:	4816      	ldr	r0, [pc, #88]	; (8000df0 <parseGPSData+0x98>)
 8000d98:	f004 fee6 	bl	8005b68 <strncpy>
            latitude[sizeof(latitude) - 1] = '\0';
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <parseGPSData+0x98>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	73da      	strb	r2, [r3, #15]
        }

        // N/S ?��?��
        token = strtok(NULL, ",");
 8000da2:	4912      	ldr	r1, [pc, #72]	; (8000dec <parseGPSData+0x94>)
 8000da4:	2000      	movs	r0, #0
 8000da6:	f004 fef3 	bl	8005b90 <strtok>
 8000daa:	60b8      	str	r0, [r7, #8]

        // 경도
        token = strtok(NULL, ",");
 8000dac:	490f      	ldr	r1, [pc, #60]	; (8000dec <parseGPSData+0x94>)
 8000dae:	2000      	movs	r0, #0
 8000db0:	f004 feee 	bl	8005b90 <strtok>
 8000db4:	60b8      	str	r0, [r7, #8]
        if (token != NULL) {
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d007      	beq.n	8000dcc <parseGPSData+0x74>
            strncpy(longitude, token, sizeof(longitude) - 1);
 8000dbc:	220f      	movs	r2, #15
 8000dbe:	68b9      	ldr	r1, [r7, #8]
 8000dc0:	480c      	ldr	r0, [pc, #48]	; (8000df4 <parseGPSData+0x9c>)
 8000dc2:	f004 fed1 	bl	8005b68 <strncpy>
            longitude[sizeof(longitude) - 1] = '\0';
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <parseGPSData+0x9c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	73da      	strb	r2, [r3, #15]
        }

        // E/W ?��?��
        token = strtok(NULL, ",");
 8000dcc:	4907      	ldr	r1, [pc, #28]	; (8000dec <parseGPSData+0x94>)
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f004 fede 	bl	8005b90 <strtok>
 8000dd4:	60b8      	str	r0, [r7, #8]

        // ?��?��?�� 결과�? ?��버그 출력
        printf("\r\nLatitude: %s, Longitude: %s\r\n", latitude, longitude);
 8000dd6:	4a07      	ldr	r2, [pc, #28]	; (8000df4 <parseGPSData+0x9c>)
 8000dd8:	4905      	ldr	r1, [pc, #20]	; (8000df0 <parseGPSData+0x98>)
 8000dda:	4807      	ldr	r0, [pc, #28]	; (8000df8 <parseGPSData+0xa0>)
 8000ddc:	f004 fcb6 	bl	800574c <iprintf>
    }
}
 8000de0:	bf00      	nop
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	080079d8 	.word	0x080079d8
 8000dec:	080079dc 	.word	0x080079dc
 8000df0:	20000388 	.word	0x20000388
 8000df4:	20000398 	.word	0x20000398
 8000df8:	080079e0 	.word	0x080079e0

08000dfc <SetMode>:
#define LoRa_RX_BUFFER_SIZE 64

uint8_t LoRaRxBuffer[LoRa_RX_BUFFER_SIZE]; // 수신 데이터를 저장할 버퍼
volatile uint8_t rxCompleteFlag = 0; // 데이터 수신 완료 플래그

void SetMode(uint8_t mode) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
    switch (mode) {
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2b03      	cmp	r3, #3
 8000e0a:	d837      	bhi.n	8000e7c <SetMode+0x80>
 8000e0c:	a201      	add	r2, pc, #4	; (adr r2, 8000e14 <SetMode+0x18>)
 8000e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e12:	bf00      	nop
 8000e14:	08000e25 	.word	0x08000e25
 8000e18:	08000e3b 	.word	0x08000e3b
 8000e1c:	08000e51 	.word	0x08000e51
 8000e20:	08000e67 	.word	0x08000e67
        case 0:
            HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2101      	movs	r1, #1
 8000e28:	4816      	ldr	r0, [pc, #88]	; (8000e84 <SetMode+0x88>)
 8000e2a:	f001 fcfe 	bl	800282a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2102      	movs	r1, #2
 8000e32:	4814      	ldr	r0, [pc, #80]	; (8000e84 <SetMode+0x88>)
 8000e34:	f001 fcf9 	bl	800282a <HAL_GPIO_WritePin>
            break;
 8000e38:	e020      	b.n	8000e7c <SetMode+0x80>
        case 1:
            HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <SetMode+0x88>)
 8000e40:	f001 fcf3 	bl	800282a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2102      	movs	r1, #2
 8000e48:	480e      	ldr	r0, [pc, #56]	; (8000e84 <SetMode+0x88>)
 8000e4a:	f001 fcee 	bl	800282a <HAL_GPIO_WritePin>
            break;
 8000e4e:	e015      	b.n	8000e7c <SetMode+0x80>
        case 2:
            HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2101      	movs	r1, #1
 8000e54:	480b      	ldr	r0, [pc, #44]	; (8000e84 <SetMode+0x88>)
 8000e56:	f001 fce8 	bl	800282a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2102      	movs	r1, #2
 8000e5e:	4809      	ldr	r0, [pc, #36]	; (8000e84 <SetMode+0x88>)
 8000e60:	f001 fce3 	bl	800282a <HAL_GPIO_WritePin>
            break;
 8000e64:	e00a      	b.n	8000e7c <SetMode+0x80>
        case 3:
            HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2101      	movs	r1, #1
 8000e6a:	4806      	ldr	r0, [pc, #24]	; (8000e84 <SetMode+0x88>)
 8000e6c:	f001 fcdd 	bl	800282a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2102      	movs	r1, #2
 8000e74:	4803      	ldr	r0, [pc, #12]	; (8000e84 <SetMode+0x88>)
 8000e76:	f001 fcd8 	bl	800282a <HAL_GPIO_WritePin>
            break;
 8000e7a:	bf00      	nop
    }
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40010800 	.word	0x40010800

08000e88 <LoRa_SendData>:

void LoRa_SendData(uint8_t* data, uint16_t length) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	807b      	strh	r3, [r7, #2]
    // AUX 핀이 HIGH 상태인지 확인하여 모듈이 준비되었는지 확인
    while (HAL_GPIO_ReadPin(LORA_AUX_GPIO_Port, LORA_AUX_Pin) == GPIO_PIN_RESET);
 8000e94:	bf00      	nop
 8000e96:	2110      	movs	r1, #16
 8000e98:	4808      	ldr	r0, [pc, #32]	; (8000ebc <LoRa_SendData+0x34>)
 8000e9a:	f001 fcaf 	bl	80027fc <HAL_GPIO_ReadPin>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f8      	beq.n	8000e96 <LoRa_SendData+0xe>

    // 데이터 송신
    HAL_UART_Transmit(&huart2, data, length, HAL_MAX_DELAY);
 8000ea4:	887a      	ldrh	r2, [r7, #2]
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <LoRa_SendData+0x38>)
 8000eae:	f002 ff17 	bl	8003ce0 <HAL_UART_Transmit>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	200002b4 	.word	0x200002b4

08000ec4 <_write>:
#define RX3_BUFFER_SIZE 256
uint8_t rxBuffer[RX3_BUFFER_SIZE];
uint8_t nmeaBuffer[RX3_BUFFER_SIZE];
uint8_t dataReceived = 0;

int _write(int file, unsigned char *p, int len) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
	if (UART_Print_Port == 0) {
 8000ed0:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <_write+0x5c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d107      	bne.n	8000ee8 <_write+0x24>
		HAL_UART_Transmit(&huart1, p, len, 10);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	230a      	movs	r3, #10
 8000ede:	68b9      	ldr	r1, [r7, #8]
 8000ee0:	4810      	ldr	r0, [pc, #64]	; (8000f24 <_write+0x60>)
 8000ee2:	f002 fefd 	bl	8003ce0 <HAL_UART_Transmit>
 8000ee6:	e016      	b.n	8000f16 <_write+0x52>
	} else if (UART_Print_Port == 1) {
 8000ee8:	4b0d      	ldr	r3, [pc, #52]	; (8000f20 <_write+0x5c>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d107      	bne.n	8000f00 <_write+0x3c>
		HAL_UART_Transmit(&huart2, p, len, 10);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	230a      	movs	r3, #10
 8000ef6:	68b9      	ldr	r1, [r7, #8]
 8000ef8:	480b      	ldr	r0, [pc, #44]	; (8000f28 <_write+0x64>)
 8000efa:	f002 fef1 	bl	8003ce0 <HAL_UART_Transmit>
 8000efe:	e00a      	b.n	8000f16 <_write+0x52>
	} else if (UART_Print_Port == 2) {
 8000f00:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <_write+0x5c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d106      	bne.n	8000f16 <_write+0x52>
		HAL_UART_Transmit(&huart3, p, len, 10);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	230a      	movs	r3, #10
 8000f0e:	68b9      	ldr	r1, [r7, #8]
 8000f10:	4806      	ldr	r0, [pc, #24]	; (8000f2c <_write+0x68>)
 8000f12:	f002 fee5 	bl	8003ce0 <HAL_UART_Transmit>
	}
	return len;
 8000f16:	687b      	ldr	r3, [r7, #4]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	200003e9 	.word	0x200003e9
 8000f24:	2000026c 	.word	0x2000026c
 8000f28:	200002b4 	.word	0x200002b4
 8000f2c:	200002fc 	.word	0x200002fc

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08a      	sub	sp, #40	; 0x28
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f36:	f000 fea7 	bl	8001c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3a:	f000 f999 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3e:	f000 faa1 	bl	8001484 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f42:	f000 fa81 	bl	8001448 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f46:	f000 f9d3 	bl	80012f0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f4a:	f000 f9ff 	bl	800134c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f4e:	f000 fa27 	bl	80013a0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f52:	f000 fa4f 	bl	80013f4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	49a7      	ldr	r1, [pc, #668]	; (80011f8 <main+0x2c8>)
 8000f5a:	48a8      	ldr	r0, [pc, #672]	; (80011fc <main+0x2cc>)
 8000f5c:	f002 ff43 	bl	8003de6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, LoRaRxBuffer, 1);
 8000f60:	2201      	movs	r2, #1
 8000f62:	49a7      	ldr	r1, [pc, #668]	; (8001200 <main+0x2d0>)
 8000f64:	48a7      	ldr	r0, [pc, #668]	; (8001204 <main+0x2d4>)
 8000f66:	f002 ff3e 	bl	8003de6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	49a6      	ldr	r1, [pc, #664]	; (8001208 <main+0x2d8>)
 8000f6e:	48a7      	ldr	r0, [pc, #668]	; (800120c <main+0x2dc>)
 8000f70:	f002 ff39 	bl	8003de6 <HAL_UART_Receive_IT>
	setvbuf(stdout, NULL, _IONBF, 0);
 8000f74:	4ba6      	ldr	r3, [pc, #664]	; (8001210 <main+0x2e0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6898      	ldr	r0, [r3, #8]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	2100      	movs	r1, #0
 8000f80:	f004 fc52 	bl	8005828 <setvbuf>
	printf("HELL WORLD\r\n");
 8000f84:	48a3      	ldr	r0, [pc, #652]	; (8001214 <main+0x2e4>)
 8000f86:	f004 fc47 	bl	8005818 <puts>
	LCD_Init(LCD_ADDR);
 8000f8a:	204e      	movs	r0, #78	; 0x4e
 8000f8c:	f7ff fe00 	bl	8000b90 <LCD_Init>
	LCD_SET_CGRAM(LCD_ADDR, 0x00, BNumber);
 8000f90:	4aa1      	ldr	r2, [pc, #644]	; (8001218 <main+0x2e8>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	204e      	movs	r0, #78	; 0x4e
 8000f96:	f7ff fe32 	bl	8000bfe <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x01, BUp);
 8000f9a:	4aa0      	ldr	r2, [pc, #640]	; (800121c <main+0x2ec>)
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	204e      	movs	r0, #78	; 0x4e
 8000fa0:	f7ff fe2d 	bl	8000bfe <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x02, BDown);
 8000fa4:	4a9e      	ldr	r2, [pc, #632]	; (8001220 <main+0x2f0>)
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	204e      	movs	r0, #78	; 0x4e
 8000faa:	f7ff fe28 	bl	8000bfe <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x03, BRight);
 8000fae:	4a9d      	ldr	r2, [pc, #628]	; (8001224 <main+0x2f4>)
 8000fb0:	2103      	movs	r1, #3
 8000fb2:	204e      	movs	r0, #78	; 0x4e
 8000fb4:	f7ff fe23 	bl	8000bfe <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x04, BLeft);
 8000fb8:	4a9b      	ldr	r2, [pc, #620]	; (8001228 <main+0x2f8>)
 8000fba:	2104      	movs	r1, #4
 8000fbc:	204e      	movs	r0, #78	; 0x4e
 8000fbe:	f7ff fe1e 	bl	8000bfe <LCD_SET_CGRAM>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	204e      	movs	r0, #78	; 0x4e
 8000fc6:	f7ff fdbf 	bl	8000b48 <LCD_SendCommand>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8000fca:	2180      	movs	r1, #128	; 0x80
 8000fcc:	204e      	movs	r0, #78	; 0x4e
 8000fce:	f7ff fdbb 	bl	8000b48 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "604");
 8000fd2:	4996      	ldr	r1, [pc, #600]	; (800122c <main+0x2fc>)
 8000fd4:	204e      	movs	r0, #78	; 0x4e
 8000fd6:	f7ff fdf8 	bl	8000bca <LCD_SendString>
	LCD_SendData(LCD_ADDR, 0);
 8000fda:	2100      	movs	r1, #0
 8000fdc:	204e      	movs	r0, #78	; 0x4e
 8000fde:	f7ff fdc5 	bl	8000b6c <LCD_SendData>
	for (int i = 0; i < 11; i++) {
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe6:	e006      	b.n	8000ff6 <main+0xc6>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8000fe8:	2114      	movs	r1, #20
 8000fea:	204e      	movs	r0, #78	; 0x4e
 8000fec:	f7ff fdac 	bl	8000b48 <LCD_SendCommand>
	for (int i = 0; i < 11; i++) {
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff8:	2b0a      	cmp	r3, #10
 8000ffa:	ddf5      	ble.n	8000fe8 <main+0xb8>
	}
	LCD_SendData(LCD_ADDR, 1);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	204e      	movs	r0, #78	; 0x4e
 8001000:	f7ff fdb4 	bl	8000b6c <LCD_SendData>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_2);
 8001004:	21c0      	movs	r1, #192	; 0xc0
 8001006:	204e      	movs	r0, #78	; 0x4e
 8001008:	f7ff fd9e 	bl	8000b48 <LCD_SendCommand>
	LCD_SendData(LCD_ADDR, 3);
 800100c:	2103      	movs	r1, #3
 800100e:	204e      	movs	r0, #78	; 0x4e
 8001010:	f7ff fdac 	bl	8000b6c <LCD_SendData>
	LCD_SendString(LCD_ADDR, "43420");
 8001014:	4986      	ldr	r1, [pc, #536]	; (8001230 <main+0x300>)
 8001016:	204e      	movs	r0, #78	; 0x4e
 8001018:	f7ff fdd7 	bl	8000bca <LCD_SendString>
	LCD_SendData(LCD_ADDR, 3);
 800101c:	2103      	movs	r1, #3
 800101e:	204e      	movs	r0, #78	; 0x4e
 8001020:	f7ff fda4 	bl	8000b6c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 8001024:	2103      	movs	r1, #3
 8001026:	204e      	movs	r0, #78	; 0x4e
 8001028:	f7ff fda0 	bl	8000b6c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 800102c:	2103      	movs	r1, #3
 800102e:	204e      	movs	r0, #78	; 0x4e
 8001030:	f7ff fd9c 	bl	8000b6c <LCD_SendData>
	LCD_SendString(LCD_ADDR, "43080");
 8001034:	497f      	ldr	r1, [pc, #508]	; (8001234 <main+0x304>)
 8001036:	204e      	movs	r0, #78	; 0x4e
 8001038:	f7ff fdc7 	bl	8000bca <LCD_SendString>
	for (int i = 0; i < 1; i++) {
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
 8001040:	e006      	b.n	8001050 <main+0x120>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8001042:	2114      	movs	r1, #20
 8001044:	204e      	movs	r0, #78	; 0x4e
 8001046:	f7ff fd7f 	bl	8000b48 <LCD_SendCommand>
	for (int i = 0; i < 1; i++) {
 800104a:	6a3b      	ldr	r3, [r7, #32]
 800104c:	3301      	adds	r3, #1
 800104e:	623b      	str	r3, [r7, #32]
 8001050:	6a3b      	ldr	r3, [r7, #32]
 8001052:	2b00      	cmp	r3, #0
 8001054:	ddf5      	ble.n	8001042 <main+0x112>
	}
	LCD_SendData(LCD_ADDR, 1);
 8001056:	2101      	movs	r1, #1
 8001058:	204e      	movs	r0, #78	; 0x4e
 800105a:	f7ff fd87 	bl	8000b6c <LCD_SendData>

	//flash
	uint32_t ModeFlashAddress = 0x0800FC00;  // ???��?�� ?��?��?�� 메모�?? 주소
 800105e:	4b76      	ldr	r3, [pc, #472]	; (8001238 <main+0x308>)
 8001060:	617b      	str	r3, [r7, #20]
	uint32_t DataFlashAddress = ModeFlashAddress + 0x02;  // ???��?�� ?��?��?�� 메모�?? 주소
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	3302      	adds	r3, #2
 8001066:	613b      	str	r3, [r7, #16]
	uint16_t InfoModeFlag = Flash_Read(ModeFlashAddress);
 8001068:	6978      	ldr	r0, [r7, #20]
 800106a:	f7ff fe3f 	bl	8000cec <Flash_Read>
 800106e:	4603      	mov	r3, r0
 8001070:	81fb      	strh	r3, [r7, #14]
	Flash_Erase_Page(DataFlashAddress);
 8001072:	6938      	ldr	r0, [r7, #16]
 8001074:	f7ff fe46 	bl	8000d04 <Flash_Erase_Page>


	if (InfoModeFlag == 1){
 8001078:	89fb      	ldrh	r3, [r7, #14]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d10c      	bne.n	8001098 <main+0x168>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 800107e:	2101      	movs	r1, #1
 8001080:	204e      	movs	r0, #78	; 0x4e
 8001082:	f7ff fd61 	bl	8000b48 <LCD_SendCommand>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8001086:	2180      	movs	r1, #128	; 0x80
 8001088:	204e      	movs	r0, #78	; 0x4e
 800108a:	f7ff fd5d 	bl	8000b48 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "InfoMode");
 800108e:	496b      	ldr	r1, [pc, #428]	; (800123c <main+0x30c>)
 8001090:	204e      	movs	r0, #78	; 0x4e
 8001092:	f7ff fd9a 	bl	8000bca <LCD_SendString>
 8001096:	e00b      	b.n	80010b0 <main+0x180>
	}
	else{
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 8001098:	2101      	movs	r1, #1
 800109a:	204e      	movs	r0, #78	; 0x4e
 800109c:	f7ff fd54 	bl	8000b48 <LCD_SendCommand>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 80010a0:	2180      	movs	r1, #128	; 0x80
 80010a2:	204e      	movs	r0, #78	; 0x4e
 80010a4:	f7ff fd50 	bl	8000b48 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "DataMode");
 80010a8:	4965      	ldr	r1, [pc, #404]	; (8001240 <main+0x310>)
 80010aa:	204e      	movs	r0, #78	; 0x4e
 80010ac:	f7ff fd8d 	bl	8000bca <LCD_SendString>
	}

	HAL_UART_Receive_DMA(&huart3, rxBuffer, RX3_BUFFER_SIZE);
 80010b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b4:	4954      	ldr	r1, [pc, #336]	; (8001208 <main+0x2d8>)
 80010b6:	4855      	ldr	r0, [pc, #340]	; (800120c <main+0x2dc>)
 80010b8:	f002 feba 	bl	8003e30 <HAL_UART_Receive_DMA>

	//LoRa ================================================================
	SetMode(0);
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff fe9d 	bl	8000dfc <SetMode>

	uint8_t data[] = "Hello LoRa!";
 80010c2:	4a60      	ldr	r2, [pc, #384]	; (8001244 <main+0x314>)
 80010c4:	463b      	mov	r3, r7
 80010c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80010c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
//		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8); //BUZZER
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9); //Debug LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13); //Stop LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //GPS LED

		if (dataReceived) {
 80010cc:	4b5e      	ldr	r3, [pc, #376]	; (8001248 <main+0x318>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d007      	beq.n	80010e4 <main+0x1b4>
			//printf("%s", rxBuffer);
			parseGPSData(rxBuffer, RX3_BUFFER_SIZE);
 80010d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d8:	484b      	ldr	r0, [pc, #300]	; (8001208 <main+0x2d8>)
 80010da:	f7ff fe3d 	bl	8000d58 <parseGPSData>
			dataReceived = 0;
 80010de:	4b5a      	ldr	r3, [pc, #360]	; (8001248 <main+0x318>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
		}

		LoRa_SendData(data, sizeof(data) - 1);
 80010e4:	463b      	mov	r3, r7
 80010e6:	210b      	movs	r1, #11
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fecd 	bl	8000e88 <LoRa_SendData>

		if (rxCompleteFlag) {
 80010ee:	4b57      	ldr	r3, [pc, #348]	; (800124c <main+0x31c>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <main+0x1d6>
			rxCompleteFlag = 0; // 수신 완료 플래그 리셋
 80010f8:	4b54      	ldr	r3, [pc, #336]	; (800124c <main+0x31c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
			printf("LoRa : %s\r\n", LoRaRxBuffer);
 80010fe:	4940      	ldr	r1, [pc, #256]	; (8001200 <main+0x2d0>)
 8001100:	4853      	ldr	r0, [pc, #332]	; (8001250 <main+0x320>)
 8001102:	f004 fb23 	bl	800574c <iprintf>
		}

		if(InfoModeFlag == 1){
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d13e      	bne.n	800118a <main+0x25a>
			if (UART1_Rx_End) {
 800110c:	4b51      	ldr	r3, [pc, #324]	; (8001254 <main+0x324>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d06c      	beq.n	80011ee <main+0x2be>
				printf("Echo\r\n");
 8001114:	4850      	ldr	r0, [pc, #320]	; (8001258 <main+0x328>)
 8001116:	f004 fb7f 	bl	8005818 <puts>
				if(!strcmp(UART1_Rx_Buffer, "Data")){
 800111a:	4950      	ldr	r1, [pc, #320]	; (800125c <main+0x32c>)
 800111c:	4850      	ldr	r0, [pc, #320]	; (8001260 <main+0x330>)
 800111e:	f7ff f817 	bl	8000150 <strcmp>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d108      	bne.n	800113a <main+0x20a>
					Flash_Unlock();
 8001128:	f7ff fd96 	bl	8000c58 <Flash_Unlock>
					Flash_Write(ModeFlashAddress, 0);
 800112c:	2100      	movs	r1, #0
 800112e:	6978      	ldr	r0, [r7, #20]
 8001130:	f7ff fdb2 	bl	8000c98 <Flash_Write>
					Flash_Lock();
 8001134:	f7ff fda2 	bl	8000c7c <Flash_Lock>
 8001138:	e00a      	b.n	8001150 <main+0x220>
				}
				else if(!strncmp(UART1_Rx_Buffer, "Data", 4)){
 800113a:	2204      	movs	r2, #4
 800113c:	4947      	ldr	r1, [pc, #284]	; (800125c <main+0x32c>)
 800113e:	4848      	ldr	r0, [pc, #288]	; (8001260 <main+0x330>)
 8001140:	f004 fd00 	bl	8005b44 <strncmp>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d102      	bne.n	8001150 <main+0x220>
					//Flash_Write_Data();
					printf("Data\r\n");
 800114a:	4846      	ldr	r0, [pc, #280]	; (8001264 <main+0x334>)
 800114c:	f004 fb64 	bl	8005818 <puts>
				}
				HAL_UART_Transmit(&huart1, UART1_Rx_Buffer, UART1_Len, 2);
 8001150:	4b45      	ldr	r3, [pc, #276]	; (8001268 <main+0x338>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b29a      	uxth	r2, r3
 8001156:	2302      	movs	r3, #2
 8001158:	4941      	ldr	r1, [pc, #260]	; (8001260 <main+0x330>)
 800115a:	4828      	ldr	r0, [pc, #160]	; (80011fc <main+0x2cc>)
 800115c:	f002 fdc0 	bl	8003ce0 <HAL_UART_Transmit>
				for(int i = 0;i<20;i++){
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
 8001164:	e007      	b.n	8001176 <main+0x246>
					UART1_Rx_Buffer[i] = '\0';
 8001166:	4a3e      	ldr	r2, [pc, #248]	; (8001260 <main+0x330>)
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	4413      	add	r3, r2
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<20;i++){
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	3301      	adds	r3, #1
 8001174:	61fb      	str	r3, [r7, #28]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	2b13      	cmp	r3, #19
 800117a:	ddf4      	ble.n	8001166 <main+0x236>
				}
				UART1_Len = 0;
 800117c:	4b3a      	ldr	r3, [pc, #232]	; (8001268 <main+0x338>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
				UART1_Rx_End = 0;
 8001182:	4b34      	ldr	r3, [pc, #208]	; (8001254 <main+0x324>)
 8001184:	2200      	movs	r2, #0
 8001186:	701a      	strb	r2, [r3, #0]
 8001188:	e031      	b.n	80011ee <main+0x2be>
			}
			//Flash_Write_StrInt(DataFlashAddress, UART1_Rx_Buffer);
		}
		else{
			if (UART1_Rx_End) {
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <main+0x324>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d02d      	beq.n	80011ee <main+0x2be>
				printf("Echo\r\n");
 8001192:	4831      	ldr	r0, [pc, #196]	; (8001258 <main+0x328>)
 8001194:	f004 fb40 	bl	8005818 <puts>
				if(!strcmp(UART1_Rx_Buffer, "Info")){
 8001198:	4934      	ldr	r1, [pc, #208]	; (800126c <main+0x33c>)
 800119a:	4831      	ldr	r0, [pc, #196]	; (8001260 <main+0x330>)
 800119c:	f7fe ffd8 	bl	8000150 <strcmp>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d107      	bne.n	80011b6 <main+0x286>
					Flash_Unlock();
 80011a6:	f7ff fd57 	bl	8000c58 <Flash_Unlock>
					Flash_Write(ModeFlashAddress, 1);
 80011aa:	2101      	movs	r1, #1
 80011ac:	6978      	ldr	r0, [r7, #20]
 80011ae:	f7ff fd73 	bl	8000c98 <Flash_Write>
					Flash_Lock();
 80011b2:	f7ff fd63 	bl	8000c7c <Flash_Lock>
				}
				HAL_UART_Transmit(&huart1, UART1_Rx_Buffer, UART1_Len, 2);
 80011b6:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <main+0x338>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	2302      	movs	r3, #2
 80011be:	4928      	ldr	r1, [pc, #160]	; (8001260 <main+0x330>)
 80011c0:	480e      	ldr	r0, [pc, #56]	; (80011fc <main+0x2cc>)
 80011c2:	f002 fd8d 	bl	8003ce0 <HAL_UART_Transmit>
				for(int i = 0;i<20;i++){
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
 80011ca:	e007      	b.n	80011dc <main+0x2ac>
					UART1_Rx_Buffer[i] = '\0';
 80011cc:	4a24      	ldr	r2, [pc, #144]	; (8001260 <main+0x330>)
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	4413      	add	r3, r2
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<20;i++){
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	3301      	adds	r3, #1
 80011da:	61bb      	str	r3, [r7, #24]
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	2b13      	cmp	r3, #19
 80011e0:	ddf4      	ble.n	80011cc <main+0x29c>
				}
				UART1_Len = 0;
 80011e2:	4b21      	ldr	r3, [pc, #132]	; (8001268 <main+0x338>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
				UART1_Rx_End = 0;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <main+0x324>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
			}
		}

		HAL_Delay(2000);
 80011ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011f2:	f000 fdab 	bl	8001d4c <HAL_Delay>
		if (dataReceived) {
 80011f6:	e769      	b.n	80010cc <main+0x19c>
 80011f8:	200003ec 	.word	0x200003ec
 80011fc:	2000026c 	.word	0x2000026c
 8001200:	200003a8 	.word	0x200003a8
 8001204:	200002b4 	.word	0x200002b4
 8001208:	20000408 	.word	0x20000408
 800120c:	200002fc 	.word	0x200002fc
 8001210:	2000008c 	.word	0x2000008c
 8001214:	08007a00 	.word	0x08007a00
 8001218:	20000000 	.word	0x20000000
 800121c:	20000008 	.word	0x20000008
 8001220:	20000010 	.word	0x20000010
 8001224:	20000018 	.word	0x20000018
 8001228:	20000020 	.word	0x20000020
 800122c:	08007a0c 	.word	0x08007a0c
 8001230:	08007a10 	.word	0x08007a10
 8001234:	08007a18 	.word	0x08007a18
 8001238:	0800fc00 	.word	0x0800fc00
 800123c:	08007a20 	.word	0x08007a20
 8001240:	08007a2c 	.word	0x08007a2c
 8001244:	08007a64 	.word	0x08007a64
 8001248:	20000508 	.word	0x20000508
 800124c:	200003e8 	.word	0x200003e8
 8001250:	08007a38 	.word	0x08007a38
 8001254:	20000405 	.word	0x20000405
 8001258:	08007a44 	.word	0x08007a44
 800125c:	08007a4c 	.word	0x08007a4c
 8001260:	200003f0 	.word	0x200003f0
 8001264:	08007a54 	.word	0x08007a54
 8001268:	20000404 	.word	0x20000404
 800126c:	08007a5c 	.word	0x08007a5c

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b090      	sub	sp, #64	; 0x40
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0318 	add.w	r3, r7, #24
 800127a:	2228      	movs	r2, #40	; 0x28
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f004 fc58 	bl	8005b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001296:	2301      	movs	r3, #1
 8001298:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129a:	2310      	movs	r3, #16
 800129c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129e:	2302      	movs	r3, #2
 80012a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80012a2:	2300      	movs	r3, #0
 80012a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80012a6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80012aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ac:	f107 0318 	add.w	r3, r7, #24
 80012b0:	4618      	mov	r0, r3
 80012b2:	f002 f8b5 	bl	8003420 <HAL_RCC_OscConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80012bc:	f000 fa30 	bl	8001720 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c0:	230f      	movs	r3, #15
 80012c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c4:	2302      	movs	r3, #2
 80012c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f002 fb23 	bl	8003924 <HAL_RCC_ClockConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80012e4:	f000 fa1c 	bl	8001720 <Error_Handler>
  }
}
 80012e8:	bf00      	nop
 80012ea:	3740      	adds	r7, #64	; 0x40
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C1_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	; (8001344 <MX_I2C1_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_I2C1_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_I2C1_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C1_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_I2C1_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_I2C1_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001312:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <MX_I2C1_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_I2C1_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_I2C1_Init+0x50>)
 800132e:	f001 faad 	bl	800288c <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001338:	f000 f9f2 	bl	8001720 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20000218 	.word	0x20000218
 8001344:	40005400 	.word	0x40005400
 8001348:	000186a0 	.word	0x000186a0

0800134c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_USART1_UART_Init+0x50>)
 8001354:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800135c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001372:	220c      	movs	r2, #12
 8001374:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001384:	f002 fc5c 	bl	8003c40 <HAL_UART_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800138e:	f000 f9c7 	bl	8001720 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	2000026c 	.word	0x2000026c
 800139c:	40013800 	.word	0x40013800

080013a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <MX_USART2_UART_Init+0x50>)
 80013a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013c6:	220c      	movs	r2, #12
 80013c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013d8:	f002 fc32 	bl	8003c40 <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013e2:	f000 f99d 	bl	8001720 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200002b4 	.word	0x200002b4
 80013f0:	40004400 	.word	0x40004400

080013f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	; (8001444 <MX_USART3_UART_Init+0x50>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013fe:	4b10      	ldr	r3, [pc, #64]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 8001400:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001404:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800142a:	4805      	ldr	r0, [pc, #20]	; (8001440 <MX_USART3_UART_Init+0x4c>)
 800142c:	f002 fc08 	bl	8003c40 <HAL_UART_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001436:	f000 f973 	bl	8001720 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200002fc 	.word	0x200002fc
 8001444:	40004800 	.word	0x40004800

08001448 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <MX_DMA_Init+0x38>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	4a0b      	ldr	r2, [pc, #44]	; (8001480 <MX_DMA_Init+0x38>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	6153      	str	r3, [r2, #20]
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <MX_DMA_Init+0x38>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	200d      	movs	r0, #13
 800146c:	f000 fd69 	bl	8001f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001470:	200d      	movs	r0, #13
 8001472:	f000 fd82 	bl	8001f7a <HAL_NVIC_EnableIRQ>

}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40021000 	.word	0x40021000

08001484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4b47      	ldr	r3, [pc, #284]	; (80015b8 <MX_GPIO_Init+0x134>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	4a46      	ldr	r2, [pc, #280]	; (80015b8 <MX_GPIO_Init+0x134>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	6193      	str	r3, [r2, #24]
 80014a4:	4b44      	ldr	r3, [pc, #272]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	4b41      	ldr	r3, [pc, #260]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a40      	ldr	r2, [pc, #256]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b3e      	ldr	r3, [pc, #248]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin|LORA_M1_Pin|LAMP2_Pin|LAMP1_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f641 0103 	movw	r1, #6147	; 0x1803
 80014ce:	483b      	ldr	r0, [pc, #236]	; (80015bc <MX_GPIO_Init+0x138>)
 80014d0:	f001 f9ab 	bl	800282a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STOP_LED_Pin|GPS_LED_Pin|BUZZER_Pin|DBG_LED_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f44f 41c6 	mov.w	r1, #25344	; 0x6300
 80014da:	4839      	ldr	r0, [pc, #228]	; (80015c0 <MX_GPIO_Init+0x13c>)
 80014dc:	f001 f9a5 	bl	800282a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_M0_Pin LORA_M1_Pin LAMP2_Pin LAMP1_Pin */
  GPIO_InitStruct.Pin = LORA_M0_Pin|LORA_M1_Pin|LAMP2_Pin|LAMP1_Pin;
 80014e0:	f641 0303 	movw	r3, #6147	; 0x1803
 80014e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2302      	movs	r3, #2
 80014f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0308 	add.w	r3, r7, #8
 80014f6:	4619      	mov	r1, r3
 80014f8:	4830      	ldr	r0, [pc, #192]	; (80015bc <MX_GPIO_Init+0x138>)
 80014fa:	f000 fffb 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_AUX_Pin */
  GPIO_InitStruct.Pin = LORA_AUX_Pin;
 80014fe:	2310      	movs	r3, #16
 8001500:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LORA_AUX_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	4619      	mov	r1, r3
 8001510:	482a      	ldr	r0, [pc, #168]	; (80015bc <MX_GPIO_Init+0x138>)
 8001512:	f000 ffef 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001516:	23e0      	movs	r3, #224	; 0xe0
 8001518:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800151a:	4b2a      	ldr	r3, [pc, #168]	; (80015c4 <MX_GPIO_Init+0x140>)
 800151c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4619      	mov	r1, r3
 8001528:	4824      	ldr	r0, [pc, #144]	; (80015bc <MX_GPIO_Init+0x138>)
 800152a:	f000 ffe3 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN4_Pin BTN5_Pin */
  GPIO_InitStruct.Pin = BTN4_Pin|BTN5_Pin;
 800152e:	2303      	movs	r3, #3
 8001530:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001532:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <MX_GPIO_Init+0x140>)
 8001534:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	4619      	mov	r1, r3
 8001540:	481f      	ldr	r0, [pc, #124]	; (80015c0 <MX_GPIO_Init+0x13c>)
 8001542:	f000 ffd7 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : STOP_LED_Pin GPS_LED_Pin BUZZER_Pin DBG_LED_Pin */
  GPIO_InitStruct.Pin = STOP_LED_Pin|GPS_LED_Pin|BUZZER_Pin|DBG_LED_Pin;
 8001546:	f44f 43c6 	mov.w	r3, #25344	; 0x6300
 800154a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154c:	2301      	movs	r3, #1
 800154e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001554:	2302      	movs	r3, #2
 8001556:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	4619      	mov	r1, r3
 800155e:	4818      	ldr	r0, [pc, #96]	; (80015c0 <MX_GPIO_Init+0x13c>)
 8001560:	f000 ffc8 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MODE_SLCT_Pin */
  GPIO_InitStruct.Pin = MODE_SLCT_Pin;
 8001564:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001568:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800156e:	2301      	movs	r3, #1
 8001570:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MODE_SLCT_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	4619      	mov	r1, r3
 8001578:	4810      	ldr	r0, [pc, #64]	; (80015bc <MX_GPIO_Init+0x138>)
 800157a:	f000 ffbb 	bl	80024f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800157e:	2200      	movs	r2, #0
 8001580:	2100      	movs	r1, #0
 8001582:	2006      	movs	r0, #6
 8001584:	f000 fcdd 	bl	8001f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001588:	2006      	movs	r0, #6
 800158a:	f000 fcf6 	bl	8001f7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2100      	movs	r1, #0
 8001592:	2007      	movs	r0, #7
 8001594:	f000 fcd5 	bl	8001f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001598:	2007      	movs	r0, #7
 800159a:	f000 fcee 	bl	8001f7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	2017      	movs	r0, #23
 80015a4:	f000 fccd 	bl	8001f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015a8:	2017      	movs	r0, #23
 80015aa:	f000 fce6 	bl	8001f7a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40010800 	.word	0x40010800
 80015c0:	40010c00 	.word	0x40010c00
 80015c4:	10110000 	.word	0x10110000

080015c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_5) {
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	2b20      	cmp	r3, #32
 80015d6:	d103      	bne.n	80015e0 <HAL_GPIO_EXTI_Callback+0x18>
		printf("0x020,10x03\r\n");
 80015d8:	4811      	ldr	r0, [pc, #68]	; (8001620 <HAL_GPIO_EXTI_Callback+0x58>)
 80015da:	f004 f91d 	bl	8005818 <puts>
	} else if (GPIO_Pin == GPIO_PIN_0) {
		printf("0x023,10x03\r\n");
	} else if (GPIO_Pin == GPIO_PIN_1) {
		printf("0x024,10x03\r\n ");
	}
}
 80015de:	e01a      	b.n	8001616 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_6) {
 80015e0:	88fb      	ldrh	r3, [r7, #6]
 80015e2:	2b40      	cmp	r3, #64	; 0x40
 80015e4:	d103      	bne.n	80015ee <HAL_GPIO_EXTI_Callback+0x26>
		printf("0x021,10x03\r\n");
 80015e6:	480f      	ldr	r0, [pc, #60]	; (8001624 <HAL_GPIO_EXTI_Callback+0x5c>)
 80015e8:	f004 f916 	bl	8005818 <puts>
}
 80015ec:	e013      	b.n	8001616 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_7) {
 80015ee:	88fb      	ldrh	r3, [r7, #6]
 80015f0:	2b80      	cmp	r3, #128	; 0x80
 80015f2:	d103      	bne.n	80015fc <HAL_GPIO_EXTI_Callback+0x34>
		printf("0x022,10x03\r\n");
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <HAL_GPIO_EXTI_Callback+0x60>)
 80015f6:	f004 f90f 	bl	8005818 <puts>
}
 80015fa:	e00c      	b.n	8001616 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_0) {
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d103      	bne.n	800160a <HAL_GPIO_EXTI_Callback+0x42>
		printf("0x023,10x03\r\n");
 8001602:	480a      	ldr	r0, [pc, #40]	; (800162c <HAL_GPIO_EXTI_Callback+0x64>)
 8001604:	f004 f908 	bl	8005818 <puts>
}
 8001608:	e005      	b.n	8001616 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_1) {
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	2b02      	cmp	r3, #2
 800160e:	d102      	bne.n	8001616 <HAL_GPIO_EXTI_Callback+0x4e>
		printf("0x024,10x03\r\n ");
 8001610:	4807      	ldr	r0, [pc, #28]	; (8001630 <HAL_GPIO_EXTI_Callback+0x68>)
 8001612:	f004 f89b 	bl	800574c <iprintf>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	08007a70 	.word	0x08007a70
 8001624:	08007a80 	.word	0x08007a80
 8001628:	08007a90 	.word	0x08007a90
 800162c:	08007aa0 	.word	0x08007aa0
 8001630:	08007ab0 	.word	0x08007ab0

08001634 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	static uint8_t UART1_Chk = 0;
	static uint16_t index = 0;
	if (huart->Instance == USART1) {
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a2a      	ldr	r2, [pc, #168]	; (80016ec <HAL_UART_RxCpltCallback+0xb8>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d138      	bne.n	80016b8 <HAL_UART_RxCpltCallback+0x84>
		UART1_Rx_End = 0;
 8001646:	4b2a      	ldr	r3, [pc, #168]	; (80016f0 <HAL_UART_RxCpltCallback+0xbc>)
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
		switch (UART1_Chk) {
 800164c:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <HAL_UART_RxCpltCallback+0xc0>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <HAL_UART_RxCpltCallback+0x26>
 8001654:	2b01      	cmp	r3, #1
 8001656:	d00c      	beq.n	8001672 <HAL_UART_RxCpltCallback+0x3e>
 8001658:	e024      	b.n	80016a4 <HAL_UART_RxCpltCallback+0x70>
		case 0:
			if (UART1_Rx_Data[0] == 0x02) {
 800165a:	4b27      	ldr	r3, [pc, #156]	; (80016f8 <HAL_UART_RxCpltCallback+0xc4>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b02      	cmp	r3, #2
 8001660:	d103      	bne.n	800166a <HAL_UART_RxCpltCallback+0x36>
				// Rx_Buffer[USART1_len]=UART1_Rx_Data[0];
				// USART1_len++;
				UART1_Chk = 1;
 8001662:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <HAL_UART_RxCpltCallback+0xc0>)
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]
			} else
				UART1_Chk = 0;
			break;
 8001668:	e020      	b.n	80016ac <HAL_UART_RxCpltCallback+0x78>
				UART1_Chk = 0;
 800166a:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <HAL_UART_RxCpltCallback+0xc0>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
			break;
 8001670:	e01c      	b.n	80016ac <HAL_UART_RxCpltCallback+0x78>
		case 1:
			if (UART1_Rx_Data[0] == 0x03) {
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <HAL_UART_RxCpltCallback+0xc4>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b03      	cmp	r3, #3
 8001678:	d106      	bne.n	8001688 <HAL_UART_RxCpltCallback+0x54>
				UART1_Rx_End = 1;
 800167a:	4b1d      	ldr	r3, [pc, #116]	; (80016f0 <HAL_UART_RxCpltCallback+0xbc>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
				UART1_Chk = 0;
 8001680:	4b1c      	ldr	r3, [pc, #112]	; (80016f4 <HAL_UART_RxCpltCallback+0xc0>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
			} else {
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
				UART1_Len++;
			}
			break;
 8001686:	e011      	b.n	80016ac <HAL_UART_RxCpltCallback+0x78>
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
 8001688:	4b1c      	ldr	r3, [pc, #112]	; (80016fc <HAL_UART_RxCpltCallback+0xc8>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	4b1a      	ldr	r3, [pc, #104]	; (80016f8 <HAL_UART_RxCpltCallback+0xc4>)
 8001690:	7819      	ldrb	r1, [r3, #0]
 8001692:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <HAL_UART_RxCpltCallback+0xcc>)
 8001694:	5499      	strb	r1, [r3, r2]
				UART1_Len++;
 8001696:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_UART_RxCpltCallback+0xc8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b17      	ldr	r3, [pc, #92]	; (80016fc <HAL_UART_RxCpltCallback+0xc8>)
 80016a0:	701a      	strb	r2, [r3, #0]
			break;
 80016a2:	e003      	b.n	80016ac <HAL_UART_RxCpltCallback+0x78>
		default:
			UART1_Chk = 0;
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <HAL_UART_RxCpltCallback+0xc0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
			break;
 80016aa:	bf00      	nop
		}
		HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 80016ac:	2201      	movs	r2, #1
 80016ae:	4912      	ldr	r1, [pc, #72]	; (80016f8 <HAL_UART_RxCpltCallback+0xc4>)
 80016b0:	4814      	ldr	r0, [pc, #80]	; (8001704 <HAL_UART_RxCpltCallback+0xd0>)
 80016b2:	f002 fb98 	bl	8003de6 <HAL_UART_Receive_IT>
//			nmeaBuffer[index] = '\0';
//			index = 0;
//		}
//		HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
	}
}
 80016b6:	e015      	b.n	80016e4 <HAL_UART_RxCpltCallback+0xb0>
	} else if (huart->Instance == USART2) {
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a12      	ldr	r2, [pc, #72]	; (8001708 <HAL_UART_RxCpltCallback+0xd4>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d108      	bne.n	80016d4 <HAL_UART_RxCpltCallback+0xa0>
		rxCompleteFlag = 1;
 80016c2:	4b12      	ldr	r3, [pc, #72]	; (800170c <HAL_UART_RxCpltCallback+0xd8>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, LoRaRxBuffer, 1);
 80016c8:	2201      	movs	r2, #1
 80016ca:	4911      	ldr	r1, [pc, #68]	; (8001710 <HAL_UART_RxCpltCallback+0xdc>)
 80016cc:	4811      	ldr	r0, [pc, #68]	; (8001714 <HAL_UART_RxCpltCallback+0xe0>)
 80016ce:	f002 fb8a 	bl	8003de6 <HAL_UART_Receive_IT>
}
 80016d2:	e007      	b.n	80016e4 <HAL_UART_RxCpltCallback+0xb0>
	} else if (huart->Instance == USART3) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0f      	ldr	r2, [pc, #60]	; (8001718 <HAL_UART_RxCpltCallback+0xe4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d102      	bne.n	80016e4 <HAL_UART_RxCpltCallback+0xb0>
		dataReceived = 1;
 80016de:	4b0f      	ldr	r3, [pc, #60]	; (800171c <HAL_UART_RxCpltCallback+0xe8>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	701a      	strb	r2, [r3, #0]
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40013800 	.word	0x40013800
 80016f0:	20000405 	.word	0x20000405
 80016f4:	20000509 	.word	0x20000509
 80016f8:	200003ec 	.word	0x200003ec
 80016fc:	20000404 	.word	0x20000404
 8001700:	200003f0 	.word	0x200003f0
 8001704:	2000026c 	.word	0x2000026c
 8001708:	40004400 	.word	0x40004400
 800170c:	200003e8 	.word	0x200003e8
 8001710:	200003a8 	.word	0x200003a8
 8001714:	200002b4 	.word	0x200002b4
 8001718:	40004800 	.word	0x40004800
 800171c:	20000508 	.word	0x20000508

08001720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001724:	b672      	cpsid	i
}
 8001726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001728:	e7fe      	b.n	8001728 <Error_Handler+0x8>
	...

0800172c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <HAL_MspInit+0x5c>)
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	4a14      	ldr	r2, [pc, #80]	; (8001788 <HAL_MspInit+0x5c>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6193      	str	r3, [r2, #24]
 800173e:	4b12      	ldr	r3, [pc, #72]	; (8001788 <HAL_MspInit+0x5c>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174a:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <HAL_MspInit+0x5c>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	4a0e      	ldr	r2, [pc, #56]	; (8001788 <HAL_MspInit+0x5c>)
 8001750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001754:	61d3      	str	r3, [r2, #28]
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <HAL_MspInit+0x5c>)
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001762:	4b0a      	ldr	r3, [pc, #40]	; (800178c <HAL_MspInit+0x60>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <HAL_MspInit+0x60>)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800177e:	bf00      	nop
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	40021000 	.word	0x40021000
 800178c:	40010000 	.word	0x40010000

08001790 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a15      	ldr	r2, [pc, #84]	; (8001800 <HAL_I2C_MspInit+0x70>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d123      	bne.n	80017f8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b0:	4b14      	ldr	r3, [pc, #80]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	4a13      	ldr	r2, [pc, #76]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017b6:	f043 0308 	orr.w	r3, r3, #8
 80017ba:	6193      	str	r3, [r2, #24]
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	f003 0308 	and.w	r3, r3, #8
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017c8:	23c0      	movs	r3, #192	; 0xc0
 80017ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017cc:	2312      	movs	r3, #18
 80017ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d4:	f107 0310 	add.w	r3, r7, #16
 80017d8:	4619      	mov	r1, r3
 80017da:	480b      	ldr	r0, [pc, #44]	; (8001808 <HAL_I2C_MspInit+0x78>)
 80017dc:	f000 fe8a 	bl	80024f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017e2:	69db      	ldr	r3, [r3, #28]
 80017e4:	4a07      	ldr	r2, [pc, #28]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017ea:	61d3      	str	r3, [r2, #28]
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <HAL_I2C_MspInit+0x74>)
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017f8:	bf00      	nop
 80017fa:	3720      	adds	r7, #32
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40005400 	.word	0x40005400
 8001804:	40021000 	.word	0x40021000
 8001808:	40010c00 	.word	0x40010c00

0800180c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08c      	sub	sp, #48	; 0x30
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0320 	add.w	r3, r7, #32
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a72      	ldr	r2, [pc, #456]	; (80019f0 <HAL_UART_MspInit+0x1e4>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d13a      	bne.n	80018a2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800182c:	4b71      	ldr	r3, [pc, #452]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a70      	ldr	r2, [pc, #448]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001832:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b6e      	ldr	r3, [pc, #440]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b6b      	ldr	r3, [pc, #428]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a6a      	ldr	r2, [pc, #424]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b68      	ldr	r3, [pc, #416]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	61bb      	str	r3, [r7, #24]
 800185a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800185c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	4619      	mov	r1, r3
 8001870:	4861      	ldr	r0, [pc, #388]	; (80019f8 <HAL_UART_MspInit+0x1ec>)
 8001872:	f000 fe3f 	bl	80024f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001876:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800187a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800187c:	2300      	movs	r3, #0
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	4619      	mov	r1, r3
 800188a:	485b      	ldr	r0, [pc, #364]	; (80019f8 <HAL_UART_MspInit+0x1ec>)
 800188c:	f000 fe32 	bl	80024f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2100      	movs	r1, #0
 8001894:	2025      	movs	r0, #37	; 0x25
 8001896:	f000 fb54 	bl	8001f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800189a:	2025      	movs	r0, #37	; 0x25
 800189c:	f000 fb6d 	bl	8001f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018a0:	e0a2      	b.n	80019e8 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART2)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a55      	ldr	r2, [pc, #340]	; (80019fc <HAL_UART_MspInit+0x1f0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d138      	bne.n	800191e <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ac:	4b51      	ldr	r3, [pc, #324]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	4a50      	ldr	r2, [pc, #320]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b6:	61d3      	str	r3, [r2, #28]
 80018b8:	4b4e      	ldr	r3, [pc, #312]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b4b      	ldr	r3, [pc, #300]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a4a      	ldr	r2, [pc, #296]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b48      	ldr	r3, [pc, #288]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018dc:	2304      	movs	r3, #4
 80018de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e8:	f107 0320 	add.w	r3, r7, #32
 80018ec:	4619      	mov	r1, r3
 80018ee:	4842      	ldr	r0, [pc, #264]	; (80019f8 <HAL_UART_MspInit+0x1ec>)
 80018f0:	f000 fe00 	bl	80024f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018f4:	2308      	movs	r3, #8
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001900:	f107 0320 	add.w	r3, r7, #32
 8001904:	4619      	mov	r1, r3
 8001906:	483c      	ldr	r0, [pc, #240]	; (80019f8 <HAL_UART_MspInit+0x1ec>)
 8001908:	f000 fdf4 	bl	80024f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2100      	movs	r1, #0
 8001910:	2026      	movs	r0, #38	; 0x26
 8001912:	f000 fb16 	bl	8001f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001916:	2026      	movs	r0, #38	; 0x26
 8001918:	f000 fb2f 	bl	8001f7a <HAL_NVIC_EnableIRQ>
}
 800191c:	e064      	b.n	80019e8 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART3)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a37      	ldr	r2, [pc, #220]	; (8001a00 <HAL_UART_MspInit+0x1f4>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d15f      	bne.n	80019e8 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001928:	4b32      	ldr	r3, [pc, #200]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	4a31      	ldr	r2, [pc, #196]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800192e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001932:	61d3      	str	r3, [r2, #28]
 8001934:	4b2f      	ldr	r3, [pc, #188]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001940:	4b2c      	ldr	r3, [pc, #176]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	4a2b      	ldr	r2, [pc, #172]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 8001946:	f043 0308 	orr.w	r3, r3, #8
 800194a:	6193      	str	r3, [r2, #24]
 800194c:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_UART_MspInit+0x1e8>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001958:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800195c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195e:	2302      	movs	r3, #2
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001962:	2303      	movs	r3, #3
 8001964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	4619      	mov	r1, r3
 800196c:	4825      	ldr	r0, [pc, #148]	; (8001a04 <HAL_UART_MspInit+0x1f8>)
 800196e:	f000 fdc1 	bl	80024f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001972:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001978:	2300      	movs	r3, #0
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 0320 	add.w	r3, r7, #32
 8001984:	4619      	mov	r1, r3
 8001986:	481f      	ldr	r0, [pc, #124]	; (8001a04 <HAL_UART_MspInit+0x1f8>)
 8001988:	f000 fdb4 	bl	80024f4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800198c:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 800198e:	4a1f      	ldr	r2, [pc, #124]	; (8001a0c <HAL_UART_MspInit+0x200>)
 8001990:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001992:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 8001994:	2200      	movs	r2, #0
 8001996:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001998:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800199e:	4b1a      	ldr	r3, [pc, #104]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019a0:	2280      	movs	r2, #128	; 0x80
 80019a2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019a4:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019aa:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019b2:	2220      	movs	r2, #32
 80019b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019b6:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80019bc:	4812      	ldr	r0, [pc, #72]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019be:	f000 faf7 	bl	8001fb0 <HAL_DMA_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 80019c8:	f7ff feaa 	bl	8001720 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a0e      	ldr	r2, [pc, #56]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80019d2:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <HAL_UART_MspInit+0x1fc>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2100      	movs	r1, #0
 80019dc:	2027      	movs	r0, #39	; 0x27
 80019de:	f000 fab0 	bl	8001f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80019e2:	2027      	movs	r0, #39	; 0x27
 80019e4:	f000 fac9 	bl	8001f7a <HAL_NVIC_EnableIRQ>
}
 80019e8:	bf00      	nop
 80019ea:	3730      	adds	r7, #48	; 0x30
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40013800 	.word	0x40013800
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40010800 	.word	0x40010800
 80019fc:	40004400 	.word	0x40004400
 8001a00:	40004800 	.word	0x40004800
 8001a04:	40010c00 	.word	0x40010c00
 8001a08:	20000344 	.word	0x20000344
 8001a0c:	40020030 	.word	0x40020030

08001a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a14:	e7fe      	b.n	8001a14 <NMI_Handler+0x4>

08001a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <HardFault_Handler+0x4>

08001a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <MemManage_Handler+0x4>

08001a22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <BusFault_Handler+0x4>

08001a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <UsageFault_Handler+0x4>

08001a2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bc80      	pop	{r7}
 8001a38:	4770      	bx	lr

08001a3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr

08001a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a56:	f000 f95d 	bl	8001d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN4_Pin);
 8001a62:	2001      	movs	r0, #1
 8001a64:	f000 fefa 	bl	800285c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN5_Pin);
 8001a70:	2002      	movs	r0, #2
 8001a72:	f000 fef3 	bl	800285c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001a80:	4802      	ldr	r0, [pc, #8]	; (8001a8c <DMA1_Channel3_IRQHandler+0x10>)
 8001a82:	f000 fc03 	bl	800228c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000344 	.word	0x20000344

08001a90 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8001a94:	2020      	movs	r0, #32
 8001a96:	f000 fee1 	bl	800285c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 8001a9a:	2040      	movs	r0, #64	; 0x40
 8001a9c:	f000 fede 	bl	800285c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN3_Pin);
 8001aa0:	2080      	movs	r0, #128	; 0x80
 8001aa2:	f000 fedb 	bl	800285c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ab0:	4802      	ldr	r0, [pc, #8]	; (8001abc <USART1_IRQHandler+0x10>)
 8001ab2:	f002 f9e3 	bl	8003e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2000026c 	.word	0x2000026c

08001ac0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ac4:	4802      	ldr	r0, [pc, #8]	; (8001ad0 <USART2_IRQHandler+0x10>)
 8001ac6:	f002 f9d9 	bl	8003e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200002b4 	.word	0x200002b4

08001ad4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ad8:	4802      	ldr	r0, [pc, #8]	; (8001ae4 <USART3_IRQHandler+0x10>)
 8001ada:	f002 f9cf 	bl	8003e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	200002fc 	.word	0x200002fc

08001ae8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return 1;
 8001aec:	2301      	movs	r3, #1
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr

08001af6 <_kill>:

int _kill(int pid, int sig)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b00:	f004 f902 	bl	8005d08 <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2216      	movs	r2, #22
 8001b08:	601a      	str	r2, [r3, #0]
  return -1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <_exit>:

void _exit (int status)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b1e:	f04f 31ff 	mov.w	r1, #4294967295
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff ffe7 	bl	8001af6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b28:	e7fe      	b.n	8001b28 <_exit+0x12>

08001b2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b086      	sub	sp, #24
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	e00a      	b.n	8001b52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b3c:	f3af 8000 	nop.w
 8001b40:	4601      	mov	r1, r0
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	b2ca      	uxtb	r2, r1
 8001b4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dbf0      	blt.n	8001b3c <_read+0x12>
  }

  return len;
 8001b5a:	687b      	ldr	r3, [r7, #4]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr

08001b7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b8a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <_isatty>:

int _isatty(int file)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ba0:	2301      	movs	r3, #1
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr

08001bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bcc:	4a14      	ldr	r2, [pc, #80]	; (8001c20 <_sbrk+0x5c>)
 8001bce:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <_sbrk+0x60>)
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd8:	4b13      	ldr	r3, [pc, #76]	; (8001c28 <_sbrk+0x64>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be0:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <_sbrk+0x64>)
 8001be2:	4a12      	ldr	r2, [pc, #72]	; (8001c2c <_sbrk+0x68>)
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001be6:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d207      	bcs.n	8001c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf4:	f004 f888 	bl	8005d08 <__errno>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001c02:	e009      	b.n	8001c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c04:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <_sbrk+0x64>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0a:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	4a05      	ldr	r2, [pc, #20]	; (8001c28 <_sbrk+0x64>)
 8001c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20005000 	.word	0x20005000
 8001c24:	00000400 	.word	0x00000400
 8001c28:	2000050c 	.word	0x2000050c
 8001c2c:	20000660 	.word	0x20000660

08001c30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr

08001c3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c3c:	f7ff fff8 	bl	8001c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c40:	480b      	ldr	r0, [pc, #44]	; (8001c70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c42:	490c      	ldr	r1, [pc, #48]	; (8001c74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c44:	4a0c      	ldr	r2, [pc, #48]	; (8001c78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c48:	e002      	b.n	8001c50 <LoopCopyDataInit>

08001c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4e:	3304      	adds	r3, #4

08001c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c54:	d3f9      	bcc.n	8001c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c56:	4a09      	ldr	r2, [pc, #36]	; (8001c7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c58:	4c09      	ldr	r4, [pc, #36]	; (8001c80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c5c:	e001      	b.n	8001c62 <LoopFillZerobss>

08001c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c60:	3204      	adds	r2, #4

08001c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c64:	d3fb      	bcc.n	8001c5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c66:	f004 f855 	bl	8005d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c6a:	f7ff f961 	bl	8000f30 <main>
  bx lr
 8001c6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c74:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001c78:	08007ec0 	.word	0x08007ec0
  ldr r2, =_sbss
 8001c7c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001c80:	20000660 	.word	0x20000660

08001c84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <ADC1_2_IRQHandler>
	...

08001c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <HAL_Init+0x28>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a07      	ldr	r2, [pc, #28]	; (8001cb0 <HAL_Init+0x28>)
 8001c92:	f043 0310 	orr.w	r3, r3, #16
 8001c96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f000 f947 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c9e:	200f      	movs	r0, #15
 8001ca0:	f000 f808 	bl	8001cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ca4:	f7ff fd42 	bl	800172c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40022000 	.word	0x40022000

08001cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <HAL_InitTick+0x54>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <HAL_InitTick+0x58>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f95f 	bl	8001f96 <HAL_SYSTICK_Config>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00e      	b.n	8001d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b0f      	cmp	r3, #15
 8001ce6:	d80a      	bhi.n	8001cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf0:	f000 f927 	bl	8001f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cf4:	4a06      	ldr	r2, [pc, #24]	; (8001d10 <HAL_InitTick+0x5c>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e000      	b.n	8001d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000028 	.word	0x20000028
 8001d0c:	20000030 	.word	0x20000030
 8001d10:	2000002c 	.word	0x2000002c

08001d14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_IncTick+0x1c>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <HAL_IncTick+0x20>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	4a03      	ldr	r2, [pc, #12]	; (8001d34 <HAL_IncTick+0x20>)
 8001d26:	6013      	str	r3, [r2, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000030 	.word	0x20000030
 8001d34:	20000510 	.word	0x20000510

08001d38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d3c:	4b02      	ldr	r3, [pc, #8]	; (8001d48 <HAL_GetTick+0x10>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	20000510 	.word	0x20000510

08001d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d54:	f7ff fff0 	bl	8001d38 <HAL_GetTick>
 8001d58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d64:	d005      	beq.n	8001d72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d66:	4b0a      	ldr	r3, [pc, #40]	; (8001d90 <HAL_Delay+0x44>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	4413      	add	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d72:	bf00      	nop
 8001d74:	f7ff ffe0 	bl	8001d38 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d8f7      	bhi.n	8001d74 <HAL_Delay+0x28>
  {
  }
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000030 	.word	0x20000030

08001d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001db0:	4013      	ands	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dc6:	4a04      	ldr	r2, [pc, #16]	; (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	60d3      	str	r3, [r2, #12]
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <__NVIC_GetPriorityGrouping+0x18>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 0307 	and.w	r3, r3, #7
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	db0b      	blt.n	8001e22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	f003 021f 	and.w	r2, r3, #31
 8001e10:	4906      	ldr	r1, [pc, #24]	; (8001e2c <__NVIC_EnableIRQ+0x34>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	095b      	lsrs	r3, r3, #5
 8001e18:	2001      	movs	r0, #1
 8001e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e100 	.word	0xe000e100

08001e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	db0a      	blt.n	8001e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	490c      	ldr	r1, [pc, #48]	; (8001e7c <__NVIC_SetPriority+0x4c>)
 8001e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4e:	0112      	lsls	r2, r2, #4
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	440b      	add	r3, r1
 8001e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e58:	e00a      	b.n	8001e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	4908      	ldr	r1, [pc, #32]	; (8001e80 <__NVIC_SetPriority+0x50>)
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	3b04      	subs	r3, #4
 8001e68:	0112      	lsls	r2, r2, #4
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	440b      	add	r3, r1
 8001e6e:	761a      	strb	r2, [r3, #24]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000e100 	.word	0xe000e100
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	f1c3 0307 	rsb	r3, r3, #7
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	bf28      	it	cs
 8001ea2:	2304      	movcs	r3, #4
 8001ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	2b06      	cmp	r3, #6
 8001eac:	d902      	bls.n	8001eb4 <NVIC_EncodePriority+0x30>
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3b03      	subs	r3, #3
 8001eb2:	e000      	b.n	8001eb6 <NVIC_EncodePriority+0x32>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43da      	mvns	r2, r3
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed6:	43d9      	mvns	r1, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001edc:	4313      	orrs	r3, r2
         );
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3724      	adds	r7, #36	; 0x24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef8:	d301      	bcc.n	8001efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00f      	b.n	8001f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efe:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <SysTick_Config+0x40>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f06:	210f      	movs	r1, #15
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	f7ff ff90 	bl	8001e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f10:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <SysTick_Config+0x40>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f16:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <SysTick_Config+0x40>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e000e010 	.word	0xe000e010

08001f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ff2d 	bl	8001d94 <__NVIC_SetPriorityGrouping>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b086      	sub	sp, #24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f54:	f7ff ff42 	bl	8001ddc <__NVIC_GetPriorityGrouping>
 8001f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68b9      	ldr	r1, [r7, #8]
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7ff ff90 	bl	8001e84 <NVIC_EncodePriority>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff5f 	bl	8001e30 <__NVIC_SetPriority>
}
 8001f72:	bf00      	nop
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4603      	mov	r3, r0
 8001f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff35 	bl	8001df8 <__NVIC_EnableIRQ>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff ffa2 	bl	8001ee8 <SysTick_Config>
 8001fa4:	4603      	mov	r3, r0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e043      	b.n	800204e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	4b22      	ldr	r3, [pc, #136]	; (8002058 <HAL_DMA_Init+0xa8>)
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a22      	ldr	r2, [pc, #136]	; (800205c <HAL_DMA_Init+0xac>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	009a      	lsls	r2, r3, #2
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a1f      	ldr	r2, [pc, #124]	; (8002060 <HAL_DMA_Init+0xb0>)
 8001fe2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ffa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ffe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002008:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002014:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002020:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	4313      	orrs	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	bffdfff8 	.word	0xbffdfff8
 800205c:	cccccccd 	.word	0xcccccccd
 8002060:	40020000 	.word	0x40020000

08002064 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f893 3020 	ldrb.w	r3, [r3, #32]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_DMA_Start_IT+0x20>
 8002080:	2302      	movs	r3, #2
 8002082:	e04b      	b.n	800211c <HAL_DMA_Start_IT+0xb8>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b01      	cmp	r3, #1
 8002096:	d13a      	bne.n	800210e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2202      	movs	r2, #2
 800209c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0201 	bic.w	r2, r2, #1
 80020b4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 f9eb 	bl	8002498 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d008      	beq.n	80020dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f042 020e 	orr.w	r2, r2, #14
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	e00f      	b.n	80020fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0204 	bic.w	r2, r2, #4
 80020ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 020a 	orr.w	r2, r2, #10
 80020fa:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	e005      	b.n	800211a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002116:	2302      	movs	r3, #2
 8002118:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800211a:	7dfb      	ldrb	r3, [r7, #23]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d008      	beq.n	800214e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2204      	movs	r2, #4
 8002140:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e020      	b.n	8002190 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 020e 	bic.w	r2, r2, #14
 800215c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 0201 	bic.w	r2, r2, #1
 800216c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002176:	2101      	movs	r1, #1
 8002178:	fa01 f202 	lsl.w	r2, r1, r2
 800217c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
	...

0800219c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d005      	beq.n	80021c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2204      	movs	r2, #4
 80021b8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	e051      	b.n	8002264 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 020e 	bic.w	r2, r2, #14
 80021ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0201 	bic.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a22      	ldr	r2, [pc, #136]	; (8002270 <HAL_DMA_Abort_IT+0xd4>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d029      	beq.n	800223e <HAL_DMA_Abort_IT+0xa2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a21      	ldr	r2, [pc, #132]	; (8002274 <HAL_DMA_Abort_IT+0xd8>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d022      	beq.n	800223a <HAL_DMA_Abort_IT+0x9e>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1f      	ldr	r2, [pc, #124]	; (8002278 <HAL_DMA_Abort_IT+0xdc>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d01a      	beq.n	8002234 <HAL_DMA_Abort_IT+0x98>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a1e      	ldr	r2, [pc, #120]	; (800227c <HAL_DMA_Abort_IT+0xe0>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d012      	beq.n	800222e <HAL_DMA_Abort_IT+0x92>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a1c      	ldr	r2, [pc, #112]	; (8002280 <HAL_DMA_Abort_IT+0xe4>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00a      	beq.n	8002228 <HAL_DMA_Abort_IT+0x8c>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a1b      	ldr	r2, [pc, #108]	; (8002284 <HAL_DMA_Abort_IT+0xe8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d102      	bne.n	8002222 <HAL_DMA_Abort_IT+0x86>
 800221c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002220:	e00e      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 8002222:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002226:	e00b      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 8002228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800222c:	e008      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 800222e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002232:	e005      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 8002234:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002238:	e002      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 800223a:	2310      	movs	r3, #16
 800223c:	e000      	b.n	8002240 <HAL_DMA_Abort_IT+0xa4>
 800223e:	2301      	movs	r3, #1
 8002240:	4a11      	ldr	r2, [pc, #68]	; (8002288 <HAL_DMA_Abort_IT+0xec>)
 8002242:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	4798      	blx	r3
    } 
  }
  return status;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40020008 	.word	0x40020008
 8002274:	4002001c 	.word	0x4002001c
 8002278:	40020030 	.word	0x40020030
 800227c:	40020044 	.word	0x40020044
 8002280:	40020058 	.word	0x40020058
 8002284:	4002006c 	.word	0x4002006c
 8002288:	40020000 	.word	0x40020000

0800228c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	2204      	movs	r2, #4
 80022aa:	409a      	lsls	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d04f      	beq.n	8002354 <HAL_DMA_IRQHandler+0xc8>
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d04a      	beq.n	8002354 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0320 	and.w	r3, r3, #32
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d107      	bne.n	80022dc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0204 	bic.w	r2, r2, #4
 80022da:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a66      	ldr	r2, [pc, #408]	; (800247c <HAL_DMA_IRQHandler+0x1f0>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d029      	beq.n	800233a <HAL_DMA_IRQHandler+0xae>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a65      	ldr	r2, [pc, #404]	; (8002480 <HAL_DMA_IRQHandler+0x1f4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d022      	beq.n	8002336 <HAL_DMA_IRQHandler+0xaa>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a63      	ldr	r2, [pc, #396]	; (8002484 <HAL_DMA_IRQHandler+0x1f8>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d01a      	beq.n	8002330 <HAL_DMA_IRQHandler+0xa4>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a62      	ldr	r2, [pc, #392]	; (8002488 <HAL_DMA_IRQHandler+0x1fc>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d012      	beq.n	800232a <HAL_DMA_IRQHandler+0x9e>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a60      	ldr	r2, [pc, #384]	; (800248c <HAL_DMA_IRQHandler+0x200>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00a      	beq.n	8002324 <HAL_DMA_IRQHandler+0x98>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a5f      	ldr	r2, [pc, #380]	; (8002490 <HAL_DMA_IRQHandler+0x204>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d102      	bne.n	800231e <HAL_DMA_IRQHandler+0x92>
 8002318:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800231c:	e00e      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 800231e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002322:	e00b      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 8002324:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002328:	e008      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 800232a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800232e:	e005      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 8002330:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002334:	e002      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 8002336:	2340      	movs	r3, #64	; 0x40
 8002338:	e000      	b.n	800233c <HAL_DMA_IRQHandler+0xb0>
 800233a:	2304      	movs	r3, #4
 800233c:	4a55      	ldr	r2, [pc, #340]	; (8002494 <HAL_DMA_IRQHandler+0x208>)
 800233e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 8094 	beq.w	8002472 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002352:	e08e      	b.n	8002472 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	2202      	movs	r2, #2
 800235a:	409a      	lsls	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d056      	beq.n	8002412 <HAL_DMA_IRQHandler+0x186>
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d051      	beq.n	8002412 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0320 	and.w	r3, r3, #32
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10b      	bne.n	8002394 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 020a 	bic.w	r2, r2, #10
 800238a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a38      	ldr	r2, [pc, #224]	; (800247c <HAL_DMA_IRQHandler+0x1f0>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d029      	beq.n	80023f2 <HAL_DMA_IRQHandler+0x166>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a37      	ldr	r2, [pc, #220]	; (8002480 <HAL_DMA_IRQHandler+0x1f4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d022      	beq.n	80023ee <HAL_DMA_IRQHandler+0x162>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a35      	ldr	r2, [pc, #212]	; (8002484 <HAL_DMA_IRQHandler+0x1f8>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d01a      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x15c>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a34      	ldr	r2, [pc, #208]	; (8002488 <HAL_DMA_IRQHandler+0x1fc>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d012      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x156>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a32      	ldr	r2, [pc, #200]	; (800248c <HAL_DMA_IRQHandler+0x200>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00a      	beq.n	80023dc <HAL_DMA_IRQHandler+0x150>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a31      	ldr	r2, [pc, #196]	; (8002490 <HAL_DMA_IRQHandler+0x204>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d102      	bne.n	80023d6 <HAL_DMA_IRQHandler+0x14a>
 80023d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023d4:	e00e      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023da:	e00b      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e0:	e008      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e6:	e005      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ec:	e002      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023ee:	2320      	movs	r3, #32
 80023f0:	e000      	b.n	80023f4 <HAL_DMA_IRQHandler+0x168>
 80023f2:	2302      	movs	r3, #2
 80023f4:	4a27      	ldr	r2, [pc, #156]	; (8002494 <HAL_DMA_IRQHandler+0x208>)
 80023f6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002404:	2b00      	cmp	r3, #0
 8002406:	d034      	beq.n	8002472 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002410:	e02f      	b.n	8002472 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	2208      	movs	r2, #8
 8002418:	409a      	lsls	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	4013      	ands	r3, r2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d028      	beq.n	8002474 <HAL_DMA_IRQHandler+0x1e8>
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	2b00      	cmp	r3, #0
 800242a:	d023      	beq.n	8002474 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 020e 	bic.w	r2, r2, #14
 800243a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	2101      	movs	r1, #1
 8002446:	fa01 f202 	lsl.w	r2, r1, r2
 800244a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2201      	movs	r2, #1
 8002456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	2b00      	cmp	r3, #0
 8002468:	d004      	beq.n	8002474 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	4798      	blx	r3
    }
  }
  return;
 8002472:	bf00      	nop
 8002474:	bf00      	nop
}
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40020008 	.word	0x40020008
 8002480:	4002001c 	.word	0x4002001c
 8002484:	40020030 	.word	0x40020030
 8002488:	40020044 	.word	0x40020044
 800248c:	40020058 	.word	0x40020058
 8002490:	4002006c 	.word	0x4002006c
 8002494:	40020000 	.word	0x40020000

08002498 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ae:	2101      	movs	r1, #1
 80024b0:	fa01 f202 	lsl.w	r2, r1, r2
 80024b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b10      	cmp	r3, #16
 80024c4:	d108      	bne.n	80024d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024d6:	e007      	b.n	80024e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	60da      	str	r2, [r3, #12]
}
 80024e8:	bf00      	nop
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
	...

080024f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b08b      	sub	sp, #44	; 0x2c
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002502:	2300      	movs	r3, #0
 8002504:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002506:	e169      	b.n	80027dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002508:	2201      	movs	r2, #1
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	429a      	cmp	r2, r3
 8002522:	f040 8158 	bne.w	80027d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	4a9a      	ldr	r2, [pc, #616]	; (8002794 <HAL_GPIO_Init+0x2a0>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d05e      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
 8002530:	4a98      	ldr	r2, [pc, #608]	; (8002794 <HAL_GPIO_Init+0x2a0>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d875      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 8002536:	4a98      	ldr	r2, [pc, #608]	; (8002798 <HAL_GPIO_Init+0x2a4>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d058      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
 800253c:	4a96      	ldr	r2, [pc, #600]	; (8002798 <HAL_GPIO_Init+0x2a4>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d86f      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 8002542:	4a96      	ldr	r2, [pc, #600]	; (800279c <HAL_GPIO_Init+0x2a8>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d052      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
 8002548:	4a94      	ldr	r2, [pc, #592]	; (800279c <HAL_GPIO_Init+0x2a8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d869      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 800254e:	4a94      	ldr	r2, [pc, #592]	; (80027a0 <HAL_GPIO_Init+0x2ac>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d04c      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
 8002554:	4a92      	ldr	r2, [pc, #584]	; (80027a0 <HAL_GPIO_Init+0x2ac>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d863      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 800255a:	4a92      	ldr	r2, [pc, #584]	; (80027a4 <HAL_GPIO_Init+0x2b0>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d046      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
 8002560:	4a90      	ldr	r2, [pc, #576]	; (80027a4 <HAL_GPIO_Init+0x2b0>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d85d      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 8002566:	2b12      	cmp	r3, #18
 8002568:	d82a      	bhi.n	80025c0 <HAL_GPIO_Init+0xcc>
 800256a:	2b12      	cmp	r3, #18
 800256c:	d859      	bhi.n	8002622 <HAL_GPIO_Init+0x12e>
 800256e:	a201      	add	r2, pc, #4	; (adr r2, 8002574 <HAL_GPIO_Init+0x80>)
 8002570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002574:	080025ef 	.word	0x080025ef
 8002578:	080025c9 	.word	0x080025c9
 800257c:	080025db 	.word	0x080025db
 8002580:	0800261d 	.word	0x0800261d
 8002584:	08002623 	.word	0x08002623
 8002588:	08002623 	.word	0x08002623
 800258c:	08002623 	.word	0x08002623
 8002590:	08002623 	.word	0x08002623
 8002594:	08002623 	.word	0x08002623
 8002598:	08002623 	.word	0x08002623
 800259c:	08002623 	.word	0x08002623
 80025a0:	08002623 	.word	0x08002623
 80025a4:	08002623 	.word	0x08002623
 80025a8:	08002623 	.word	0x08002623
 80025ac:	08002623 	.word	0x08002623
 80025b0:	08002623 	.word	0x08002623
 80025b4:	08002623 	.word	0x08002623
 80025b8:	080025d1 	.word	0x080025d1
 80025bc:	080025e5 	.word	0x080025e5
 80025c0:	4a79      	ldr	r2, [pc, #484]	; (80027a8 <HAL_GPIO_Init+0x2b4>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d013      	beq.n	80025ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025c6:	e02c      	b.n	8002622 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	623b      	str	r3, [r7, #32]
          break;
 80025ce:	e029      	b.n	8002624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	3304      	adds	r3, #4
 80025d6:	623b      	str	r3, [r7, #32]
          break;
 80025d8:	e024      	b.n	8002624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	3308      	adds	r3, #8
 80025e0:	623b      	str	r3, [r7, #32]
          break;
 80025e2:	e01f      	b.n	8002624 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	330c      	adds	r3, #12
 80025ea:	623b      	str	r3, [r7, #32]
          break;
 80025ec:	e01a      	b.n	8002624 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d102      	bne.n	80025fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025f6:	2304      	movs	r3, #4
 80025f8:	623b      	str	r3, [r7, #32]
          break;
 80025fa:	e013      	b.n	8002624 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d105      	bne.n	8002610 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002604:	2308      	movs	r3, #8
 8002606:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69fa      	ldr	r2, [r7, #28]
 800260c:	611a      	str	r2, [r3, #16]
          break;
 800260e:	e009      	b.n	8002624 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002610:	2308      	movs	r3, #8
 8002612:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	615a      	str	r2, [r3, #20]
          break;
 800261a:	e003      	b.n	8002624 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800261c:	2300      	movs	r3, #0
 800261e:	623b      	str	r3, [r7, #32]
          break;
 8002620:	e000      	b.n	8002624 <HAL_GPIO_Init+0x130>
          break;
 8002622:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2bff      	cmp	r3, #255	; 0xff
 8002628:	d801      	bhi.n	800262e <HAL_GPIO_Init+0x13a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	e001      	b.n	8002632 <HAL_GPIO_Init+0x13e>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3304      	adds	r3, #4
 8002632:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	2bff      	cmp	r3, #255	; 0xff
 8002638:	d802      	bhi.n	8002640 <HAL_GPIO_Init+0x14c>
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	e002      	b.n	8002646 <HAL_GPIO_Init+0x152>
 8002640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002642:	3b08      	subs	r3, #8
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	210f      	movs	r1, #15
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	fa01 f303 	lsl.w	r3, r1, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	401a      	ands	r2, r3
 8002658:	6a39      	ldr	r1, [r7, #32]
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	fa01 f303 	lsl.w	r3, r1, r3
 8002660:	431a      	orrs	r2, r3
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 80b1 	beq.w	80027d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002674:	4b4d      	ldr	r3, [pc, #308]	; (80027ac <HAL_GPIO_Init+0x2b8>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	4a4c      	ldr	r2, [pc, #304]	; (80027ac <HAL_GPIO_Init+0x2b8>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	6193      	str	r3, [r2, #24]
 8002680:	4b4a      	ldr	r3, [pc, #296]	; (80027ac <HAL_GPIO_Init+0x2b8>)
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800268c:	4a48      	ldr	r2, [pc, #288]	; (80027b0 <HAL_GPIO_Init+0x2bc>)
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	089b      	lsrs	r3, r3, #2
 8002692:	3302      	adds	r3, #2
 8002694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002698:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	220f      	movs	r2, #15
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	4013      	ands	r3, r2
 80026ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a40      	ldr	r2, [pc, #256]	; (80027b4 <HAL_GPIO_Init+0x2c0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d013      	beq.n	80026e0 <HAL_GPIO_Init+0x1ec>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a3f      	ldr	r2, [pc, #252]	; (80027b8 <HAL_GPIO_Init+0x2c4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d00d      	beq.n	80026dc <HAL_GPIO_Init+0x1e8>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a3e      	ldr	r2, [pc, #248]	; (80027bc <HAL_GPIO_Init+0x2c8>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d007      	beq.n	80026d8 <HAL_GPIO_Init+0x1e4>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a3d      	ldr	r2, [pc, #244]	; (80027c0 <HAL_GPIO_Init+0x2cc>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d101      	bne.n	80026d4 <HAL_GPIO_Init+0x1e0>
 80026d0:	2303      	movs	r3, #3
 80026d2:	e006      	b.n	80026e2 <HAL_GPIO_Init+0x1ee>
 80026d4:	2304      	movs	r3, #4
 80026d6:	e004      	b.n	80026e2 <HAL_GPIO_Init+0x1ee>
 80026d8:	2302      	movs	r3, #2
 80026da:	e002      	b.n	80026e2 <HAL_GPIO_Init+0x1ee>
 80026dc:	2301      	movs	r3, #1
 80026de:	e000      	b.n	80026e2 <HAL_GPIO_Init+0x1ee>
 80026e0:	2300      	movs	r3, #0
 80026e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e4:	f002 0203 	and.w	r2, r2, #3
 80026e8:	0092      	lsls	r2, r2, #2
 80026ea:	4093      	lsls	r3, r2
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026f2:	492f      	ldr	r1, [pc, #188]	; (80027b0 <HAL_GPIO_Init+0x2bc>)
 80026f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f6:	089b      	lsrs	r3, r3, #2
 80026f8:	3302      	adds	r3, #2
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d006      	beq.n	800271a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800270c:	4b2d      	ldr	r3, [pc, #180]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	492c      	ldr	r1, [pc, #176]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	608b      	str	r3, [r1, #8]
 8002718:	e006      	b.n	8002728 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800271a:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	43db      	mvns	r3, r3
 8002722:	4928      	ldr	r1, [pc, #160]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002724:	4013      	ands	r3, r2
 8002726:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d006      	beq.n	8002742 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002734:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	4922      	ldr	r1, [pc, #136]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
 8002740:	e006      	b.n	8002750 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	43db      	mvns	r3, r3
 800274a:	491e      	ldr	r1, [pc, #120]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800274c:	4013      	ands	r3, r2
 800274e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d006      	beq.n	800276a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	4918      	ldr	r1, [pc, #96]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
 8002768:	e006      	b.n	8002778 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800276a:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	43db      	mvns	r3, r3
 8002772:	4914      	ldr	r1, [pc, #80]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002774:	4013      	ands	r3, r2
 8002776:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d021      	beq.n	80027c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002784:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	490e      	ldr	r1, [pc, #56]	; (80027c4 <HAL_GPIO_Init+0x2d0>)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
 8002790:	e021      	b.n	80027d6 <HAL_GPIO_Init+0x2e2>
 8002792:	bf00      	nop
 8002794:	10320000 	.word	0x10320000
 8002798:	10310000 	.word	0x10310000
 800279c:	10220000 	.word	0x10220000
 80027a0:	10210000 	.word	0x10210000
 80027a4:	10120000 	.word	0x10120000
 80027a8:	10110000 	.word	0x10110000
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40010000 	.word	0x40010000
 80027b4:	40010800 	.word	0x40010800
 80027b8:	40010c00 	.word	0x40010c00
 80027bc:	40011000 	.word	0x40011000
 80027c0:	40011400 	.word	0x40011400
 80027c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027c8:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <HAL_GPIO_Init+0x304>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	43db      	mvns	r3, r3
 80027d0:	4909      	ldr	r1, [pc, #36]	; (80027f8 <HAL_GPIO_Init+0x304>)
 80027d2:	4013      	ands	r3, r2
 80027d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	3301      	adds	r3, #1
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	fa22 f303 	lsr.w	r3, r2, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f47f ae8e 	bne.w	8002508 <HAL_GPIO_Init+0x14>
  }
}
 80027ec:	bf00      	nop
 80027ee:	bf00      	nop
 80027f0:	372c      	adds	r7, #44	; 0x2c
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr
 80027f8:	40010400 	.word	0x40010400

080027fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	460b      	mov	r3, r1
 8002806:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	887b      	ldrh	r3, [r7, #2]
 800280e:	4013      	ands	r3, r2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002814:	2301      	movs	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
 8002818:	e001      	b.n	800281e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800281a:	2300      	movs	r3, #0
 800281c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	460b      	mov	r3, r1
 8002834:	807b      	strh	r3, [r7, #2]
 8002836:	4613      	mov	r3, r2
 8002838:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800283a:	787b      	ldrb	r3, [r7, #1]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002840:	887a      	ldrh	r2, [r7, #2]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002846:	e003      	b.n	8002850 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002848:	887b      	ldrh	r3, [r7, #2]
 800284a:	041a      	lsls	r2, r3, #16
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	611a      	str	r2, [r3, #16]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
	...

0800285c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002866:	4b08      	ldr	r3, [pc, #32]	; (8002888 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002868:	695a      	ldr	r2, [r3, #20]
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	4013      	ands	r3, r2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d006      	beq.n	8002880 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002872:	4a05      	ldr	r2, [pc, #20]	; (8002888 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002874:	88fb      	ldrh	r3, [r7, #6]
 8002876:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002878:	88fb      	ldrh	r3, [r7, #6]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe fea4 	bl	80015c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40010400 	.word	0x40010400

0800288c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e12b      	b.n	8002af6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7fe ff6c 	bl	8001790 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2224      	movs	r2, #36	; 0x24
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 0201 	bic.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028f0:	f001 f960 	bl	8003bb4 <HAL_RCC_GetPCLK1Freq>
 80028f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4a81      	ldr	r2, [pc, #516]	; (8002b00 <HAL_I2C_Init+0x274>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d807      	bhi.n	8002910 <HAL_I2C_Init+0x84>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a80      	ldr	r2, [pc, #512]	; (8002b04 <HAL_I2C_Init+0x278>)
 8002904:	4293      	cmp	r3, r2
 8002906:	bf94      	ite	ls
 8002908:	2301      	movls	r3, #1
 800290a:	2300      	movhi	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	e006      	b.n	800291e <HAL_I2C_Init+0x92>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4a7d      	ldr	r2, [pc, #500]	; (8002b08 <HAL_I2C_Init+0x27c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	bf94      	ite	ls
 8002918:	2301      	movls	r3, #1
 800291a:	2300      	movhi	r3, #0
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e0e7      	b.n	8002af6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a78      	ldr	r2, [pc, #480]	; (8002b0c <HAL_I2C_Init+0x280>)
 800292a:	fba2 2303 	umull	r2, r3, r2, r3
 800292e:	0c9b      	lsrs	r3, r3, #18
 8002930:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	430a      	orrs	r2, r1
 8002944:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	4a6a      	ldr	r2, [pc, #424]	; (8002b00 <HAL_I2C_Init+0x274>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d802      	bhi.n	8002960 <HAL_I2C_Init+0xd4>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	3301      	adds	r3, #1
 800295e:	e009      	b.n	8002974 <HAL_I2C_Init+0xe8>
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002966:	fb02 f303 	mul.w	r3, r2, r3
 800296a:	4a69      	ldr	r2, [pc, #420]	; (8002b10 <HAL_I2C_Init+0x284>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	099b      	lsrs	r3, r3, #6
 8002972:	3301      	adds	r3, #1
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6812      	ldr	r2, [r2, #0]
 8002978:	430b      	orrs	r3, r1
 800297a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002986:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	495c      	ldr	r1, [pc, #368]	; (8002b00 <HAL_I2C_Init+0x274>)
 8002990:	428b      	cmp	r3, r1
 8002992:	d819      	bhi.n	80029c8 <HAL_I2C_Init+0x13c>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1e59      	subs	r1, r3, #1
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	fbb1 f3f3 	udiv	r3, r1, r3
 80029a2:	1c59      	adds	r1, r3, #1
 80029a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80029a8:	400b      	ands	r3, r1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00a      	beq.n	80029c4 <HAL_I2C_Init+0x138>
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1e59      	subs	r1, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80029bc:	3301      	adds	r3, #1
 80029be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029c2:	e051      	b.n	8002a68 <HAL_I2C_Init+0x1dc>
 80029c4:	2304      	movs	r3, #4
 80029c6:	e04f      	b.n	8002a68 <HAL_I2C_Init+0x1dc>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d111      	bne.n	80029f4 <HAL_I2C_Init+0x168>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	1e58      	subs	r0, r3, #1
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6859      	ldr	r1, [r3, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	440b      	add	r3, r1
 80029de:	fbb0 f3f3 	udiv	r3, r0, r3
 80029e2:	3301      	adds	r3, #1
 80029e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf0c      	ite	eq
 80029ec:	2301      	moveq	r3, #1
 80029ee:	2300      	movne	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	e012      	b.n	8002a1a <HAL_I2C_Init+0x18e>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1e58      	subs	r0, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6859      	ldr	r1, [r3, #4]
 80029fc:	460b      	mov	r3, r1
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	0099      	lsls	r1, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	bf0c      	ite	eq
 8002a14:	2301      	moveq	r3, #1
 8002a16:	2300      	movne	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_I2C_Init+0x196>
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e022      	b.n	8002a68 <HAL_I2C_Init+0x1dc>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10e      	bne.n	8002a48 <HAL_I2C_Init+0x1bc>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1e58      	subs	r0, r3, #1
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6859      	ldr	r1, [r3, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	440b      	add	r3, r1
 8002a38:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a46:	e00f      	b.n	8002a68 <HAL_I2C_Init+0x1dc>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	1e58      	subs	r0, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6859      	ldr	r1, [r3, #4]
 8002a50:	460b      	mov	r3, r1
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	0099      	lsls	r1, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a5e:	3301      	adds	r3, #1
 8002a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	6809      	ldr	r1, [r1, #0]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69da      	ldr	r2, [r3, #28]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6911      	ldr	r1, [r2, #16]
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	68d2      	ldr	r2, [r2, #12]
 8002aa2:	4311      	orrs	r1, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695a      	ldr	r2, [r3, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	000186a0 	.word	0x000186a0
 8002b04:	001e847f 	.word	0x001e847f
 8002b08:	003d08ff 	.word	0x003d08ff
 8002b0c:	431bde83 	.word	0x431bde83
 8002b10:	10624dd3 	.word	0x10624dd3

08002b14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af02      	add	r7, sp, #8
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	460b      	mov	r3, r1
 8002b22:	817b      	strh	r3, [r7, #10]
 8002b24:	4613      	mov	r3, r2
 8002b26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b28:	f7ff f906 	bl	8001d38 <HAL_GetTick>
 8002b2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	f040 80e0 	bne.w	8002cfc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	2319      	movs	r3, #25
 8002b42:	2201      	movs	r2, #1
 8002b44:	4970      	ldr	r1, [pc, #448]	; (8002d08 <HAL_I2C_Master_Transmit+0x1f4>)
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 fa92 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
 8002b54:	e0d3      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d101      	bne.n	8002b64 <HAL_I2C_Master_Transmit+0x50>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e0cc      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d007      	beq.n	8002b8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f042 0201 	orr.w	r2, r2, #1
 8002b88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2221      	movs	r2, #33	; 0x21
 8002b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2210      	movs	r2, #16
 8002ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	893a      	ldrh	r2, [r7, #8]
 8002bba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	4a50      	ldr	r2, [pc, #320]	; (8002d0c <HAL_I2C_Master_Transmit+0x1f8>)
 8002bca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002bcc:	8979      	ldrh	r1, [r7, #10]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	6a3a      	ldr	r2, [r7, #32]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 f9ca 	bl	8002f6c <I2C_MasterRequestWrite>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e08d      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002be2:	2300      	movs	r3, #0
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	613b      	str	r3, [r7, #16]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bf8:	e066      	b.n	8002cc8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	6a39      	ldr	r1, [r7, #32]
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fb50 	bl	80032a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00d      	beq.n	8002c26 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d107      	bne.n	8002c22 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e06b      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	3b01      	subs	r3, #1
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d11b      	bne.n	8002c9c <HAL_I2C_Master_Transmit+0x188>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d017      	beq.n	8002c9c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c94:	3b01      	subs	r3, #1
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	6a39      	ldr	r1, [r7, #32]
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fb47 	bl	8003334 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00d      	beq.n	8002cc8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d107      	bne.n	8002cc4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cc2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e01a      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d194      	bne.n	8002bfa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	e000      	b.n	8002cfe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	00100002 	.word	0x00100002
 8002d0c:	ffff0000 	.word	0xffff0000

08002d10 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	; 0x28
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	607a      	str	r2, [r7, #4]
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d20:	f7ff f80a 	bl	8001d38 <HAL_GetTick>
 8002d24:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b20      	cmp	r3, #32
 8002d34:	f040 8111 	bne.w	8002f5a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	2319      	movs	r3, #25
 8002d3e:	2201      	movs	r2, #1
 8002d40:	4988      	ldr	r1, [pc, #544]	; (8002f64 <HAL_I2C_IsDeviceReady+0x254>)
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 f994 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e104      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_I2C_IsDeviceReady+0x50>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e0fd      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d007      	beq.n	8002d86 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f042 0201 	orr.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d94:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2224      	movs	r2, #36	; 0x24
 8002d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a70      	ldr	r2, [pc, #448]	; (8002f68 <HAL_I2C_IsDeviceReady+0x258>)
 8002da8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002db8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 f952 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00d      	beq.n	8002dee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ddc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002de0:	d103      	bne.n	8002dea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002de8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e0b6      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dee:	897b      	ldrh	r3, [r7, #10]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dfc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002dfe:	f7fe ff9b 	bl	8001d38 <HAL_GetTick>
 8002e02:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	bf0c      	ite	eq
 8002e12:	2301      	moveq	r3, #1
 8002e14:	2300      	movne	r3, #0
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695b      	ldr	r3, [r3, #20]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e28:	bf0c      	ite	eq
 8002e2a:	2301      	moveq	r3, #1
 8002e2c:	2300      	movne	r3, #0
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e32:	e025      	b.n	8002e80 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e34:	f7fe ff80 	bl	8001d38 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d302      	bcc.n	8002e4a <HAL_I2C_IsDeviceReady+0x13a>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d103      	bne.n	8002e52 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	22a0      	movs	r2, #160	; 0xa0
 8002e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	695b      	ldr	r3, [r3, #20]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	bf0c      	ite	eq
 8002e60:	2301      	moveq	r3, #1
 8002e62:	2300      	movne	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e76:	bf0c      	ite	eq
 8002e78:	2301      	moveq	r3, #1
 8002e7a:	2300      	movne	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2ba0      	cmp	r3, #160	; 0xa0
 8002e8a:	d005      	beq.n	8002e98 <HAL_I2C_IsDeviceReady+0x188>
 8002e8c:	7dfb      	ldrb	r3, [r7, #23]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d102      	bne.n	8002e98 <HAL_I2C_IsDeviceReady+0x188>
 8002e92:	7dbb      	ldrb	r3, [r7, #22]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0cd      	beq.n	8002e34 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d129      	bne.n	8002f02 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ebc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	613b      	str	r3, [r7, #16]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	613b      	str	r3, [r7, #16]
 8002ed2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2319      	movs	r3, #25
 8002eda:	2201      	movs	r2, #1
 8002edc:	4921      	ldr	r1, [pc, #132]	; (8002f64 <HAL_I2C_IsDeviceReady+0x254>)
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f8c6 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e036      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e02c      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f10:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f1a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	2319      	movs	r3, #25
 8002f22:	2201      	movs	r2, #1
 8002f24:	490f      	ldr	r1, [pc, #60]	; (8002f64 <HAL_I2C_IsDeviceReady+0x254>)
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f8a2 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e012      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	f4ff af32 	bcc.w	8002daa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e000      	b.n	8002f5c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
  }
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3720      	adds	r7, #32
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	00100002 	.word	0x00100002
 8002f68:	ffff0000 	.word	0xffff0000

08002f6c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b088      	sub	sp, #32
 8002f70:	af02      	add	r7, sp, #8
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	607a      	str	r2, [r7, #4]
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f80:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d006      	beq.n	8002f96 <I2C_MasterRequestWrite+0x2a>
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d003      	beq.n	8002f96 <I2C_MasterRequestWrite+0x2a>
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f94:	d108      	bne.n	8002fa8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	e00b      	b.n	8002fc0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fac:	2b12      	cmp	r3, #18
 8002fae:	d107      	bne.n	8002fc0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 f84f 	bl	8003070 <I2C_WaitOnFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00d      	beq.n	8002ff4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fe6:	d103      	bne.n	8002ff0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e035      	b.n	8003060 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ffc:	d108      	bne.n	8003010 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ffe:	897b      	ldrh	r3, [r7, #10]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	461a      	mov	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800300c:	611a      	str	r2, [r3, #16]
 800300e:	e01b      	b.n	8003048 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003010:	897b      	ldrh	r3, [r7, #10]
 8003012:	11db      	asrs	r3, r3, #7
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f003 0306 	and.w	r3, r3, #6
 800301a:	b2db      	uxtb	r3, r3
 800301c:	f063 030f 	orn	r3, r3, #15
 8003020:	b2da      	uxtb	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	490e      	ldr	r1, [pc, #56]	; (8003068 <I2C_MasterRequestWrite+0xfc>)
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 f898 	bl	8003164 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e010      	b.n	8003060 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800303e:	897b      	ldrh	r3, [r7, #10]
 8003040:	b2da      	uxtb	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	4907      	ldr	r1, [pc, #28]	; (800306c <I2C_MasterRequestWrite+0x100>)
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 f888 	bl	8003164 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	00010008 	.word	0x00010008
 800306c:	00010002 	.word	0x00010002

08003070 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003080:	e048      	b.n	8003114 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003088:	d044      	beq.n	8003114 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308a:	f7fe fe55 	bl	8001d38 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d302      	bcc.n	80030a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d139      	bne.n	8003114 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	0c1b      	lsrs	r3, r3, #16
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d10d      	bne.n	80030c6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	43da      	mvns	r2, r3
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	4013      	ands	r3, r2
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bf0c      	ite	eq
 80030bc:	2301      	moveq	r3, #1
 80030be:	2300      	movne	r3, #0
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	e00c      	b.n	80030e0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	43da      	mvns	r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	4013      	ands	r3, r2
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	bf0c      	ite	eq
 80030d8:	2301      	moveq	r3, #1
 80030da:	2300      	movne	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	461a      	mov	r2, r3
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d116      	bne.n	8003114 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e023      	b.n	800315c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	0c1b      	lsrs	r3, r3, #16
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b01      	cmp	r3, #1
 800311c:	d10d      	bne.n	800313a <I2C_WaitOnFlagUntilTimeout+0xca>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	43da      	mvns	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4013      	ands	r3, r2
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	e00c      	b.n	8003154 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	43da      	mvns	r2, r3
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	4013      	ands	r3, r2
 8003146:	b29b      	uxth	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	bf0c      	ite	eq
 800314c:	2301      	moveq	r3, #1
 800314e:	2300      	movne	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	79fb      	ldrb	r3, [r7, #7]
 8003156:	429a      	cmp	r2, r3
 8003158:	d093      	beq.n	8003082 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
 8003170:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003172:	e071      	b.n	8003258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800317e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003182:	d123      	bne.n	80031cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003192:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800319c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	f043 0204 	orr.w	r2, r3, #4
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e067      	b.n	800329c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d2:	d041      	beq.n	8003258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d4:	f7fe fdb0 	bl	8001d38 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d302      	bcc.n	80031ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d136      	bne.n	8003258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	0c1b      	lsrs	r3, r3, #16
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d10c      	bne.n	800320e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	43da      	mvns	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	4013      	ands	r3, r2
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	bf14      	ite	ne
 8003206:	2301      	movne	r3, #1
 8003208:	2300      	moveq	r3, #0
 800320a:	b2db      	uxtb	r3, r3
 800320c:	e00b      	b.n	8003226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	43da      	mvns	r2, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4013      	ands	r3, r2
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf14      	ite	ne
 8003220:	2301      	movne	r3, #1
 8003222:	2300      	moveq	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d016      	beq.n	8003258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	f043 0220 	orr.w	r2, r3, #32
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e021      	b.n	800329c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	0c1b      	lsrs	r3, r3, #16
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d10c      	bne.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	43da      	mvns	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	b29b      	uxth	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf14      	ite	ne
 8003274:	2301      	movne	r3, #1
 8003276:	2300      	moveq	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	e00b      	b.n	8003294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	43da      	mvns	r2, r3
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4013      	ands	r3, r2
 8003288:	b29b      	uxth	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	f47f af6d 	bne.w	8003174 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b0:	e034      	b.n	800331c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f886 	bl	80033c4 <I2C_IsAcknowledgeFailed>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e034      	b.n	800332c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c8:	d028      	beq.n	800331c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ca:	f7fe fd35 	bl	8001d38 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d302      	bcc.n	80032e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d11d      	bne.n	800331c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ea:	2b80      	cmp	r3, #128	; 0x80
 80032ec:	d016      	beq.n	800331c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	f043 0220 	orr.w	r2, r3, #32
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e007      	b.n	800332c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003326:	2b80      	cmp	r3, #128	; 0x80
 8003328:	d1c3      	bne.n	80032b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003340:	e034      	b.n	80033ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 f83e 	bl	80033c4 <I2C_IsAcknowledgeFailed>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e034      	b.n	80033bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003358:	d028      	beq.n	80033ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335a:	f7fe fced 	bl	8001d38 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	429a      	cmp	r2, r3
 8003368:	d302      	bcc.n	8003370 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d11d      	bne.n	80033ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b04      	cmp	r3, #4
 800337c:	d016      	beq.n	80033ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2220      	movs	r2, #32
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003398:	f043 0220 	orr.w	r2, r3, #32
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e007      	b.n	80033bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	f003 0304 	and.w	r3, r3, #4
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d1c3      	bne.n	8003342 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033da:	d11b      	bne.n	8003414 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2220      	movs	r2, #32
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003400:	f043 0204 	orr.w	r2, r3, #4
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	bc80      	pop	{r7}
 800341e:	4770      	bx	lr

08003420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e272      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8087 	beq.w	800354e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003440:	4b92      	ldr	r3, [pc, #584]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 030c 	and.w	r3, r3, #12
 8003448:	2b04      	cmp	r3, #4
 800344a:	d00c      	beq.n	8003466 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800344c:	4b8f      	ldr	r3, [pc, #572]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b08      	cmp	r3, #8
 8003456:	d112      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
 8003458:	4b8c      	ldr	r3, [pc, #560]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003464:	d10b      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003466:	4b89      	ldr	r3, [pc, #548]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d06c      	beq.n	800354c <HAL_RCC_OscConfig+0x12c>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d168      	bne.n	800354c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e24c      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x76>
 8003488:	4b80      	ldr	r3, [pc, #512]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a7f      	ldr	r2, [pc, #508]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	e02e      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0x98>
 800349e:	4b7b      	ldr	r3, [pc, #492]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a7a      	ldr	r2, [pc, #488]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b78      	ldr	r3, [pc, #480]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a77      	ldr	r2, [pc, #476]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e01d      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0xbc>
 80034c2:	4b72      	ldr	r3, [pc, #456]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a71      	ldr	r2, [pc, #452]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b6f      	ldr	r3, [pc, #444]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a6e      	ldr	r2, [pc, #440]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034dc:	4b6b      	ldr	r3, [pc, #428]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a6a      	ldr	r2, [pc, #424]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b68      	ldr	r3, [pc, #416]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a67      	ldr	r2, [pc, #412]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fe fc1c 	bl	8001d38 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7fe fc18 	bl	8001d38 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e200      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b5d      	ldr	r3, [pc, #372]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0xe4>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7fe fc08 	bl	8001d38 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800352c:	f7fe fc04 	bl	8001d38 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	; 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e1ec      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353e:	4b53      	ldr	r3, [pc, #332]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x10c>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d063      	beq.n	8003622 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355a:	4b4c      	ldr	r3, [pc, #304]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003566:	4b49      	ldr	r3, [pc, #292]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b08      	cmp	r3, #8
 8003570:	d11c      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
 8003572:	4b46      	ldr	r3, [pc, #280]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d116      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357e:	4b43      	ldr	r3, [pc, #268]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d001      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1c0      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003596:	4b3d      	ldr	r3, [pc, #244]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4939      	ldr	r1, [pc, #228]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d020      	beq.n	80035f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b4:	4b36      	ldr	r3, [pc, #216]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ba:	f7fe fbbd 	bl	8001d38 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c2:	f7fe fbb9 	bl	8001d38 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e1a1      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b2a      	ldr	r3, [pc, #168]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4927      	ldr	r1, [pc, #156]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
 80035f4:	e015      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b26      	ldr	r3, [pc, #152]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fe fb9c 	bl	8001d38 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003604:	f7fe fb98 	bl	8001d38 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e180      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03a      	beq.n	80036a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d019      	beq.n	800366a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003636:	4b17      	ldr	r3, [pc, #92]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800363c:	f7fe fb7c 	bl	8001d38 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7fe fb78 	bl	8001d38 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e160      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003662:	2001      	movs	r0, #1
 8003664:	f000 face 	bl	8003c04 <RCC_Delay>
 8003668:	e01c      	b.n	80036a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366a:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003670:	f7fe fb62 	bl	8001d38 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003676:	e00f      	b.n	8003698 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003678:	f7fe fb5e 	bl	8001d38 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d908      	bls.n	8003698 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e146      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
 8003690:	42420000 	.word	0x42420000
 8003694:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003698:	4b92      	ldr	r3, [pc, #584]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e9      	bne.n	8003678 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80a6 	beq.w	80037fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b2:	2300      	movs	r3, #0
 80036b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b6:	4b8b      	ldr	r3, [pc, #556]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c2:	4b88      	ldr	r3, [pc, #544]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	4a87      	ldr	r2, [pc, #540]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036cc:	61d3      	str	r3, [r2, #28]
 80036ce:	4b85      	ldr	r3, [pc, #532]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036da:	2301      	movs	r3, #1
 80036dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036de:	4b82      	ldr	r3, [pc, #520]	; (80038e8 <HAL_RCC_OscConfig+0x4c8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d118      	bne.n	800371c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ea:	4b7f      	ldr	r3, [pc, #508]	; (80038e8 <HAL_RCC_OscConfig+0x4c8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a7e      	ldr	r2, [pc, #504]	; (80038e8 <HAL_RCC_OscConfig+0x4c8>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f6:	f7fe fb1f 	bl	8001d38 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fe:	f7fe fb1b 	bl	8001d38 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b64      	cmp	r3, #100	; 0x64
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e103      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003710:	4b75      	ldr	r3, [pc, #468]	; (80038e8 <HAL_RCC_OscConfig+0x4c8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0f0      	beq.n	80036fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HAL_RCC_OscConfig+0x312>
 8003724:	4b6f      	ldr	r3, [pc, #444]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	4a6e      	ldr	r2, [pc, #440]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	6213      	str	r3, [r2, #32]
 8003730:	e02d      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_RCC_OscConfig+0x334>
 800373a:	4b6a      	ldr	r3, [pc, #424]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	4a69      	ldr	r2, [pc, #420]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	f023 0301 	bic.w	r3, r3, #1
 8003744:	6213      	str	r3, [r2, #32]
 8003746:	4b67      	ldr	r3, [pc, #412]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a66      	ldr	r2, [pc, #408]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	f023 0304 	bic.w	r3, r3, #4
 8003750:	6213      	str	r3, [r2, #32]
 8003752:	e01c      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b05      	cmp	r3, #5
 800375a:	d10c      	bne.n	8003776 <HAL_RCC_OscConfig+0x356>
 800375c:	4b61      	ldr	r3, [pc, #388]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	4a60      	ldr	r2, [pc, #384]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6213      	str	r3, [r2, #32]
 8003768:	4b5e      	ldr	r3, [pc, #376]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a5d      	ldr	r2, [pc, #372]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	e00b      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003776:	4b5b      	ldr	r3, [pc, #364]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	4a5a      	ldr	r2, [pc, #360]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	6213      	str	r3, [r2, #32]
 8003782:	4b58      	ldr	r3, [pc, #352]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4a57      	ldr	r2, [pc, #348]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d015      	beq.n	80037c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003796:	f7fe facf 	bl	8001d38 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379c:	e00a      	b.n	80037b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379e:	f7fe facb 	bl	8001d38 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e0b1      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	4b4b      	ldr	r3, [pc, #300]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <HAL_RCC_OscConfig+0x37e>
 80037c0:	e014      	b.n	80037ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c2:	f7fe fab9 	bl	8001d38 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7fe fab5 	bl	8001d38 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e09b      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e0:	4b40      	ldr	r3, [pc, #256]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ee      	bne.n	80037ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037ec:	7dfb      	ldrb	r3, [r7, #23]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d105      	bne.n	80037fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f2:	4b3c      	ldr	r3, [pc, #240]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4a3b      	ldr	r2, [pc, #236]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8087 	beq.w	8003916 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003808:	4b36      	ldr	r3, [pc, #216]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 030c 	and.w	r3, r3, #12
 8003810:	2b08      	cmp	r3, #8
 8003812:	d061      	beq.n	80038d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d146      	bne.n	80038aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381c:	4b33      	ldr	r3, [pc, #204]	; (80038ec <HAL_RCC_OscConfig+0x4cc>)
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7fe fa89 	bl	8001d38 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382a:	f7fe fa85 	bl	8001d38 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e06d      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800383c:	4b29      	ldr	r3, [pc, #164]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f0      	bne.n	800382a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003850:	d108      	bne.n	8003864 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003852:	4b24      	ldr	r3, [pc, #144]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	4921      	ldr	r1, [pc, #132]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003860:	4313      	orrs	r3, r2
 8003862:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003864:	4b1f      	ldr	r3, [pc, #124]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a19      	ldr	r1, [r3, #32]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	430b      	orrs	r3, r1
 8003876:	491b      	ldr	r1, [pc, #108]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	4313      	orrs	r3, r2
 800387a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800387c:	4b1b      	ldr	r3, [pc, #108]	; (80038ec <HAL_RCC_OscConfig+0x4cc>)
 800387e:	2201      	movs	r2, #1
 8003880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003882:	f7fe fa59 	bl	8001d38 <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003888:	e008      	b.n	800389c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388a:	f7fe fa55 	bl	8001d38 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e03d      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0f0      	beq.n	800388a <HAL_RCC_OscConfig+0x46a>
 80038a8:	e035      	b.n	8003916 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038aa:	4b10      	ldr	r3, [pc, #64]	; (80038ec <HAL_RCC_OscConfig+0x4cc>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7fe fa42 	bl	8001d38 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b8:	f7fe fa3e 	bl	8001d38 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e026      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ca:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x498>
 80038d6:	e01e      	b.n	8003916 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d107      	bne.n	80038f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e019      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
 80038e4:	40021000 	.word	0x40021000
 80038e8:	40007000 	.word	0x40007000
 80038ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_RCC_OscConfig+0x500>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	429a      	cmp	r2, r3
 8003902:	d106      	bne.n	8003912 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d001      	beq.n	8003916 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e000      	b.n	8003918 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40021000 	.word	0x40021000

08003924 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0d0      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003938:	4b6a      	ldr	r3, [pc, #424]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	683a      	ldr	r2, [r7, #0]
 8003942:	429a      	cmp	r2, r3
 8003944:	d910      	bls.n	8003968 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003946:	4b67      	ldr	r3, [pc, #412]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f023 0207 	bic.w	r2, r3, #7
 800394e:	4965      	ldr	r1, [pc, #404]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	4313      	orrs	r3, r2
 8003954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003956:	4b63      	ldr	r3, [pc, #396]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	429a      	cmp	r2, r3
 8003962:	d001      	beq.n	8003968 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0b8      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d020      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003980:	4b59      	ldr	r3, [pc, #356]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	4a58      	ldr	r2, [pc, #352]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003986:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800398a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0308 	and.w	r3, r3, #8
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003998:	4b53      	ldr	r3, [pc, #332]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	4a52      	ldr	r2, [pc, #328]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a4:	4b50      	ldr	r3, [pc, #320]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	494d      	ldr	r1, [pc, #308]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d040      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d107      	bne.n	80039da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ca:	4b47      	ldr	r3, [pc, #284]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d115      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e07f      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d107      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e2:	4b41      	ldr	r3, [pc, #260]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e073      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f2:	4b3d      	ldr	r3, [pc, #244]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e06b      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a02:	4b39      	ldr	r3, [pc, #228]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f023 0203 	bic.w	r2, r3, #3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	4936      	ldr	r1, [pc, #216]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a14:	f7fe f990 	bl	8001d38 <HAL_GetTick>
 8003a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a1a:	e00a      	b.n	8003a32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a1c:	f7fe f98c 	bl	8001d38 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e053      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a32:	4b2d      	ldr	r3, [pc, #180]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f003 020c 	and.w	r2, r3, #12
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d1eb      	bne.n	8003a1c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a44:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d210      	bcs.n	8003a74 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a52:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 0207 	bic.w	r2, r3, #7
 8003a5a:	4922      	ldr	r1, [pc, #136]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e032      	b.n	8003ada <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a80:	4b19      	ldr	r3, [pc, #100]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4916      	ldr	r1, [pc, #88]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d009      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a9e:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	490e      	ldr	r1, [pc, #56]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab2:	f000 f821 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	490a      	ldr	r1, [pc, #40]	; (8003aec <HAL_RCC_ClockConfig+0x1c8>)
 8003ac4:	5ccb      	ldrb	r3, [r1, r3]
 8003ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <HAL_RCC_ClockConfig+0x1cc>)
 8003acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x1d0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fe f8ee 	bl	8001cb4 <HAL_InitTick>

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40022000 	.word	0x40022000
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	08007ac0 	.word	0x08007ac0
 8003af0:	20000028 	.word	0x20000028
 8003af4:	2000002c 	.word	0x2000002c

08003af8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	60fb      	str	r3, [r7, #12]
 8003b02:	2300      	movs	r3, #0
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	2300      	movs	r3, #0
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b12:	4b1e      	ldr	r3, [pc, #120]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d002      	beq.n	8003b28 <HAL_RCC_GetSysClockFreq+0x30>
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d003      	beq.n	8003b2e <HAL_RCC_GetSysClockFreq+0x36>
 8003b26:	e027      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b28:	4b19      	ldr	r3, [pc, #100]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b2a:	613b      	str	r3, [r7, #16]
      break;
 8003b2c:	e027      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	0c9b      	lsrs	r3, r3, #18
 8003b32:	f003 030f 	and.w	r3, r3, #15
 8003b36:	4a17      	ldr	r2, [pc, #92]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b38:	5cd3      	ldrb	r3, [r2, r3]
 8003b3a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d010      	beq.n	8003b68 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b46:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	0c5b      	lsrs	r3, r3, #17
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	4a11      	ldr	r2, [pc, #68]	; (8003b98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b52:	5cd3      	ldrb	r3, [r2, r3]
 8003b54:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a0d      	ldr	r2, [pc, #52]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b5a:	fb03 f202 	mul.w	r2, r3, r2
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	e004      	b.n	8003b72 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a0c      	ldr	r2, [pc, #48]	; (8003b9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b6c:	fb02 f303 	mul.w	r3, r2, r3
 8003b70:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	613b      	str	r3, [r7, #16]
      break;
 8003b76:	e002      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b7a:	613b      	str	r3, [r7, #16]
      break;
 8003b7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b7e:	693b      	ldr	r3, [r7, #16]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	371c      	adds	r7, #28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	007a1200 	.word	0x007a1200
 8003b94:	08007ad8 	.word	0x08007ad8
 8003b98:	08007ae8 	.word	0x08007ae8
 8003b9c:	003d0900 	.word	0x003d0900

08003ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ba4:	4b02      	ldr	r3, [pc, #8]	; (8003bb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr
 8003bb0:	20000028 	.word	0x20000028

08003bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bb8:	f7ff fff2 	bl	8003ba0 <HAL_RCC_GetHCLKFreq>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	4903      	ldr	r1, [pc, #12]	; (8003bd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bca:	5ccb      	ldrb	r3, [r1, r3]
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	08007ad0 	.word	0x08007ad0

08003bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003be0:	f7ff ffde 	bl	8003ba0 <HAL_RCC_GetHCLKFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	0adb      	lsrs	r3, r3, #11
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	4903      	ldr	r1, [pc, #12]	; (8003c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	08007ad0 	.word	0x08007ad0

08003c04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c0c:	4b0a      	ldr	r3, [pc, #40]	; (8003c38 <RCC_Delay+0x34>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a0a      	ldr	r2, [pc, #40]	; (8003c3c <RCC_Delay+0x38>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	0a5b      	lsrs	r3, r3, #9
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c20:	bf00      	nop
  }
  while (Delay --);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	1e5a      	subs	r2, r3, #1
 8003c26:	60fa      	str	r2, [r7, #12]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1f9      	bne.n	8003c20 <RCC_Delay+0x1c>
}
 8003c2c:	bf00      	nop
 8003c2e:	bf00      	nop
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr
 8003c38:	20000028 	.word	0x20000028
 8003c3c:	10624dd3 	.word	0x10624dd3

08003c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e042      	b.n	8003cd8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d106      	bne.n	8003c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7fd fdd0 	bl	800180c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2224      	movs	r2, #36	; 0x24
 8003c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68da      	ldr	r2, [r3, #12]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 ffb3 	bl	8004bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b08a      	sub	sp, #40	; 0x28
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	603b      	str	r3, [r7, #0]
 8003cec:	4613      	mov	r3, r2
 8003cee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b20      	cmp	r3, #32
 8003cfe:	d16d      	bne.n	8003ddc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <HAL_UART_Transmit+0x2c>
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e066      	b.n	8003dde <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2221      	movs	r2, #33	; 0x21
 8003d1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d1e:	f7fe f80b 	bl	8001d38 <HAL_GetTick>
 8003d22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	88fa      	ldrh	r2, [r7, #6]
 8003d28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	88fa      	ldrh	r2, [r7, #6]
 8003d2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d38:	d108      	bne.n	8003d4c <HAL_UART_Transmit+0x6c>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d104      	bne.n	8003d4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	61bb      	str	r3, [r7, #24]
 8003d4a:	e003      	b.n	8003d54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d50:	2300      	movs	r3, #0
 8003d52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d54:	e02a      	b.n	8003dac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2180      	movs	r1, #128	; 0x80
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fc41 	bl	80045e8 <UART_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e036      	b.n	8003dde <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	3302      	adds	r3, #2
 8003d8a:	61bb      	str	r3, [r7, #24]
 8003d8c:	e007      	b.n	8003d9e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	781a      	ldrb	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1cf      	bne.n	8003d56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2140      	movs	r1, #64	; 0x40
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 fc11 	bl	80045e8 <UART_WaitOnFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e006      	b.n	8003dde <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e000      	b.n	8003dde <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003ddc:	2302      	movs	r3, #2
  }
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3720      	adds	r7, #32
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b084      	sub	sp, #16
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	60f8      	str	r0, [r7, #12]
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	4613      	mov	r3, r2
 8003df2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d112      	bne.n	8003e26 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <HAL_UART_Receive_IT+0x26>
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e00b      	b.n	8003e28 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e16:	88fb      	ldrh	r3, [r7, #6]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 fc51 	bl	80046c4 <UART_Start_Receive_IT>
 8003e22:	4603      	mov	r3, r0
 8003e24:	e000      	b.n	8003e28 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e26:	2302      	movs	r3, #2
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d112      	bne.n	8003e70 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <HAL_UART_Receive_DMA+0x26>
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e00b      	b.n	8003e72 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003e60:	88fb      	ldrh	r3, [r7, #6]
 8003e62:	461a      	mov	r2, r3
 8003e64:	68b9      	ldr	r1, [r7, #8]
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 fc66 	bl	8004738 <UART_Start_Receive_DMA>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	e000      	b.n	8003e72 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e70:	2302      	movs	r3, #2
  }
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b0ba      	sub	sp, #232	; 0xe8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003eba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ec6:	f003 0320 	and.w	r3, r3, #32
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x66>
 8003ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fdca 	bl	8004a74 <UART_Receive_IT>
      return;
 8003ee0:	e25b      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ee2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 80de 	beq.w	80040a8 <HAL_UART_IRQHandler+0x22c>
 8003eec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d106      	bne.n	8003f06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003efc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80d1 	beq.w	80040a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00b      	beq.n	8003f2a <HAL_UART_IRQHandler+0xae>
 8003f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d005      	beq.n	8003f2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	f043 0201 	orr.w	r2, r3, #1
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00b      	beq.n	8003f4e <HAL_UART_IRQHandler+0xd2>
 8003f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	f043 0202 	orr.w	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00b      	beq.n	8003f72 <HAL_UART_IRQHandler+0xf6>
 8003f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d005      	beq.n	8003f72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	f043 0204 	orr.w	r2, r3, #4
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d011      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x126>
 8003f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d105      	bne.n	8003f96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	f043 0208 	orr.w	r2, r3, #8
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f000 81f2 	beq.w	8004390 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_UART_IRQHandler+0x14e>
 8003fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fbc:	f003 0320 	and.w	r3, r3, #32
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 fd55 	bl	8004a74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	bf14      	ite	ne
 8003fd8:	2301      	movne	r3, #1
 8003fda:	2300      	moveq	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f003 0308 	and.w	r3, r3, #8
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <HAL_UART_IRQHandler+0x17a>
 8003fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d04f      	beq.n	8004096 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 fc5f 	bl	80048ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d041      	beq.n	800408e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3314      	adds	r3, #20
 8004010:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004018:	e853 3f00 	ldrex	r3, [r3]
 800401c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004020:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004028:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3314      	adds	r3, #20
 8004032:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004036:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800403a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004042:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004046:	e841 2300 	strex	r3, r2, [r1]
 800404a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800404e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1d9      	bne.n	800400a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405a:	2b00      	cmp	r3, #0
 800405c:	d013      	beq.n	8004086 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004062:	4a7e      	ldr	r2, [pc, #504]	; (800425c <HAL_UART_IRQHandler+0x3e0>)
 8004064:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406a:	4618      	mov	r0, r3
 800406c:	f7fe f896 	bl	800219c <HAL_DMA_Abort_IT>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d016      	beq.n	80040a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004080:	4610      	mov	r0, r2
 8004082:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004084:	e00e      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f99c 	bl	80043c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	e00a      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f998 	bl	80043c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	e006      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f994 	bl	80043c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80040a2:	e175      	b.n	8004390 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a4:	bf00      	nop
    return;
 80040a6:	e173      	b.n	8004390 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	f040 814f 	bne.w	8004350 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040b6:	f003 0310 	and.w	r3, r3, #16
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 8148 	beq.w	8004350 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 8141 	beq.w	8004350 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80b6 	beq.w	8004260 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004100:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8145 	beq.w	8004394 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800410e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004112:	429a      	cmp	r2, r3
 8004114:	f080 813e 	bcs.w	8004394 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800411e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b20      	cmp	r3, #32
 8004128:	f000 8088 	beq.w	800423c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	330c      	adds	r3, #12
 8004132:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004136:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004142:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004146:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800414a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004158:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800415c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004160:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004164:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004168:	e841 2300 	strex	r3, r2, [r1]
 800416c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004170:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1d9      	bne.n	800412c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3314      	adds	r3, #20
 800417e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004182:	e853 3f00 	ldrex	r3, [r3]
 8004186:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3314      	adds	r3, #20
 8004198:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800419c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041a0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041a8:	e841 2300 	strex	r3, r2, [r1]
 80041ac:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1e1      	bne.n	8004178 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3314      	adds	r3, #20
 80041ba:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041be:	e853 3f00 	ldrex	r3, [r3]
 80041c2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	3314      	adds	r3, #20
 80041d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041d8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041da:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041dc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041e0:	e841 2300 	strex	r3, r2, [r1]
 80041e4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80041e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1e3      	bne.n	80041b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	330c      	adds	r3, #12
 8004200:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004204:	e853 3f00 	ldrex	r3, [r3]
 8004208:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800420a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800420c:	f023 0310 	bic.w	r3, r3, #16
 8004210:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	330c      	adds	r3, #12
 800421a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800421e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004220:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004224:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800422c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e3      	bne.n	80041fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004236:	4618      	mov	r0, r3
 8004238:	f7fd ff74 	bl	8002124 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424a:	b29b      	uxth	r3, r3
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	b29b      	uxth	r3, r3
 8004250:	4619      	mov	r1, r3
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f8bf 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004258:	e09c      	b.n	8004394 <HAL_UART_IRQHandler+0x518>
 800425a:	bf00      	nop
 800425c:	0800497f 	.word	0x0800497f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004268:	b29b      	uxth	r3, r3
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	f000 808e 	beq.w	8004398 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800427c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8089 	beq.w	8004398 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	330c      	adds	r3, #12
 800428c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004290:	e853 3f00 	ldrex	r3, [r3]
 8004294:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004298:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800429c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	330c      	adds	r3, #12
 80042a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042aa:	647a      	str	r2, [r7, #68]	; 0x44
 80042ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042b2:	e841 2300 	strex	r3, r2, [r1]
 80042b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e3      	bne.n	8004286 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3314      	adds	r3, #20
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	623b      	str	r3, [r7, #32]
   return(result);
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	f023 0301 	bic.w	r3, r3, #1
 80042d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3314      	adds	r3, #20
 80042de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042e2:	633a      	str	r2, [r7, #48]	; 0x30
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ea:	e841 2300 	strex	r3, r2, [r1]
 80042ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1e3      	bne.n	80042be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2220      	movs	r2, #32
 80042fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	330c      	adds	r3, #12
 800430a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	60fb      	str	r3, [r7, #12]
   return(result);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f023 0310 	bic.w	r3, r3, #16
 800431a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	330c      	adds	r3, #12
 8004324:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004328:	61fa      	str	r2, [r7, #28]
 800432a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432c:	69b9      	ldr	r1, [r7, #24]
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	e841 2300 	strex	r3, r2, [r1]
 8004334:	617b      	str	r3, [r7, #20]
   return(result);
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e3      	bne.n	8004304 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004342:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004346:	4619      	mov	r1, r3
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f844 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800434e:	e023      	b.n	8004398 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004358:	2b00      	cmp	r3, #0
 800435a:	d009      	beq.n	8004370 <HAL_UART_IRQHandler+0x4f4>
 800435c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 fb1c 	bl	80049a6 <UART_Transmit_IT>
    return;
 800436e:	e014      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00e      	beq.n	800439a <HAL_UART_IRQHandler+0x51e>
 800437c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 fb5b 	bl	8004a44 <UART_EndTransmit_IT>
    return;
 800438e:	e004      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
    return;
 8004390:	bf00      	nop
 8004392:	e002      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
      return;
 8004394:	bf00      	nop
 8004396:	e000      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
      return;
 8004398:	bf00      	nop
  }
}
 800439a:	37e8      	adds	r7, #232	; 0xe8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bc80      	pop	{r7}
 80043b0:	4770      	bx	lr

080043b2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	bc80      	pop	{r7}
 80043c2:	4770      	bx	lr

080043c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr

080043d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	460b      	mov	r3, r1
 80043e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043e2:	bf00      	nop
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bc80      	pop	{r7}
 80043ea:	4770      	bx	lr

080043ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b09c      	sub	sp, #112	; 0x70
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0320 	and.w	r3, r3, #32
 8004404:	2b00      	cmp	r3, #0
 8004406:	d172      	bne.n	80044ee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004408:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800440a:	2200      	movs	r2, #0
 800440c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800440e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	330c      	adds	r3, #12
 8004414:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004416:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004418:	e853 3f00 	ldrex	r3, [r3]
 800441c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800441e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004424:	66bb      	str	r3, [r7, #104]	; 0x68
 8004426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	330c      	adds	r3, #12
 800442c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800442e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004430:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004432:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004434:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004436:	e841 2300 	strex	r3, r2, [r1]
 800443a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800443c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800443e:	2b00      	cmp	r3, #0
 8004440:	d1e5      	bne.n	800440e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	3314      	adds	r3, #20
 8004448:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	667b      	str	r3, [r7, #100]	; 0x64
 800445a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3314      	adds	r3, #20
 8004460:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004462:	647a      	str	r2, [r7, #68]	; 0x44
 8004464:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004468:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800446a:	e841 2300 	strex	r3, r2, [r1]
 800446e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1e5      	bne.n	8004442 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3314      	adds	r3, #20
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	e853 3f00 	ldrex	r3, [r3]
 8004484:	623b      	str	r3, [r7, #32]
   return(result);
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800448c:	663b      	str	r3, [r7, #96]	; 0x60
 800448e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	3314      	adds	r3, #20
 8004494:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004496:	633a      	str	r2, [r7, #48]	; 0x30
 8004498:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800449c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800449e:	e841 2300 	strex	r3, r2, [r1]
 80044a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1e5      	bne.n	8004476 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80044aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d119      	bne.n	80044ee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f023 0310 	bic.w	r3, r3, #16
 80044d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044da:	61fa      	str	r2, [r7, #28]
 80044dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	69b9      	ldr	r1, [r7, #24]
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	617b      	str	r3, [r7, #20]
   return(result);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e5      	bne.n	80044ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f0:	2200      	movs	r2, #0
 80044f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d106      	bne.n	800450a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004500:	4619      	mov	r1, r3
 8004502:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004504:	f7ff ff67 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004508:	e002      	b.n	8004510 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800450a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800450c:	f7fd f892 	bl	8001634 <HAL_UART_RxCpltCallback>
}
 8004510:	bf00      	nop
 8004512:	3770      	adds	r7, #112	; 0x70
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004530:	2b01      	cmp	r3, #1
 8004532:	d108      	bne.n	8004546 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004538:	085b      	lsrs	r3, r3, #1
 800453a:	b29b      	uxth	r3, r3
 800453c:	4619      	mov	r1, r3
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f7ff ff49 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004544:	e002      	b.n	800454c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f7ff ff33 	bl	80043b2 <HAL_UART_RxHalfCpltCallback>
}
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800455c:	2300      	movs	r3, #0
 800455e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf14      	ite	ne
 8004574:	2301      	movne	r3, #1
 8004576:	2300      	moveq	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b21      	cmp	r3, #33	; 0x21
 8004586:	d108      	bne.n	800459a <UART_DMAError+0x46>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2200      	movs	r2, #0
 8004592:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004594:	68b8      	ldr	r0, [r7, #8]
 8004596:	f000 f969 	bl	800486c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	bf14      	ite	ne
 80045a8:	2301      	movne	r3, #1
 80045aa:	2300      	moveq	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b22      	cmp	r3, #34	; 0x22
 80045ba:	d108      	bne.n	80045ce <UART_DMAError+0x7a>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d005      	beq.n	80045ce <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2200      	movs	r2, #0
 80045c6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80045c8:	68b8      	ldr	r0, [r7, #8]
 80045ca:	f000 f976 	bl	80048ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	f043 0210 	orr.w	r2, r3, #16
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045da:	68b8      	ldr	r0, [r7, #8]
 80045dc:	f7ff fef2 	bl	80043c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045e0:	bf00      	nop
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b090      	sub	sp, #64	; 0x40
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	603b      	str	r3, [r7, #0]
 80045f4:	4613      	mov	r3, r2
 80045f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045f8:	e050      	b.n	800469c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004600:	d04c      	beq.n	800469c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <UART_WaitOnFlagUntilTimeout+0x30>
 8004608:	f7fd fb96 	bl	8001d38 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004614:	429a      	cmp	r2, r3
 8004616:	d241      	bcs.n	800469c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	330c      	adds	r3, #12
 800461e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004622:	e853 3f00 	ldrex	r3, [r3]
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800462e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	330c      	adds	r3, #12
 8004636:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004638:	637a      	str	r2, [r7, #52]	; 0x34
 800463a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800463e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004640:	e841 2300 	strex	r3, r2, [r1]
 8004644:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004648:	2b00      	cmp	r3, #0
 800464a:	d1e5      	bne.n	8004618 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	3314      	adds	r3, #20
 8004652:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	e853 3f00 	ldrex	r3, [r3]
 800465a:	613b      	str	r3, [r7, #16]
   return(result);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f023 0301 	bic.w	r3, r3, #1
 8004662:	63bb      	str	r3, [r7, #56]	; 0x38
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	3314      	adds	r3, #20
 800466a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800466c:	623a      	str	r2, [r7, #32]
 800466e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004670:	69f9      	ldr	r1, [r7, #28]
 8004672:	6a3a      	ldr	r2, [r7, #32]
 8004674:	e841 2300 	strex	r3, r2, [r1]
 8004678:	61bb      	str	r3, [r7, #24]
   return(result);
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1e5      	bne.n	800464c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2220      	movs	r2, #32
 800468c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e00f      	b.n	80046bc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	4013      	ands	r3, r2
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	bf0c      	ite	eq
 80046ac:	2301      	moveq	r3, #1
 80046ae:	2300      	movne	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d09f      	beq.n	80045fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3740      	adds	r7, #64	; 0x40
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	4613      	mov	r3, r2
 80046d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	88fa      	ldrh	r2, [r7, #6]
 80046dc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	88fa      	ldrh	r2, [r7, #6]
 80046e2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2222      	movs	r2, #34	; 0x22
 80046ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d007      	beq.n	800470a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004708:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695a      	ldr	r2, [r3, #20]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f042 0201 	orr.w	r2, r2, #1
 8004718:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68da      	ldr	r2, [r3, #12]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0220 	orr.w	r2, r2, #32
 8004728:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	bc80      	pop	{r7}
 8004734:	4770      	bx	lr
	...

08004738 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b098      	sub	sp, #96	; 0x60
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	4613      	mov	r3, r2
 8004744:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	88fa      	ldrh	r2, [r7, #6]
 8004750:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2222      	movs	r2, #34	; 0x22
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004764:	4a3e      	ldr	r2, [pc, #248]	; (8004860 <UART_Start_Receive_DMA+0x128>)
 8004766:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476c:	4a3d      	ldr	r2, [pc, #244]	; (8004864 <UART_Start_Receive_DMA+0x12c>)
 800476e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	4a3c      	ldr	r2, [pc, #240]	; (8004868 <UART_Start_Receive_DMA+0x130>)
 8004776:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800477c:	2200      	movs	r2, #0
 800477e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004780:	f107 0308 	add.w	r3, r7, #8
 8004784:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	f7fd fc64 	bl	8002064 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800479c:	2300      	movs	r3, #0
 800479e:	613b      	str	r3, [r7, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	613b      	str	r3, [r7, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	613b      	str	r3, [r7, #16]
 80047b0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d019      	beq.n	80047ee <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80047ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047da:	64fa      	str	r2, [r7, #76]	; 0x4c
 80047dc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80047e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80047e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1e5      	bne.n	80047ba <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3314      	adds	r3, #20
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80047fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	657b      	str	r3, [r7, #84]	; 0x54
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3314      	adds	r3, #20
 800480c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800480e:	63ba      	str	r2, [r7, #56]	; 0x38
 8004810:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800481c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e5      	bne.n	80047ee <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3314      	adds	r3, #20
 8004828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	e853 3f00 	ldrex	r3, [r3]
 8004830:	617b      	str	r3, [r7, #20]
   return(result);
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004838:	653b      	str	r3, [r7, #80]	; 0x50
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004842:	627a      	str	r2, [r7, #36]	; 0x24
 8004844:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004846:	6a39      	ldr	r1, [r7, #32]
 8004848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800484a:	e841 2300 	strex	r3, r2, [r1]
 800484e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1e5      	bne.n	8004822 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3760      	adds	r7, #96	; 0x60
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	080043ed 	.word	0x080043ed
 8004864:	08004519 	.word	0x08004519
 8004868:	08004555 	.word	0x08004555

0800486c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800486c:	b480      	push	{r7}
 800486e:	b089      	sub	sp, #36	; 0x24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	330c      	adds	r3, #12
 800487a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	e853 3f00 	ldrex	r3, [r3]
 8004882:	60bb      	str	r3, [r7, #8]
   return(result);
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800488a:	61fb      	str	r3, [r7, #28]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	330c      	adds	r3, #12
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	61ba      	str	r2, [r7, #24]
 8004896:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	6979      	ldr	r1, [r7, #20]
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	613b      	str	r3, [r7, #16]
   return(result);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e5      	bne.n	8004874 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80048b0:	bf00      	nop
 80048b2:	3724      	adds	r7, #36	; 0x24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b095      	sub	sp, #84	; 0x54
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	330c      	adds	r3, #12
 80048c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048cc:	e853 3f00 	ldrex	r3, [r3]
 80048d0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048e2:	643a      	str	r2, [r7, #64]	; 0x40
 80048e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048ea:	e841 2300 	strex	r3, r2, [r1]
 80048ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1e5      	bne.n	80048c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3314      	adds	r3, #20
 80048fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	61fb      	str	r3, [r7, #28]
   return(result);
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	64bb      	str	r3, [r7, #72]	; 0x48
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3314      	adds	r3, #20
 8004914:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004916:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004918:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800491c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1e5      	bne.n	80048f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	2b01      	cmp	r3, #1
 8004930:	d119      	bne.n	8004966 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	330c      	adds	r3, #12
 8004938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	e853 3f00 	ldrex	r3, [r3]
 8004940:	60bb      	str	r3, [r7, #8]
   return(result);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f023 0310 	bic.w	r3, r3, #16
 8004948:	647b      	str	r3, [r7, #68]	; 0x44
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	330c      	adds	r3, #12
 8004950:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004952:	61ba      	str	r2, [r7, #24]
 8004954:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004956:	6979      	ldr	r1, [r7, #20]
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	e841 2300 	strex	r3, r2, [r1]
 800495e:	613b      	str	r3, [r7, #16]
   return(result);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1e5      	bne.n	8004932 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004974:	bf00      	nop
 8004976:	3754      	adds	r7, #84	; 0x54
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr

0800497e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b084      	sub	sp, #16
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f7ff fd13 	bl	80043c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b21      	cmp	r3, #33	; 0x21
 80049b8:	d13e      	bne.n	8004a38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c2:	d114      	bne.n	80049ee <UART_Transmit_IT+0x48>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d110      	bne.n	80049ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	881b      	ldrh	r3, [r3, #0]
 80049d6:	461a      	mov	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	1c9a      	adds	r2, r3, #2
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	621a      	str	r2, [r3, #32]
 80049ec:	e008      	b.n	8004a00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	1c59      	adds	r1, r3, #1
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6211      	str	r1, [r2, #32]
 80049f8:	781a      	ldrb	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10f      	bne.n	8004a34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	e000      	b.n	8004a3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a38:	2302      	movs	r3, #2
  }
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr

08004a44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff fc9b 	bl	80043a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b08c      	sub	sp, #48	; 0x30
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b22      	cmp	r3, #34	; 0x22
 8004a86:	f040 80ae 	bne.w	8004be6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a92:	d117      	bne.n	8004ac4 <UART_Receive_IT+0x50>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d113      	bne.n	8004ac4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abc:	1c9a      	adds	r2, r3, #2
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	629a      	str	r2, [r3, #40]	; 0x28
 8004ac2:	e026      	b.n	8004b12 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004aca:	2300      	movs	r3, #0
 8004acc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ad6:	d007      	beq.n	8004ae8 <UART_Receive_IT+0x74>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10a      	bne.n	8004af6 <UART_Receive_IT+0x82>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d106      	bne.n	8004af6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	b2da      	uxtb	r2, r3
 8004af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af2:	701a      	strb	r2, [r3, #0]
 8004af4:	e008      	b.n	8004b08 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b06:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	4619      	mov	r1, r3
 8004b20:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d15d      	bne.n	8004be2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68da      	ldr	r2, [r3, #12]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0220 	bic.w	r2, r2, #32
 8004b34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695a      	ldr	r2, [r3, #20]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 0201 	bic.w	r2, r2, #1
 8004b54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d135      	bne.n	8004bd8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	330c      	adds	r3, #12
 8004b78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	e853 3f00 	ldrex	r3, [r3]
 8004b80:	613b      	str	r3, [r7, #16]
   return(result);
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f023 0310 	bic.w	r3, r3, #16
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	330c      	adds	r3, #12
 8004b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b92:	623a      	str	r2, [r7, #32]
 8004b94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b96:	69f9      	ldr	r1, [r7, #28]
 8004b98:	6a3a      	ldr	r2, [r7, #32]
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e5      	bne.n	8004b72 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0310 	and.w	r3, r3, #16
 8004bb0:	2b10      	cmp	r3, #16
 8004bb2:	d10a      	bne.n	8004bca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bce:	4619      	mov	r1, r3
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff fc00 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
 8004bd6:	e002      	b.n	8004bde <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f7fc fd2b 	bl	8001634 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	e002      	b.n	8004be8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	e000      	b.n	8004be8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
  }
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3730      	adds	r7, #48	; 0x30
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68da      	ldr	r2, [r3, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c2a:	f023 030c 	bic.w	r3, r3, #12
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	6812      	ldr	r2, [r2, #0]
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	430b      	orrs	r3, r1
 8004c36:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	699a      	ldr	r2, [r3, #24]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a2c      	ldr	r2, [pc, #176]	; (8004d04 <UART_SetConfig+0x114>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d103      	bne.n	8004c60 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c58:	f7fe ffc0 	bl	8003bdc <HAL_RCC_GetPCLK2Freq>
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	e002      	b.n	8004c66 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c60:	f7fe ffa8 	bl	8003bb4 <HAL_RCC_GetPCLK1Freq>
 8004c64:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009a      	lsls	r2, r3, #2
 8004c70:	441a      	add	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7c:	4a22      	ldr	r2, [pc, #136]	; (8004d08 <UART_SetConfig+0x118>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	0119      	lsls	r1, r3, #4
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009a      	lsls	r2, r3, #2
 8004c90:	441a      	add	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c9c:	4b1a      	ldr	r3, [pc, #104]	; (8004d08 <UART_SetConfig+0x118>)
 8004c9e:	fba3 0302 	umull	r0, r3, r3, r2
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	2064      	movs	r0, #100	; 0x64
 8004ca6:	fb00 f303 	mul.w	r3, r0, r3
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	3332      	adds	r3, #50	; 0x32
 8004cb0:	4a15      	ldr	r2, [pc, #84]	; (8004d08 <UART_SetConfig+0x118>)
 8004cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb6:	095b      	lsrs	r3, r3, #5
 8004cb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cbc:	4419      	add	r1, r3
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	009a      	lsls	r2, r3, #2
 8004cc8:	441a      	add	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cd4:	4b0c      	ldr	r3, [pc, #48]	; (8004d08 <UART_SetConfig+0x118>)
 8004cd6:	fba3 0302 	umull	r0, r3, r3, r2
 8004cda:	095b      	lsrs	r3, r3, #5
 8004cdc:	2064      	movs	r0, #100	; 0x64
 8004cde:	fb00 f303 	mul.w	r3, r0, r3
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	3332      	adds	r3, #50	; 0x32
 8004ce8:	4a07      	ldr	r2, [pc, #28]	; (8004d08 <UART_SetConfig+0x118>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	f003 020f 	and.w	r2, r3, #15
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	440a      	add	r2, r1
 8004cfa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004cfc:	bf00      	nop
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40013800 	.word	0x40013800
 8004d08:	51eb851f 	.word	0x51eb851f

08004d0c <__cvt>:
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d12:	461f      	mov	r7, r3
 8004d14:	bfbb      	ittet	lt
 8004d16:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004d1a:	461f      	movlt	r7, r3
 8004d1c:	2300      	movge	r3, #0
 8004d1e:	232d      	movlt	r3, #45	; 0x2d
 8004d20:	b088      	sub	sp, #32
 8004d22:	4614      	mov	r4, r2
 8004d24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d26:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004d28:	7013      	strb	r3, [r2, #0]
 8004d2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004d2c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004d30:	f023 0820 	bic.w	r8, r3, #32
 8004d34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d38:	d005      	beq.n	8004d46 <__cvt+0x3a>
 8004d3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d3e:	d100      	bne.n	8004d42 <__cvt+0x36>
 8004d40:	3501      	adds	r5, #1
 8004d42:	2302      	movs	r3, #2
 8004d44:	e000      	b.n	8004d48 <__cvt+0x3c>
 8004d46:	2303      	movs	r3, #3
 8004d48:	aa07      	add	r2, sp, #28
 8004d4a:	9204      	str	r2, [sp, #16]
 8004d4c:	aa06      	add	r2, sp, #24
 8004d4e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004d52:	e9cd 3500 	strd	r3, r5, [sp]
 8004d56:	4622      	mov	r2, r4
 8004d58:	463b      	mov	r3, r7
 8004d5a:	f001 f8b9 	bl	8005ed0 <_dtoa_r>
 8004d5e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d62:	4606      	mov	r6, r0
 8004d64:	d102      	bne.n	8004d6c <__cvt+0x60>
 8004d66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d68:	07db      	lsls	r3, r3, #31
 8004d6a:	d522      	bpl.n	8004db2 <__cvt+0xa6>
 8004d6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d70:	eb06 0905 	add.w	r9, r6, r5
 8004d74:	d110      	bne.n	8004d98 <__cvt+0x8c>
 8004d76:	7833      	ldrb	r3, [r6, #0]
 8004d78:	2b30      	cmp	r3, #48	; 0x30
 8004d7a:	d10a      	bne.n	8004d92 <__cvt+0x86>
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2300      	movs	r3, #0
 8004d80:	4620      	mov	r0, r4
 8004d82:	4639      	mov	r1, r7
 8004d84:	f7fb fe1a 	bl	80009bc <__aeabi_dcmpeq>
 8004d88:	b918      	cbnz	r0, 8004d92 <__cvt+0x86>
 8004d8a:	f1c5 0501 	rsb	r5, r5, #1
 8004d8e:	f8ca 5000 	str.w	r5, [sl]
 8004d92:	f8da 3000 	ldr.w	r3, [sl]
 8004d96:	4499      	add	r9, r3
 8004d98:	2200      	movs	r2, #0
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	4620      	mov	r0, r4
 8004d9e:	4639      	mov	r1, r7
 8004da0:	f7fb fe0c 	bl	80009bc <__aeabi_dcmpeq>
 8004da4:	b108      	cbz	r0, 8004daa <__cvt+0x9e>
 8004da6:	f8cd 901c 	str.w	r9, [sp, #28]
 8004daa:	2230      	movs	r2, #48	; 0x30
 8004dac:	9b07      	ldr	r3, [sp, #28]
 8004dae:	454b      	cmp	r3, r9
 8004db0:	d307      	bcc.n	8004dc2 <__cvt+0xb6>
 8004db2:	4630      	mov	r0, r6
 8004db4:	9b07      	ldr	r3, [sp, #28]
 8004db6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004db8:	1b9b      	subs	r3, r3, r6
 8004dba:	6013      	str	r3, [r2, #0]
 8004dbc:	b008      	add	sp, #32
 8004dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dc2:	1c59      	adds	r1, r3, #1
 8004dc4:	9107      	str	r1, [sp, #28]
 8004dc6:	701a      	strb	r2, [r3, #0]
 8004dc8:	e7f0      	b.n	8004dac <__cvt+0xa0>

08004dca <__exponent>:
 8004dca:	4603      	mov	r3, r0
 8004dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dce:	2900      	cmp	r1, #0
 8004dd0:	f803 2b02 	strb.w	r2, [r3], #2
 8004dd4:	bfb6      	itet	lt
 8004dd6:	222d      	movlt	r2, #45	; 0x2d
 8004dd8:	222b      	movge	r2, #43	; 0x2b
 8004dda:	4249      	neglt	r1, r1
 8004ddc:	2909      	cmp	r1, #9
 8004dde:	7042      	strb	r2, [r0, #1]
 8004de0:	dd2a      	ble.n	8004e38 <__exponent+0x6e>
 8004de2:	f10d 0207 	add.w	r2, sp, #7
 8004de6:	4617      	mov	r7, r2
 8004de8:	260a      	movs	r6, #10
 8004dea:	fb91 f5f6 	sdiv	r5, r1, r6
 8004dee:	4694      	mov	ip, r2
 8004df0:	fb06 1415 	mls	r4, r6, r5, r1
 8004df4:	3430      	adds	r4, #48	; 0x30
 8004df6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	2c63      	cmp	r4, #99	; 0x63
 8004dfe:	4629      	mov	r1, r5
 8004e00:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e04:	dcf1      	bgt.n	8004dea <__exponent+0x20>
 8004e06:	3130      	adds	r1, #48	; 0x30
 8004e08:	f1ac 0402 	sub.w	r4, ip, #2
 8004e0c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e10:	4622      	mov	r2, r4
 8004e12:	1c41      	adds	r1, r0, #1
 8004e14:	42ba      	cmp	r2, r7
 8004e16:	d30a      	bcc.n	8004e2e <__exponent+0x64>
 8004e18:	f10d 0209 	add.w	r2, sp, #9
 8004e1c:	eba2 020c 	sub.w	r2, r2, ip
 8004e20:	42bc      	cmp	r4, r7
 8004e22:	bf88      	it	hi
 8004e24:	2200      	movhi	r2, #0
 8004e26:	4413      	add	r3, r2
 8004e28:	1a18      	subs	r0, r3, r0
 8004e2a:	b003      	add	sp, #12
 8004e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e2e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004e32:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004e36:	e7ed      	b.n	8004e14 <__exponent+0x4a>
 8004e38:	2330      	movs	r3, #48	; 0x30
 8004e3a:	3130      	adds	r1, #48	; 0x30
 8004e3c:	7083      	strb	r3, [r0, #2]
 8004e3e:	70c1      	strb	r1, [r0, #3]
 8004e40:	1d03      	adds	r3, r0, #4
 8004e42:	e7f1      	b.n	8004e28 <__exponent+0x5e>

08004e44 <_printf_float>:
 8004e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e48:	b091      	sub	sp, #68	; 0x44
 8004e4a:	460c      	mov	r4, r1
 8004e4c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004e50:	4616      	mov	r6, r2
 8004e52:	461f      	mov	r7, r3
 8004e54:	4605      	mov	r5, r0
 8004e56:	f000 ff0d 	bl	8005c74 <_localeconv_r>
 8004e5a:	6803      	ldr	r3, [r0, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e60:	f7fb f980 	bl	8000164 <strlen>
 8004e64:	2300      	movs	r3, #0
 8004e66:	930e      	str	r3, [sp, #56]	; 0x38
 8004e68:	f8d8 3000 	ldr.w	r3, [r8]
 8004e6c:	900a      	str	r0, [sp, #40]	; 0x28
 8004e6e:	3307      	adds	r3, #7
 8004e70:	f023 0307 	bic.w	r3, r3, #7
 8004e74:	f103 0208 	add.w	r2, r3, #8
 8004e78:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004e7c:	f8d4 b000 	ldr.w	fp, [r4]
 8004e80:	f8c8 2000 	str.w	r2, [r8]
 8004e84:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004e88:	4652      	mov	r2, sl
 8004e8a:	4643      	mov	r3, r8
 8004e8c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e90:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004e94:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e96:	f04f 32ff 	mov.w	r2, #4294967295
 8004e9a:	4650      	mov	r0, sl
 8004e9c:	4b9c      	ldr	r3, [pc, #624]	; (8005110 <_printf_float+0x2cc>)
 8004e9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ea0:	f7fb fdbe 	bl	8000a20 <__aeabi_dcmpun>
 8004ea4:	bb70      	cbnz	r0, 8004f04 <_printf_float+0xc0>
 8004ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eaa:	4650      	mov	r0, sl
 8004eac:	4b98      	ldr	r3, [pc, #608]	; (8005110 <_printf_float+0x2cc>)
 8004eae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004eb0:	f7fb fd98 	bl	80009e4 <__aeabi_dcmple>
 8004eb4:	bb30      	cbnz	r0, 8004f04 <_printf_float+0xc0>
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2300      	movs	r3, #0
 8004eba:	4650      	mov	r0, sl
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	f7fb fd87 	bl	80009d0 <__aeabi_dcmplt>
 8004ec2:	b110      	cbz	r0, 8004eca <_printf_float+0x86>
 8004ec4:	232d      	movs	r3, #45	; 0x2d
 8004ec6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eca:	4a92      	ldr	r2, [pc, #584]	; (8005114 <_printf_float+0x2d0>)
 8004ecc:	4b92      	ldr	r3, [pc, #584]	; (8005118 <_printf_float+0x2d4>)
 8004ece:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004ed2:	bf94      	ite	ls
 8004ed4:	4690      	movls	r8, r2
 8004ed6:	4698      	movhi	r8, r3
 8004ed8:	2303      	movs	r3, #3
 8004eda:	f04f 0a00 	mov.w	sl, #0
 8004ede:	6123      	str	r3, [r4, #16]
 8004ee0:	f02b 0304 	bic.w	r3, fp, #4
 8004ee4:	6023      	str	r3, [r4, #0]
 8004ee6:	4633      	mov	r3, r6
 8004ee8:	4621      	mov	r1, r4
 8004eea:	4628      	mov	r0, r5
 8004eec:	9700      	str	r7, [sp, #0]
 8004eee:	aa0f      	add	r2, sp, #60	; 0x3c
 8004ef0:	f000 f9d6 	bl	80052a0 <_printf_common>
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	f040 8090 	bne.w	800501a <_printf_float+0x1d6>
 8004efa:	f04f 30ff 	mov.w	r0, #4294967295
 8004efe:	b011      	add	sp, #68	; 0x44
 8004f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f04:	4652      	mov	r2, sl
 8004f06:	4643      	mov	r3, r8
 8004f08:	4650      	mov	r0, sl
 8004f0a:	4641      	mov	r1, r8
 8004f0c:	f7fb fd88 	bl	8000a20 <__aeabi_dcmpun>
 8004f10:	b148      	cbz	r0, 8004f26 <_printf_float+0xe2>
 8004f12:	f1b8 0f00 	cmp.w	r8, #0
 8004f16:	bfb8      	it	lt
 8004f18:	232d      	movlt	r3, #45	; 0x2d
 8004f1a:	4a80      	ldr	r2, [pc, #512]	; (800511c <_printf_float+0x2d8>)
 8004f1c:	bfb8      	it	lt
 8004f1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f22:	4b7f      	ldr	r3, [pc, #508]	; (8005120 <_printf_float+0x2dc>)
 8004f24:	e7d3      	b.n	8004ece <_printf_float+0x8a>
 8004f26:	6863      	ldr	r3, [r4, #4]
 8004f28:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	d142      	bne.n	8004fb6 <_printf_float+0x172>
 8004f30:	2306      	movs	r3, #6
 8004f32:	6063      	str	r3, [r4, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	9206      	str	r2, [sp, #24]
 8004f38:	aa0e      	add	r2, sp, #56	; 0x38
 8004f3a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004f3e:	aa0d      	add	r2, sp, #52	; 0x34
 8004f40:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004f44:	9203      	str	r2, [sp, #12]
 8004f46:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004f4a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	6863      	ldr	r3, [r4, #4]
 8004f52:	4652      	mov	r2, sl
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	4628      	mov	r0, r5
 8004f58:	4643      	mov	r3, r8
 8004f5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8004f5c:	f7ff fed6 	bl	8004d0c <__cvt>
 8004f60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f62:	4680      	mov	r8, r0
 8004f64:	2947      	cmp	r1, #71	; 0x47
 8004f66:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004f68:	d108      	bne.n	8004f7c <_printf_float+0x138>
 8004f6a:	1cc8      	adds	r0, r1, #3
 8004f6c:	db02      	blt.n	8004f74 <_printf_float+0x130>
 8004f6e:	6863      	ldr	r3, [r4, #4]
 8004f70:	4299      	cmp	r1, r3
 8004f72:	dd40      	ble.n	8004ff6 <_printf_float+0x1b2>
 8004f74:	f1a9 0902 	sub.w	r9, r9, #2
 8004f78:	fa5f f989 	uxtb.w	r9, r9
 8004f7c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004f80:	d81f      	bhi.n	8004fc2 <_printf_float+0x17e>
 8004f82:	464a      	mov	r2, r9
 8004f84:	3901      	subs	r1, #1
 8004f86:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f8a:	910d      	str	r1, [sp, #52]	; 0x34
 8004f8c:	f7ff ff1d 	bl	8004dca <__exponent>
 8004f90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f92:	4682      	mov	sl, r0
 8004f94:	1813      	adds	r3, r2, r0
 8004f96:	2a01      	cmp	r2, #1
 8004f98:	6123      	str	r3, [r4, #16]
 8004f9a:	dc02      	bgt.n	8004fa2 <_printf_float+0x15e>
 8004f9c:	6822      	ldr	r2, [r4, #0]
 8004f9e:	07d2      	lsls	r2, r2, #31
 8004fa0:	d501      	bpl.n	8004fa6 <_printf_float+0x162>
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	6123      	str	r3, [r4, #16]
 8004fa6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d09b      	beq.n	8004ee6 <_printf_float+0xa2>
 8004fae:	232d      	movs	r3, #45	; 0x2d
 8004fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb4:	e797      	b.n	8004ee6 <_printf_float+0xa2>
 8004fb6:	2947      	cmp	r1, #71	; 0x47
 8004fb8:	d1bc      	bne.n	8004f34 <_printf_float+0xf0>
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1ba      	bne.n	8004f34 <_printf_float+0xf0>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e7b7      	b.n	8004f32 <_printf_float+0xee>
 8004fc2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004fc6:	d118      	bne.n	8004ffa <_printf_float+0x1b6>
 8004fc8:	2900      	cmp	r1, #0
 8004fca:	6863      	ldr	r3, [r4, #4]
 8004fcc:	dd0b      	ble.n	8004fe6 <_printf_float+0x1a2>
 8004fce:	6121      	str	r1, [r4, #16]
 8004fd0:	b913      	cbnz	r3, 8004fd8 <_printf_float+0x194>
 8004fd2:	6822      	ldr	r2, [r4, #0]
 8004fd4:	07d0      	lsls	r0, r2, #31
 8004fd6:	d502      	bpl.n	8004fde <_printf_float+0x19a>
 8004fd8:	3301      	adds	r3, #1
 8004fda:	440b      	add	r3, r1
 8004fdc:	6123      	str	r3, [r4, #16]
 8004fde:	f04f 0a00 	mov.w	sl, #0
 8004fe2:	65a1      	str	r1, [r4, #88]	; 0x58
 8004fe4:	e7df      	b.n	8004fa6 <_printf_float+0x162>
 8004fe6:	b913      	cbnz	r3, 8004fee <_printf_float+0x1aa>
 8004fe8:	6822      	ldr	r2, [r4, #0]
 8004fea:	07d2      	lsls	r2, r2, #31
 8004fec:	d501      	bpl.n	8004ff2 <_printf_float+0x1ae>
 8004fee:	3302      	adds	r3, #2
 8004ff0:	e7f4      	b.n	8004fdc <_printf_float+0x198>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e7f2      	b.n	8004fdc <_printf_float+0x198>
 8004ff6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004ffa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ffc:	4299      	cmp	r1, r3
 8004ffe:	db05      	blt.n	800500c <_printf_float+0x1c8>
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	6121      	str	r1, [r4, #16]
 8005004:	07d8      	lsls	r0, r3, #31
 8005006:	d5ea      	bpl.n	8004fde <_printf_float+0x19a>
 8005008:	1c4b      	adds	r3, r1, #1
 800500a:	e7e7      	b.n	8004fdc <_printf_float+0x198>
 800500c:	2900      	cmp	r1, #0
 800500e:	bfcc      	ite	gt
 8005010:	2201      	movgt	r2, #1
 8005012:	f1c1 0202 	rsble	r2, r1, #2
 8005016:	4413      	add	r3, r2
 8005018:	e7e0      	b.n	8004fdc <_printf_float+0x198>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	055a      	lsls	r2, r3, #21
 800501e:	d407      	bmi.n	8005030 <_printf_float+0x1ec>
 8005020:	6923      	ldr	r3, [r4, #16]
 8005022:	4642      	mov	r2, r8
 8005024:	4631      	mov	r1, r6
 8005026:	4628      	mov	r0, r5
 8005028:	47b8      	blx	r7
 800502a:	3001      	adds	r0, #1
 800502c:	d12b      	bne.n	8005086 <_printf_float+0x242>
 800502e:	e764      	b.n	8004efa <_printf_float+0xb6>
 8005030:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005034:	f240 80dd 	bls.w	80051f2 <_printf_float+0x3ae>
 8005038:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800503c:	2200      	movs	r2, #0
 800503e:	2300      	movs	r3, #0
 8005040:	f7fb fcbc 	bl	80009bc <__aeabi_dcmpeq>
 8005044:	2800      	cmp	r0, #0
 8005046:	d033      	beq.n	80050b0 <_printf_float+0x26c>
 8005048:	2301      	movs	r3, #1
 800504a:	4631      	mov	r1, r6
 800504c:	4628      	mov	r0, r5
 800504e:	4a35      	ldr	r2, [pc, #212]	; (8005124 <_printf_float+0x2e0>)
 8005050:	47b8      	blx	r7
 8005052:	3001      	adds	r0, #1
 8005054:	f43f af51 	beq.w	8004efa <_printf_float+0xb6>
 8005058:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800505c:	429a      	cmp	r2, r3
 800505e:	db02      	blt.n	8005066 <_printf_float+0x222>
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	07d8      	lsls	r0, r3, #31
 8005064:	d50f      	bpl.n	8005086 <_printf_float+0x242>
 8005066:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800506a:	4631      	mov	r1, r6
 800506c:	4628      	mov	r0, r5
 800506e:	47b8      	blx	r7
 8005070:	3001      	adds	r0, #1
 8005072:	f43f af42 	beq.w	8004efa <_printf_float+0xb6>
 8005076:	f04f 0800 	mov.w	r8, #0
 800507a:	f104 091a 	add.w	r9, r4, #26
 800507e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005080:	3b01      	subs	r3, #1
 8005082:	4543      	cmp	r3, r8
 8005084:	dc09      	bgt.n	800509a <_printf_float+0x256>
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	079b      	lsls	r3, r3, #30
 800508a:	f100 8104 	bmi.w	8005296 <_printf_float+0x452>
 800508e:	68e0      	ldr	r0, [r4, #12]
 8005090:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005092:	4298      	cmp	r0, r3
 8005094:	bfb8      	it	lt
 8005096:	4618      	movlt	r0, r3
 8005098:	e731      	b.n	8004efe <_printf_float+0xba>
 800509a:	2301      	movs	r3, #1
 800509c:	464a      	mov	r2, r9
 800509e:	4631      	mov	r1, r6
 80050a0:	4628      	mov	r0, r5
 80050a2:	47b8      	blx	r7
 80050a4:	3001      	adds	r0, #1
 80050a6:	f43f af28 	beq.w	8004efa <_printf_float+0xb6>
 80050aa:	f108 0801 	add.w	r8, r8, #1
 80050ae:	e7e6      	b.n	800507e <_printf_float+0x23a>
 80050b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	dc38      	bgt.n	8005128 <_printf_float+0x2e4>
 80050b6:	2301      	movs	r3, #1
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	4a19      	ldr	r2, [pc, #100]	; (8005124 <_printf_float+0x2e0>)
 80050be:	47b8      	blx	r7
 80050c0:	3001      	adds	r0, #1
 80050c2:	f43f af1a 	beq.w	8004efa <_printf_float+0xb6>
 80050c6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80050ca:	4313      	orrs	r3, r2
 80050cc:	d102      	bne.n	80050d4 <_printf_float+0x290>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	07d9      	lsls	r1, r3, #31
 80050d2:	d5d8      	bpl.n	8005086 <_printf_float+0x242>
 80050d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050d8:	4631      	mov	r1, r6
 80050da:	4628      	mov	r0, r5
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f af0b 	beq.w	8004efa <_printf_float+0xb6>
 80050e4:	f04f 0900 	mov.w	r9, #0
 80050e8:	f104 0a1a 	add.w	sl, r4, #26
 80050ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ee:	425b      	negs	r3, r3
 80050f0:	454b      	cmp	r3, r9
 80050f2:	dc01      	bgt.n	80050f8 <_printf_float+0x2b4>
 80050f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050f6:	e794      	b.n	8005022 <_printf_float+0x1de>
 80050f8:	2301      	movs	r3, #1
 80050fa:	4652      	mov	r2, sl
 80050fc:	4631      	mov	r1, r6
 80050fe:	4628      	mov	r0, r5
 8005100:	47b8      	blx	r7
 8005102:	3001      	adds	r0, #1
 8005104:	f43f aef9 	beq.w	8004efa <_printf_float+0xb6>
 8005108:	f109 0901 	add.w	r9, r9, #1
 800510c:	e7ee      	b.n	80050ec <_printf_float+0x2a8>
 800510e:	bf00      	nop
 8005110:	7fefffff 	.word	0x7fefffff
 8005114:	08007beb 	.word	0x08007beb
 8005118:	08007bef 	.word	0x08007bef
 800511c:	08007bf3 	.word	0x08007bf3
 8005120:	08007bf7 	.word	0x08007bf7
 8005124:	08007bfb 	.word	0x08007bfb
 8005128:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800512a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800512c:	429a      	cmp	r2, r3
 800512e:	bfa8      	it	ge
 8005130:	461a      	movge	r2, r3
 8005132:	2a00      	cmp	r2, #0
 8005134:	4691      	mov	r9, r2
 8005136:	dc37      	bgt.n	80051a8 <_printf_float+0x364>
 8005138:	f04f 0b00 	mov.w	fp, #0
 800513c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005140:	f104 021a 	add.w	r2, r4, #26
 8005144:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005148:	ebaa 0309 	sub.w	r3, sl, r9
 800514c:	455b      	cmp	r3, fp
 800514e:	dc33      	bgt.n	80051b8 <_printf_float+0x374>
 8005150:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005154:	429a      	cmp	r2, r3
 8005156:	db3b      	blt.n	80051d0 <_printf_float+0x38c>
 8005158:	6823      	ldr	r3, [r4, #0]
 800515a:	07da      	lsls	r2, r3, #31
 800515c:	d438      	bmi.n	80051d0 <_printf_float+0x38c>
 800515e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005162:	eba2 0903 	sub.w	r9, r2, r3
 8005166:	eba2 020a 	sub.w	r2, r2, sl
 800516a:	4591      	cmp	r9, r2
 800516c:	bfa8      	it	ge
 800516e:	4691      	movge	r9, r2
 8005170:	f1b9 0f00 	cmp.w	r9, #0
 8005174:	dc34      	bgt.n	80051e0 <_printf_float+0x39c>
 8005176:	f04f 0800 	mov.w	r8, #0
 800517a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800517e:	f104 0a1a 	add.w	sl, r4, #26
 8005182:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	eba3 0309 	sub.w	r3, r3, r9
 800518c:	4543      	cmp	r3, r8
 800518e:	f77f af7a 	ble.w	8005086 <_printf_float+0x242>
 8005192:	2301      	movs	r3, #1
 8005194:	4652      	mov	r2, sl
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	47b8      	blx	r7
 800519c:	3001      	adds	r0, #1
 800519e:	f43f aeac 	beq.w	8004efa <_printf_float+0xb6>
 80051a2:	f108 0801 	add.w	r8, r8, #1
 80051a6:	e7ec      	b.n	8005182 <_printf_float+0x33e>
 80051a8:	4613      	mov	r3, r2
 80051aa:	4631      	mov	r1, r6
 80051ac:	4642      	mov	r2, r8
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	d1c0      	bne.n	8005138 <_printf_float+0x2f4>
 80051b6:	e6a0      	b.n	8004efa <_printf_float+0xb6>
 80051b8:	2301      	movs	r3, #1
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	920b      	str	r2, [sp, #44]	; 0x2c
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	f43f ae99 	beq.w	8004efa <_printf_float+0xb6>
 80051c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80051ca:	f10b 0b01 	add.w	fp, fp, #1
 80051ce:	e7b9      	b.n	8005144 <_printf_float+0x300>
 80051d0:	4631      	mov	r1, r6
 80051d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051d6:	4628      	mov	r0, r5
 80051d8:	47b8      	blx	r7
 80051da:	3001      	adds	r0, #1
 80051dc:	d1bf      	bne.n	800515e <_printf_float+0x31a>
 80051de:	e68c      	b.n	8004efa <_printf_float+0xb6>
 80051e0:	464b      	mov	r3, r9
 80051e2:	4631      	mov	r1, r6
 80051e4:	4628      	mov	r0, r5
 80051e6:	eb08 020a 	add.w	r2, r8, sl
 80051ea:	47b8      	blx	r7
 80051ec:	3001      	adds	r0, #1
 80051ee:	d1c2      	bne.n	8005176 <_printf_float+0x332>
 80051f0:	e683      	b.n	8004efa <_printf_float+0xb6>
 80051f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051f4:	2a01      	cmp	r2, #1
 80051f6:	dc01      	bgt.n	80051fc <_printf_float+0x3b8>
 80051f8:	07db      	lsls	r3, r3, #31
 80051fa:	d539      	bpl.n	8005270 <_printf_float+0x42c>
 80051fc:	2301      	movs	r3, #1
 80051fe:	4642      	mov	r2, r8
 8005200:	4631      	mov	r1, r6
 8005202:	4628      	mov	r0, r5
 8005204:	47b8      	blx	r7
 8005206:	3001      	adds	r0, #1
 8005208:	f43f ae77 	beq.w	8004efa <_printf_float+0xb6>
 800520c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005210:	4631      	mov	r1, r6
 8005212:	4628      	mov	r0, r5
 8005214:	47b8      	blx	r7
 8005216:	3001      	adds	r0, #1
 8005218:	f43f ae6f 	beq.w	8004efa <_printf_float+0xb6>
 800521c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005220:	2200      	movs	r2, #0
 8005222:	2300      	movs	r3, #0
 8005224:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005228:	f7fb fbc8 	bl	80009bc <__aeabi_dcmpeq>
 800522c:	b9d8      	cbnz	r0, 8005266 <_printf_float+0x422>
 800522e:	f109 33ff 	add.w	r3, r9, #4294967295
 8005232:	f108 0201 	add.w	r2, r8, #1
 8005236:	4631      	mov	r1, r6
 8005238:	4628      	mov	r0, r5
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	d10e      	bne.n	800525e <_printf_float+0x41a>
 8005240:	e65b      	b.n	8004efa <_printf_float+0xb6>
 8005242:	2301      	movs	r3, #1
 8005244:	464a      	mov	r2, r9
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	f43f ae54 	beq.w	8004efa <_printf_float+0xb6>
 8005252:	f108 0801 	add.w	r8, r8, #1
 8005256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005258:	3b01      	subs	r3, #1
 800525a:	4543      	cmp	r3, r8
 800525c:	dcf1      	bgt.n	8005242 <_printf_float+0x3fe>
 800525e:	4653      	mov	r3, sl
 8005260:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005264:	e6de      	b.n	8005024 <_printf_float+0x1e0>
 8005266:	f04f 0800 	mov.w	r8, #0
 800526a:	f104 091a 	add.w	r9, r4, #26
 800526e:	e7f2      	b.n	8005256 <_printf_float+0x412>
 8005270:	2301      	movs	r3, #1
 8005272:	4642      	mov	r2, r8
 8005274:	e7df      	b.n	8005236 <_printf_float+0x3f2>
 8005276:	2301      	movs	r3, #1
 8005278:	464a      	mov	r2, r9
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	f43f ae3a 	beq.w	8004efa <_printf_float+0xb6>
 8005286:	f108 0801 	add.w	r8, r8, #1
 800528a:	68e3      	ldr	r3, [r4, #12]
 800528c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800528e:	1a5b      	subs	r3, r3, r1
 8005290:	4543      	cmp	r3, r8
 8005292:	dcf0      	bgt.n	8005276 <_printf_float+0x432>
 8005294:	e6fb      	b.n	800508e <_printf_float+0x24a>
 8005296:	f04f 0800 	mov.w	r8, #0
 800529a:	f104 0919 	add.w	r9, r4, #25
 800529e:	e7f4      	b.n	800528a <_printf_float+0x446>

080052a0 <_printf_common>:
 80052a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052a4:	4616      	mov	r6, r2
 80052a6:	4699      	mov	r9, r3
 80052a8:	688a      	ldr	r2, [r1, #8]
 80052aa:	690b      	ldr	r3, [r1, #16]
 80052ac:	4607      	mov	r7, r0
 80052ae:	4293      	cmp	r3, r2
 80052b0:	bfb8      	it	lt
 80052b2:	4613      	movlt	r3, r2
 80052b4:	6033      	str	r3, [r6, #0]
 80052b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052ba:	460c      	mov	r4, r1
 80052bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052c0:	b10a      	cbz	r2, 80052c6 <_printf_common+0x26>
 80052c2:	3301      	adds	r3, #1
 80052c4:	6033      	str	r3, [r6, #0]
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	0699      	lsls	r1, r3, #26
 80052ca:	bf42      	ittt	mi
 80052cc:	6833      	ldrmi	r3, [r6, #0]
 80052ce:	3302      	addmi	r3, #2
 80052d0:	6033      	strmi	r3, [r6, #0]
 80052d2:	6825      	ldr	r5, [r4, #0]
 80052d4:	f015 0506 	ands.w	r5, r5, #6
 80052d8:	d106      	bne.n	80052e8 <_printf_common+0x48>
 80052da:	f104 0a19 	add.w	sl, r4, #25
 80052de:	68e3      	ldr	r3, [r4, #12]
 80052e0:	6832      	ldr	r2, [r6, #0]
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	42ab      	cmp	r3, r5
 80052e6:	dc2b      	bgt.n	8005340 <_printf_common+0xa0>
 80052e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052ec:	1e13      	subs	r3, r2, #0
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	bf18      	it	ne
 80052f2:	2301      	movne	r3, #1
 80052f4:	0692      	lsls	r2, r2, #26
 80052f6:	d430      	bmi.n	800535a <_printf_common+0xba>
 80052f8:	4649      	mov	r1, r9
 80052fa:	4638      	mov	r0, r7
 80052fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005300:	47c0      	blx	r8
 8005302:	3001      	adds	r0, #1
 8005304:	d023      	beq.n	800534e <_printf_common+0xae>
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	6922      	ldr	r2, [r4, #16]
 800530a:	f003 0306 	and.w	r3, r3, #6
 800530e:	2b04      	cmp	r3, #4
 8005310:	bf14      	ite	ne
 8005312:	2500      	movne	r5, #0
 8005314:	6833      	ldreq	r3, [r6, #0]
 8005316:	f04f 0600 	mov.w	r6, #0
 800531a:	bf08      	it	eq
 800531c:	68e5      	ldreq	r5, [r4, #12]
 800531e:	f104 041a 	add.w	r4, r4, #26
 8005322:	bf08      	it	eq
 8005324:	1aed      	subeq	r5, r5, r3
 8005326:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800532a:	bf08      	it	eq
 800532c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005330:	4293      	cmp	r3, r2
 8005332:	bfc4      	itt	gt
 8005334:	1a9b      	subgt	r3, r3, r2
 8005336:	18ed      	addgt	r5, r5, r3
 8005338:	42b5      	cmp	r5, r6
 800533a:	d11a      	bne.n	8005372 <_printf_common+0xd2>
 800533c:	2000      	movs	r0, #0
 800533e:	e008      	b.n	8005352 <_printf_common+0xb2>
 8005340:	2301      	movs	r3, #1
 8005342:	4652      	mov	r2, sl
 8005344:	4649      	mov	r1, r9
 8005346:	4638      	mov	r0, r7
 8005348:	47c0      	blx	r8
 800534a:	3001      	adds	r0, #1
 800534c:	d103      	bne.n	8005356 <_printf_common+0xb6>
 800534e:	f04f 30ff 	mov.w	r0, #4294967295
 8005352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005356:	3501      	adds	r5, #1
 8005358:	e7c1      	b.n	80052de <_printf_common+0x3e>
 800535a:	2030      	movs	r0, #48	; 0x30
 800535c:	18e1      	adds	r1, r4, r3
 800535e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005362:	1c5a      	adds	r2, r3, #1
 8005364:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005368:	4422      	add	r2, r4
 800536a:	3302      	adds	r3, #2
 800536c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005370:	e7c2      	b.n	80052f8 <_printf_common+0x58>
 8005372:	2301      	movs	r3, #1
 8005374:	4622      	mov	r2, r4
 8005376:	4649      	mov	r1, r9
 8005378:	4638      	mov	r0, r7
 800537a:	47c0      	blx	r8
 800537c:	3001      	adds	r0, #1
 800537e:	d0e6      	beq.n	800534e <_printf_common+0xae>
 8005380:	3601      	adds	r6, #1
 8005382:	e7d9      	b.n	8005338 <_printf_common+0x98>

08005384 <_printf_i>:
 8005384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005388:	7e0f      	ldrb	r7, [r1, #24]
 800538a:	4691      	mov	r9, r2
 800538c:	2f78      	cmp	r7, #120	; 0x78
 800538e:	4680      	mov	r8, r0
 8005390:	460c      	mov	r4, r1
 8005392:	469a      	mov	sl, r3
 8005394:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005396:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800539a:	d807      	bhi.n	80053ac <_printf_i+0x28>
 800539c:	2f62      	cmp	r7, #98	; 0x62
 800539e:	d80a      	bhi.n	80053b6 <_printf_i+0x32>
 80053a0:	2f00      	cmp	r7, #0
 80053a2:	f000 80d5 	beq.w	8005550 <_printf_i+0x1cc>
 80053a6:	2f58      	cmp	r7, #88	; 0x58
 80053a8:	f000 80c1 	beq.w	800552e <_printf_i+0x1aa>
 80053ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053b4:	e03a      	b.n	800542c <_printf_i+0xa8>
 80053b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053ba:	2b15      	cmp	r3, #21
 80053bc:	d8f6      	bhi.n	80053ac <_printf_i+0x28>
 80053be:	a101      	add	r1, pc, #4	; (adr r1, 80053c4 <_printf_i+0x40>)
 80053c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053c4:	0800541d 	.word	0x0800541d
 80053c8:	08005431 	.word	0x08005431
 80053cc:	080053ad 	.word	0x080053ad
 80053d0:	080053ad 	.word	0x080053ad
 80053d4:	080053ad 	.word	0x080053ad
 80053d8:	080053ad 	.word	0x080053ad
 80053dc:	08005431 	.word	0x08005431
 80053e0:	080053ad 	.word	0x080053ad
 80053e4:	080053ad 	.word	0x080053ad
 80053e8:	080053ad 	.word	0x080053ad
 80053ec:	080053ad 	.word	0x080053ad
 80053f0:	08005537 	.word	0x08005537
 80053f4:	0800545d 	.word	0x0800545d
 80053f8:	080054f1 	.word	0x080054f1
 80053fc:	080053ad 	.word	0x080053ad
 8005400:	080053ad 	.word	0x080053ad
 8005404:	08005559 	.word	0x08005559
 8005408:	080053ad 	.word	0x080053ad
 800540c:	0800545d 	.word	0x0800545d
 8005410:	080053ad 	.word	0x080053ad
 8005414:	080053ad 	.word	0x080053ad
 8005418:	080054f9 	.word	0x080054f9
 800541c:	682b      	ldr	r3, [r5, #0]
 800541e:	1d1a      	adds	r2, r3, #4
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	602a      	str	r2, [r5, #0]
 8005424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800542c:	2301      	movs	r3, #1
 800542e:	e0a0      	b.n	8005572 <_printf_i+0x1ee>
 8005430:	6820      	ldr	r0, [r4, #0]
 8005432:	682b      	ldr	r3, [r5, #0]
 8005434:	0607      	lsls	r7, r0, #24
 8005436:	f103 0104 	add.w	r1, r3, #4
 800543a:	6029      	str	r1, [r5, #0]
 800543c:	d501      	bpl.n	8005442 <_printf_i+0xbe>
 800543e:	681e      	ldr	r6, [r3, #0]
 8005440:	e003      	b.n	800544a <_printf_i+0xc6>
 8005442:	0646      	lsls	r6, r0, #25
 8005444:	d5fb      	bpl.n	800543e <_printf_i+0xba>
 8005446:	f9b3 6000 	ldrsh.w	r6, [r3]
 800544a:	2e00      	cmp	r6, #0
 800544c:	da03      	bge.n	8005456 <_printf_i+0xd2>
 800544e:	232d      	movs	r3, #45	; 0x2d
 8005450:	4276      	negs	r6, r6
 8005452:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005456:	230a      	movs	r3, #10
 8005458:	4859      	ldr	r0, [pc, #356]	; (80055c0 <_printf_i+0x23c>)
 800545a:	e012      	b.n	8005482 <_printf_i+0xfe>
 800545c:	682b      	ldr	r3, [r5, #0]
 800545e:	6820      	ldr	r0, [r4, #0]
 8005460:	1d19      	adds	r1, r3, #4
 8005462:	6029      	str	r1, [r5, #0]
 8005464:	0605      	lsls	r5, r0, #24
 8005466:	d501      	bpl.n	800546c <_printf_i+0xe8>
 8005468:	681e      	ldr	r6, [r3, #0]
 800546a:	e002      	b.n	8005472 <_printf_i+0xee>
 800546c:	0641      	lsls	r1, r0, #25
 800546e:	d5fb      	bpl.n	8005468 <_printf_i+0xe4>
 8005470:	881e      	ldrh	r6, [r3, #0]
 8005472:	2f6f      	cmp	r7, #111	; 0x6f
 8005474:	bf0c      	ite	eq
 8005476:	2308      	moveq	r3, #8
 8005478:	230a      	movne	r3, #10
 800547a:	4851      	ldr	r0, [pc, #324]	; (80055c0 <_printf_i+0x23c>)
 800547c:	2100      	movs	r1, #0
 800547e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005482:	6865      	ldr	r5, [r4, #4]
 8005484:	2d00      	cmp	r5, #0
 8005486:	bfa8      	it	ge
 8005488:	6821      	ldrge	r1, [r4, #0]
 800548a:	60a5      	str	r5, [r4, #8]
 800548c:	bfa4      	itt	ge
 800548e:	f021 0104 	bicge.w	r1, r1, #4
 8005492:	6021      	strge	r1, [r4, #0]
 8005494:	b90e      	cbnz	r6, 800549a <_printf_i+0x116>
 8005496:	2d00      	cmp	r5, #0
 8005498:	d04b      	beq.n	8005532 <_printf_i+0x1ae>
 800549a:	4615      	mov	r5, r2
 800549c:	fbb6 f1f3 	udiv	r1, r6, r3
 80054a0:	fb03 6711 	mls	r7, r3, r1, r6
 80054a4:	5dc7      	ldrb	r7, [r0, r7]
 80054a6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054aa:	4637      	mov	r7, r6
 80054ac:	42bb      	cmp	r3, r7
 80054ae:	460e      	mov	r6, r1
 80054b0:	d9f4      	bls.n	800549c <_printf_i+0x118>
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d10b      	bne.n	80054ce <_printf_i+0x14a>
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	07de      	lsls	r6, r3, #31
 80054ba:	d508      	bpl.n	80054ce <_printf_i+0x14a>
 80054bc:	6923      	ldr	r3, [r4, #16]
 80054be:	6861      	ldr	r1, [r4, #4]
 80054c0:	4299      	cmp	r1, r3
 80054c2:	bfde      	ittt	le
 80054c4:	2330      	movle	r3, #48	; 0x30
 80054c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054ce:	1b52      	subs	r2, r2, r5
 80054d0:	6122      	str	r2, [r4, #16]
 80054d2:	464b      	mov	r3, r9
 80054d4:	4621      	mov	r1, r4
 80054d6:	4640      	mov	r0, r8
 80054d8:	f8cd a000 	str.w	sl, [sp]
 80054dc:	aa03      	add	r2, sp, #12
 80054de:	f7ff fedf 	bl	80052a0 <_printf_common>
 80054e2:	3001      	adds	r0, #1
 80054e4:	d14a      	bne.n	800557c <_printf_i+0x1f8>
 80054e6:	f04f 30ff 	mov.w	r0, #4294967295
 80054ea:	b004      	add	sp, #16
 80054ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	f043 0320 	orr.w	r3, r3, #32
 80054f6:	6023      	str	r3, [r4, #0]
 80054f8:	2778      	movs	r7, #120	; 0x78
 80054fa:	4832      	ldr	r0, [pc, #200]	; (80055c4 <_printf_i+0x240>)
 80054fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	6829      	ldr	r1, [r5, #0]
 8005504:	061f      	lsls	r7, r3, #24
 8005506:	f851 6b04 	ldr.w	r6, [r1], #4
 800550a:	d402      	bmi.n	8005512 <_printf_i+0x18e>
 800550c:	065f      	lsls	r7, r3, #25
 800550e:	bf48      	it	mi
 8005510:	b2b6      	uxthmi	r6, r6
 8005512:	07df      	lsls	r7, r3, #31
 8005514:	bf48      	it	mi
 8005516:	f043 0320 	orrmi.w	r3, r3, #32
 800551a:	6029      	str	r1, [r5, #0]
 800551c:	bf48      	it	mi
 800551e:	6023      	strmi	r3, [r4, #0]
 8005520:	b91e      	cbnz	r6, 800552a <_printf_i+0x1a6>
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	f023 0320 	bic.w	r3, r3, #32
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	2310      	movs	r3, #16
 800552c:	e7a6      	b.n	800547c <_printf_i+0xf8>
 800552e:	4824      	ldr	r0, [pc, #144]	; (80055c0 <_printf_i+0x23c>)
 8005530:	e7e4      	b.n	80054fc <_printf_i+0x178>
 8005532:	4615      	mov	r5, r2
 8005534:	e7bd      	b.n	80054b2 <_printf_i+0x12e>
 8005536:	682b      	ldr	r3, [r5, #0]
 8005538:	6826      	ldr	r6, [r4, #0]
 800553a:	1d18      	adds	r0, r3, #4
 800553c:	6961      	ldr	r1, [r4, #20]
 800553e:	6028      	str	r0, [r5, #0]
 8005540:	0635      	lsls	r5, r6, #24
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	d501      	bpl.n	800554a <_printf_i+0x1c6>
 8005546:	6019      	str	r1, [r3, #0]
 8005548:	e002      	b.n	8005550 <_printf_i+0x1cc>
 800554a:	0670      	lsls	r0, r6, #25
 800554c:	d5fb      	bpl.n	8005546 <_printf_i+0x1c2>
 800554e:	8019      	strh	r1, [r3, #0]
 8005550:	2300      	movs	r3, #0
 8005552:	4615      	mov	r5, r2
 8005554:	6123      	str	r3, [r4, #16]
 8005556:	e7bc      	b.n	80054d2 <_printf_i+0x14e>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	2100      	movs	r1, #0
 800555c:	1d1a      	adds	r2, r3, #4
 800555e:	602a      	str	r2, [r5, #0]
 8005560:	681d      	ldr	r5, [r3, #0]
 8005562:	6862      	ldr	r2, [r4, #4]
 8005564:	4628      	mov	r0, r5
 8005566:	f000 fbfc 	bl	8005d62 <memchr>
 800556a:	b108      	cbz	r0, 8005570 <_printf_i+0x1ec>
 800556c:	1b40      	subs	r0, r0, r5
 800556e:	6060      	str	r0, [r4, #4]
 8005570:	6863      	ldr	r3, [r4, #4]
 8005572:	6123      	str	r3, [r4, #16]
 8005574:	2300      	movs	r3, #0
 8005576:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800557a:	e7aa      	b.n	80054d2 <_printf_i+0x14e>
 800557c:	462a      	mov	r2, r5
 800557e:	4649      	mov	r1, r9
 8005580:	4640      	mov	r0, r8
 8005582:	6923      	ldr	r3, [r4, #16]
 8005584:	47d0      	blx	sl
 8005586:	3001      	adds	r0, #1
 8005588:	d0ad      	beq.n	80054e6 <_printf_i+0x162>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	079b      	lsls	r3, r3, #30
 800558e:	d413      	bmi.n	80055b8 <_printf_i+0x234>
 8005590:	68e0      	ldr	r0, [r4, #12]
 8005592:	9b03      	ldr	r3, [sp, #12]
 8005594:	4298      	cmp	r0, r3
 8005596:	bfb8      	it	lt
 8005598:	4618      	movlt	r0, r3
 800559a:	e7a6      	b.n	80054ea <_printf_i+0x166>
 800559c:	2301      	movs	r3, #1
 800559e:	4632      	mov	r2, r6
 80055a0:	4649      	mov	r1, r9
 80055a2:	4640      	mov	r0, r8
 80055a4:	47d0      	blx	sl
 80055a6:	3001      	adds	r0, #1
 80055a8:	d09d      	beq.n	80054e6 <_printf_i+0x162>
 80055aa:	3501      	adds	r5, #1
 80055ac:	68e3      	ldr	r3, [r4, #12]
 80055ae:	9903      	ldr	r1, [sp, #12]
 80055b0:	1a5b      	subs	r3, r3, r1
 80055b2:	42ab      	cmp	r3, r5
 80055b4:	dcf2      	bgt.n	800559c <_printf_i+0x218>
 80055b6:	e7eb      	b.n	8005590 <_printf_i+0x20c>
 80055b8:	2500      	movs	r5, #0
 80055ba:	f104 0619 	add.w	r6, r4, #25
 80055be:	e7f5      	b.n	80055ac <_printf_i+0x228>
 80055c0:	08007bfd 	.word	0x08007bfd
 80055c4:	08007c0e 	.word	0x08007c0e

080055c8 <std>:
 80055c8:	2300      	movs	r3, #0
 80055ca:	b510      	push	{r4, lr}
 80055cc:	4604      	mov	r4, r0
 80055ce:	e9c0 3300 	strd	r3, r3, [r0]
 80055d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055d6:	6083      	str	r3, [r0, #8]
 80055d8:	8181      	strh	r1, [r0, #12]
 80055da:	6643      	str	r3, [r0, #100]	; 0x64
 80055dc:	81c2      	strh	r2, [r0, #14]
 80055de:	6183      	str	r3, [r0, #24]
 80055e0:	4619      	mov	r1, r3
 80055e2:	2208      	movs	r2, #8
 80055e4:	305c      	adds	r0, #92	; 0x5c
 80055e6:	f000 faa5 	bl	8005b34 <memset>
 80055ea:	4b0d      	ldr	r3, [pc, #52]	; (8005620 <std+0x58>)
 80055ec:	6224      	str	r4, [r4, #32]
 80055ee:	6263      	str	r3, [r4, #36]	; 0x24
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <std+0x5c>)
 80055f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80055f4:	4b0c      	ldr	r3, [pc, #48]	; (8005628 <std+0x60>)
 80055f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055f8:	4b0c      	ldr	r3, [pc, #48]	; (800562c <std+0x64>)
 80055fa:	6323      	str	r3, [r4, #48]	; 0x30
 80055fc:	4b0c      	ldr	r3, [pc, #48]	; (8005630 <std+0x68>)
 80055fe:	429c      	cmp	r4, r3
 8005600:	d006      	beq.n	8005610 <std+0x48>
 8005602:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005606:	4294      	cmp	r4, r2
 8005608:	d002      	beq.n	8005610 <std+0x48>
 800560a:	33d0      	adds	r3, #208	; 0xd0
 800560c:	429c      	cmp	r4, r3
 800560e:	d105      	bne.n	800561c <std+0x54>
 8005610:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005618:	f000 bba0 	b.w	8005d5c <__retarget_lock_init_recursive>
 800561c:	bd10      	pop	{r4, pc}
 800561e:	bf00      	nop
 8005620:	08005985 	.word	0x08005985
 8005624:	080059a7 	.word	0x080059a7
 8005628:	080059df 	.word	0x080059df
 800562c:	08005a03 	.word	0x08005a03
 8005630:	20000514 	.word	0x20000514

08005634 <stdio_exit_handler>:
 8005634:	4a02      	ldr	r2, [pc, #8]	; (8005640 <stdio_exit_handler+0xc>)
 8005636:	4903      	ldr	r1, [pc, #12]	; (8005644 <stdio_exit_handler+0x10>)
 8005638:	4803      	ldr	r0, [pc, #12]	; (8005648 <stdio_exit_handler+0x14>)
 800563a:	f000 b869 	b.w	8005710 <_fwalk_sglue>
 800563e:	bf00      	nop
 8005640:	20000034 	.word	0x20000034
 8005644:	08007709 	.word	0x08007709
 8005648:	20000040 	.word	0x20000040

0800564c <cleanup_stdio>:
 800564c:	6841      	ldr	r1, [r0, #4]
 800564e:	4b0c      	ldr	r3, [pc, #48]	; (8005680 <cleanup_stdio+0x34>)
 8005650:	b510      	push	{r4, lr}
 8005652:	4299      	cmp	r1, r3
 8005654:	4604      	mov	r4, r0
 8005656:	d001      	beq.n	800565c <cleanup_stdio+0x10>
 8005658:	f002 f856 	bl	8007708 <_fflush_r>
 800565c:	68a1      	ldr	r1, [r4, #8]
 800565e:	4b09      	ldr	r3, [pc, #36]	; (8005684 <cleanup_stdio+0x38>)
 8005660:	4299      	cmp	r1, r3
 8005662:	d002      	beq.n	800566a <cleanup_stdio+0x1e>
 8005664:	4620      	mov	r0, r4
 8005666:	f002 f84f 	bl	8007708 <_fflush_r>
 800566a:	68e1      	ldr	r1, [r4, #12]
 800566c:	4b06      	ldr	r3, [pc, #24]	; (8005688 <cleanup_stdio+0x3c>)
 800566e:	4299      	cmp	r1, r3
 8005670:	d004      	beq.n	800567c <cleanup_stdio+0x30>
 8005672:	4620      	mov	r0, r4
 8005674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005678:	f002 b846 	b.w	8007708 <_fflush_r>
 800567c:	bd10      	pop	{r4, pc}
 800567e:	bf00      	nop
 8005680:	20000514 	.word	0x20000514
 8005684:	2000057c 	.word	0x2000057c
 8005688:	200005e4 	.word	0x200005e4

0800568c <global_stdio_init.part.0>:
 800568c:	b510      	push	{r4, lr}
 800568e:	4b0b      	ldr	r3, [pc, #44]	; (80056bc <global_stdio_init.part.0+0x30>)
 8005690:	4c0b      	ldr	r4, [pc, #44]	; (80056c0 <global_stdio_init.part.0+0x34>)
 8005692:	4a0c      	ldr	r2, [pc, #48]	; (80056c4 <global_stdio_init.part.0+0x38>)
 8005694:	4620      	mov	r0, r4
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	2104      	movs	r1, #4
 800569a:	2200      	movs	r2, #0
 800569c:	f7ff ff94 	bl	80055c8 <std>
 80056a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80056a4:	2201      	movs	r2, #1
 80056a6:	2109      	movs	r1, #9
 80056a8:	f7ff ff8e 	bl	80055c8 <std>
 80056ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80056b0:	2202      	movs	r2, #2
 80056b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b6:	2112      	movs	r1, #18
 80056b8:	f7ff bf86 	b.w	80055c8 <std>
 80056bc:	2000064c 	.word	0x2000064c
 80056c0:	20000514 	.word	0x20000514
 80056c4:	08005635 	.word	0x08005635

080056c8 <__sfp_lock_acquire>:
 80056c8:	4801      	ldr	r0, [pc, #4]	; (80056d0 <__sfp_lock_acquire+0x8>)
 80056ca:	f000 bb48 	b.w	8005d5e <__retarget_lock_acquire_recursive>
 80056ce:	bf00      	nop
 80056d0:	20000655 	.word	0x20000655

080056d4 <__sfp_lock_release>:
 80056d4:	4801      	ldr	r0, [pc, #4]	; (80056dc <__sfp_lock_release+0x8>)
 80056d6:	f000 bb43 	b.w	8005d60 <__retarget_lock_release_recursive>
 80056da:	bf00      	nop
 80056dc:	20000655 	.word	0x20000655

080056e0 <__sinit>:
 80056e0:	b510      	push	{r4, lr}
 80056e2:	4604      	mov	r4, r0
 80056e4:	f7ff fff0 	bl	80056c8 <__sfp_lock_acquire>
 80056e8:	6a23      	ldr	r3, [r4, #32]
 80056ea:	b11b      	cbz	r3, 80056f4 <__sinit+0x14>
 80056ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056f0:	f7ff bff0 	b.w	80056d4 <__sfp_lock_release>
 80056f4:	4b04      	ldr	r3, [pc, #16]	; (8005708 <__sinit+0x28>)
 80056f6:	6223      	str	r3, [r4, #32]
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <__sinit+0x2c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1f5      	bne.n	80056ec <__sinit+0xc>
 8005700:	f7ff ffc4 	bl	800568c <global_stdio_init.part.0>
 8005704:	e7f2      	b.n	80056ec <__sinit+0xc>
 8005706:	bf00      	nop
 8005708:	0800564d 	.word	0x0800564d
 800570c:	2000064c 	.word	0x2000064c

08005710 <_fwalk_sglue>:
 8005710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005714:	4607      	mov	r7, r0
 8005716:	4688      	mov	r8, r1
 8005718:	4614      	mov	r4, r2
 800571a:	2600      	movs	r6, #0
 800571c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005720:	f1b9 0901 	subs.w	r9, r9, #1
 8005724:	d505      	bpl.n	8005732 <_fwalk_sglue+0x22>
 8005726:	6824      	ldr	r4, [r4, #0]
 8005728:	2c00      	cmp	r4, #0
 800572a:	d1f7      	bne.n	800571c <_fwalk_sglue+0xc>
 800572c:	4630      	mov	r0, r6
 800572e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005732:	89ab      	ldrh	r3, [r5, #12]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d907      	bls.n	8005748 <_fwalk_sglue+0x38>
 8005738:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800573c:	3301      	adds	r3, #1
 800573e:	d003      	beq.n	8005748 <_fwalk_sglue+0x38>
 8005740:	4629      	mov	r1, r5
 8005742:	4638      	mov	r0, r7
 8005744:	47c0      	blx	r8
 8005746:	4306      	orrs	r6, r0
 8005748:	3568      	adds	r5, #104	; 0x68
 800574a:	e7e9      	b.n	8005720 <_fwalk_sglue+0x10>

0800574c <iprintf>:
 800574c:	b40f      	push	{r0, r1, r2, r3}
 800574e:	b507      	push	{r0, r1, r2, lr}
 8005750:	4906      	ldr	r1, [pc, #24]	; (800576c <iprintf+0x20>)
 8005752:	ab04      	add	r3, sp, #16
 8005754:	6808      	ldr	r0, [r1, #0]
 8005756:	f853 2b04 	ldr.w	r2, [r3], #4
 800575a:	6881      	ldr	r1, [r0, #8]
 800575c:	9301      	str	r3, [sp, #4]
 800575e:	f001 fe37 	bl	80073d0 <_vfiprintf_r>
 8005762:	b003      	add	sp, #12
 8005764:	f85d eb04 	ldr.w	lr, [sp], #4
 8005768:	b004      	add	sp, #16
 800576a:	4770      	bx	lr
 800576c:	2000008c 	.word	0x2000008c

08005770 <_puts_r>:
 8005770:	6a03      	ldr	r3, [r0, #32]
 8005772:	b570      	push	{r4, r5, r6, lr}
 8005774:	4605      	mov	r5, r0
 8005776:	460e      	mov	r6, r1
 8005778:	6884      	ldr	r4, [r0, #8]
 800577a:	b90b      	cbnz	r3, 8005780 <_puts_r+0x10>
 800577c:	f7ff ffb0 	bl	80056e0 <__sinit>
 8005780:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005782:	07db      	lsls	r3, r3, #31
 8005784:	d405      	bmi.n	8005792 <_puts_r+0x22>
 8005786:	89a3      	ldrh	r3, [r4, #12]
 8005788:	0598      	lsls	r0, r3, #22
 800578a:	d402      	bmi.n	8005792 <_puts_r+0x22>
 800578c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800578e:	f000 fae6 	bl	8005d5e <__retarget_lock_acquire_recursive>
 8005792:	89a3      	ldrh	r3, [r4, #12]
 8005794:	0719      	lsls	r1, r3, #28
 8005796:	d513      	bpl.n	80057c0 <_puts_r+0x50>
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	b18b      	cbz	r3, 80057c0 <_puts_r+0x50>
 800579c:	3e01      	subs	r6, #1
 800579e:	68a3      	ldr	r3, [r4, #8]
 80057a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057a4:	3b01      	subs	r3, #1
 80057a6:	60a3      	str	r3, [r4, #8]
 80057a8:	b9e9      	cbnz	r1, 80057e6 <_puts_r+0x76>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	da2e      	bge.n	800580c <_puts_r+0x9c>
 80057ae:	4622      	mov	r2, r4
 80057b0:	210a      	movs	r1, #10
 80057b2:	4628      	mov	r0, r5
 80057b4:	f000 f929 	bl	8005a0a <__swbuf_r>
 80057b8:	3001      	adds	r0, #1
 80057ba:	d007      	beq.n	80057cc <_puts_r+0x5c>
 80057bc:	250a      	movs	r5, #10
 80057be:	e007      	b.n	80057d0 <_puts_r+0x60>
 80057c0:	4621      	mov	r1, r4
 80057c2:	4628      	mov	r0, r5
 80057c4:	f000 f95e 	bl	8005a84 <__swsetup_r>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d0e7      	beq.n	800579c <_puts_r+0x2c>
 80057cc:	f04f 35ff 	mov.w	r5, #4294967295
 80057d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057d2:	07da      	lsls	r2, r3, #31
 80057d4:	d405      	bmi.n	80057e2 <_puts_r+0x72>
 80057d6:	89a3      	ldrh	r3, [r4, #12]
 80057d8:	059b      	lsls	r3, r3, #22
 80057da:	d402      	bmi.n	80057e2 <_puts_r+0x72>
 80057dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057de:	f000 fabf 	bl	8005d60 <__retarget_lock_release_recursive>
 80057e2:	4628      	mov	r0, r5
 80057e4:	bd70      	pop	{r4, r5, r6, pc}
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	da04      	bge.n	80057f4 <_puts_r+0x84>
 80057ea:	69a2      	ldr	r2, [r4, #24]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	dc06      	bgt.n	80057fe <_puts_r+0x8e>
 80057f0:	290a      	cmp	r1, #10
 80057f2:	d004      	beq.n	80057fe <_puts_r+0x8e>
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	6022      	str	r2, [r4, #0]
 80057fa:	7019      	strb	r1, [r3, #0]
 80057fc:	e7cf      	b.n	800579e <_puts_r+0x2e>
 80057fe:	4622      	mov	r2, r4
 8005800:	4628      	mov	r0, r5
 8005802:	f000 f902 	bl	8005a0a <__swbuf_r>
 8005806:	3001      	adds	r0, #1
 8005808:	d1c9      	bne.n	800579e <_puts_r+0x2e>
 800580a:	e7df      	b.n	80057cc <_puts_r+0x5c>
 800580c:	250a      	movs	r5, #10
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	6022      	str	r2, [r4, #0]
 8005814:	701d      	strb	r5, [r3, #0]
 8005816:	e7db      	b.n	80057d0 <_puts_r+0x60>

08005818 <puts>:
 8005818:	4b02      	ldr	r3, [pc, #8]	; (8005824 <puts+0xc>)
 800581a:	4601      	mov	r1, r0
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	f7ff bfa7 	b.w	8005770 <_puts_r>
 8005822:	bf00      	nop
 8005824:	2000008c 	.word	0x2000008c

08005828 <setvbuf>:
 8005828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800582c:	461d      	mov	r5, r3
 800582e:	4b54      	ldr	r3, [pc, #336]	; (8005980 <setvbuf+0x158>)
 8005830:	4604      	mov	r4, r0
 8005832:	681f      	ldr	r7, [r3, #0]
 8005834:	460e      	mov	r6, r1
 8005836:	4690      	mov	r8, r2
 8005838:	b127      	cbz	r7, 8005844 <setvbuf+0x1c>
 800583a:	6a3b      	ldr	r3, [r7, #32]
 800583c:	b913      	cbnz	r3, 8005844 <setvbuf+0x1c>
 800583e:	4638      	mov	r0, r7
 8005840:	f7ff ff4e 	bl	80056e0 <__sinit>
 8005844:	f1b8 0f02 	cmp.w	r8, #2
 8005848:	d006      	beq.n	8005858 <setvbuf+0x30>
 800584a:	f1b8 0f01 	cmp.w	r8, #1
 800584e:	f200 8094 	bhi.w	800597a <setvbuf+0x152>
 8005852:	2d00      	cmp	r5, #0
 8005854:	f2c0 8091 	blt.w	800597a <setvbuf+0x152>
 8005858:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800585a:	07da      	lsls	r2, r3, #31
 800585c:	d405      	bmi.n	800586a <setvbuf+0x42>
 800585e:	89a3      	ldrh	r3, [r4, #12]
 8005860:	059b      	lsls	r3, r3, #22
 8005862:	d402      	bmi.n	800586a <setvbuf+0x42>
 8005864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005866:	f000 fa7a 	bl	8005d5e <__retarget_lock_acquire_recursive>
 800586a:	4621      	mov	r1, r4
 800586c:	4638      	mov	r0, r7
 800586e:	f001 ff4b 	bl	8007708 <_fflush_r>
 8005872:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005874:	b141      	cbz	r1, 8005888 <setvbuf+0x60>
 8005876:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800587a:	4299      	cmp	r1, r3
 800587c:	d002      	beq.n	8005884 <setvbuf+0x5c>
 800587e:	4638      	mov	r0, r7
 8005880:	f001 f90a 	bl	8006a98 <_free_r>
 8005884:	2300      	movs	r3, #0
 8005886:	6363      	str	r3, [r4, #52]	; 0x34
 8005888:	2300      	movs	r3, #0
 800588a:	61a3      	str	r3, [r4, #24]
 800588c:	6063      	str	r3, [r4, #4]
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	0618      	lsls	r0, r3, #24
 8005892:	d503      	bpl.n	800589c <setvbuf+0x74>
 8005894:	4638      	mov	r0, r7
 8005896:	6921      	ldr	r1, [r4, #16]
 8005898:	f001 f8fe 	bl	8006a98 <_free_r>
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	f1b8 0f02 	cmp.w	r8, #2
 80058a2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80058a6:	f023 0303 	bic.w	r3, r3, #3
 80058aa:	81a3      	strh	r3, [r4, #12]
 80058ac:	d05f      	beq.n	800596e <setvbuf+0x146>
 80058ae:	ab01      	add	r3, sp, #4
 80058b0:	466a      	mov	r2, sp
 80058b2:	4621      	mov	r1, r4
 80058b4:	4638      	mov	r0, r7
 80058b6:	f001 ff61 	bl	800777c <__swhatbuf_r>
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	4318      	orrs	r0, r3
 80058be:	81a0      	strh	r0, [r4, #12]
 80058c0:	bb2d      	cbnz	r5, 800590e <setvbuf+0xe6>
 80058c2:	9d00      	ldr	r5, [sp, #0]
 80058c4:	4628      	mov	r0, r5
 80058c6:	f001 f92f 	bl	8006b28 <malloc>
 80058ca:	4606      	mov	r6, r0
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d150      	bne.n	8005972 <setvbuf+0x14a>
 80058d0:	f8dd 9000 	ldr.w	r9, [sp]
 80058d4:	45a9      	cmp	r9, r5
 80058d6:	d13e      	bne.n	8005956 <setvbuf+0x12e>
 80058d8:	f04f 35ff 	mov.w	r5, #4294967295
 80058dc:	2200      	movs	r2, #0
 80058de:	60a2      	str	r2, [r4, #8]
 80058e0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80058e4:	6022      	str	r2, [r4, #0]
 80058e6:	6122      	str	r2, [r4, #16]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ee:	6162      	str	r2, [r4, #20]
 80058f0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058f2:	f043 0302 	orr.w	r3, r3, #2
 80058f6:	07d1      	lsls	r1, r2, #31
 80058f8:	81a3      	strh	r3, [r4, #12]
 80058fa:	d404      	bmi.n	8005906 <setvbuf+0xde>
 80058fc:	059b      	lsls	r3, r3, #22
 80058fe:	d402      	bmi.n	8005906 <setvbuf+0xde>
 8005900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005902:	f000 fa2d 	bl	8005d60 <__retarget_lock_release_recursive>
 8005906:	4628      	mov	r0, r5
 8005908:	b003      	add	sp, #12
 800590a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800590e:	2e00      	cmp	r6, #0
 8005910:	d0d8      	beq.n	80058c4 <setvbuf+0x9c>
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	b913      	cbnz	r3, 800591c <setvbuf+0xf4>
 8005916:	4638      	mov	r0, r7
 8005918:	f7ff fee2 	bl	80056e0 <__sinit>
 800591c:	f1b8 0f01 	cmp.w	r8, #1
 8005920:	bf08      	it	eq
 8005922:	89a3      	ldrheq	r3, [r4, #12]
 8005924:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005928:	bf04      	itt	eq
 800592a:	f043 0301 	orreq.w	r3, r3, #1
 800592e:	81a3      	strheq	r3, [r4, #12]
 8005930:	89a3      	ldrh	r3, [r4, #12]
 8005932:	6026      	str	r6, [r4, #0]
 8005934:	f013 0208 	ands.w	r2, r3, #8
 8005938:	d01d      	beq.n	8005976 <setvbuf+0x14e>
 800593a:	07da      	lsls	r2, r3, #31
 800593c:	bf41      	itttt	mi
 800593e:	2200      	movmi	r2, #0
 8005940:	426d      	negmi	r5, r5
 8005942:	60a2      	strmi	r2, [r4, #8]
 8005944:	61a5      	strmi	r5, [r4, #24]
 8005946:	bf58      	it	pl
 8005948:	60a5      	strpl	r5, [r4, #8]
 800594a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800594c:	f015 0501 	ands.w	r5, r5, #1
 8005950:	d0d4      	beq.n	80058fc <setvbuf+0xd4>
 8005952:	2500      	movs	r5, #0
 8005954:	e7d7      	b.n	8005906 <setvbuf+0xde>
 8005956:	4648      	mov	r0, r9
 8005958:	f001 f8e6 	bl	8006b28 <malloc>
 800595c:	4606      	mov	r6, r0
 800595e:	2800      	cmp	r0, #0
 8005960:	d0ba      	beq.n	80058d8 <setvbuf+0xb0>
 8005962:	89a3      	ldrh	r3, [r4, #12]
 8005964:	464d      	mov	r5, r9
 8005966:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800596a:	81a3      	strh	r3, [r4, #12]
 800596c:	e7d1      	b.n	8005912 <setvbuf+0xea>
 800596e:	2500      	movs	r5, #0
 8005970:	e7b4      	b.n	80058dc <setvbuf+0xb4>
 8005972:	46a9      	mov	r9, r5
 8005974:	e7f5      	b.n	8005962 <setvbuf+0x13a>
 8005976:	60a2      	str	r2, [r4, #8]
 8005978:	e7e7      	b.n	800594a <setvbuf+0x122>
 800597a:	f04f 35ff 	mov.w	r5, #4294967295
 800597e:	e7c2      	b.n	8005906 <setvbuf+0xde>
 8005980:	2000008c 	.word	0x2000008c

08005984 <__sread>:
 8005984:	b510      	push	{r4, lr}
 8005986:	460c      	mov	r4, r1
 8005988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800598c:	f000 f998 	bl	8005cc0 <_read_r>
 8005990:	2800      	cmp	r0, #0
 8005992:	bfab      	itete	ge
 8005994:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005996:	89a3      	ldrhlt	r3, [r4, #12]
 8005998:	181b      	addge	r3, r3, r0
 800599a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800599e:	bfac      	ite	ge
 80059a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80059a2:	81a3      	strhlt	r3, [r4, #12]
 80059a4:	bd10      	pop	{r4, pc}

080059a6 <__swrite>:
 80059a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059aa:	461f      	mov	r7, r3
 80059ac:	898b      	ldrh	r3, [r1, #12]
 80059ae:	4605      	mov	r5, r0
 80059b0:	05db      	lsls	r3, r3, #23
 80059b2:	460c      	mov	r4, r1
 80059b4:	4616      	mov	r6, r2
 80059b6:	d505      	bpl.n	80059c4 <__swrite+0x1e>
 80059b8:	2302      	movs	r3, #2
 80059ba:	2200      	movs	r2, #0
 80059bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c0:	f000 f96c 	bl	8005c9c <_lseek_r>
 80059c4:	89a3      	ldrh	r3, [r4, #12]
 80059c6:	4632      	mov	r2, r6
 80059c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059cc:	81a3      	strh	r3, [r4, #12]
 80059ce:	4628      	mov	r0, r5
 80059d0:	463b      	mov	r3, r7
 80059d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059da:	f000 b983 	b.w	8005ce4 <_write_r>

080059de <__sseek>:
 80059de:	b510      	push	{r4, lr}
 80059e0:	460c      	mov	r4, r1
 80059e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e6:	f000 f959 	bl	8005c9c <_lseek_r>
 80059ea:	1c43      	adds	r3, r0, #1
 80059ec:	89a3      	ldrh	r3, [r4, #12]
 80059ee:	bf15      	itete	ne
 80059f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80059f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059fa:	81a3      	strheq	r3, [r4, #12]
 80059fc:	bf18      	it	ne
 80059fe:	81a3      	strhne	r3, [r4, #12]
 8005a00:	bd10      	pop	{r4, pc}

08005a02 <__sclose>:
 8005a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a06:	f000 b939 	b.w	8005c7c <_close_r>

08005a0a <__swbuf_r>:
 8005a0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0c:	460e      	mov	r6, r1
 8005a0e:	4614      	mov	r4, r2
 8005a10:	4605      	mov	r5, r0
 8005a12:	b118      	cbz	r0, 8005a1c <__swbuf_r+0x12>
 8005a14:	6a03      	ldr	r3, [r0, #32]
 8005a16:	b90b      	cbnz	r3, 8005a1c <__swbuf_r+0x12>
 8005a18:	f7ff fe62 	bl	80056e0 <__sinit>
 8005a1c:	69a3      	ldr	r3, [r4, #24]
 8005a1e:	60a3      	str	r3, [r4, #8]
 8005a20:	89a3      	ldrh	r3, [r4, #12]
 8005a22:	071a      	lsls	r2, r3, #28
 8005a24:	d525      	bpl.n	8005a72 <__swbuf_r+0x68>
 8005a26:	6923      	ldr	r3, [r4, #16]
 8005a28:	b31b      	cbz	r3, 8005a72 <__swbuf_r+0x68>
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	6922      	ldr	r2, [r4, #16]
 8005a2e:	b2f6      	uxtb	r6, r6
 8005a30:	1a98      	subs	r0, r3, r2
 8005a32:	6963      	ldr	r3, [r4, #20]
 8005a34:	4637      	mov	r7, r6
 8005a36:	4283      	cmp	r3, r0
 8005a38:	dc04      	bgt.n	8005a44 <__swbuf_r+0x3a>
 8005a3a:	4621      	mov	r1, r4
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	f001 fe63 	bl	8007708 <_fflush_r>
 8005a42:	b9e0      	cbnz	r0, 8005a7e <__swbuf_r+0x74>
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	3b01      	subs	r3, #1
 8005a48:	60a3      	str	r3, [r4, #8]
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	6022      	str	r2, [r4, #0]
 8005a50:	701e      	strb	r6, [r3, #0]
 8005a52:	6962      	ldr	r2, [r4, #20]
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d004      	beq.n	8005a64 <__swbuf_r+0x5a>
 8005a5a:	89a3      	ldrh	r3, [r4, #12]
 8005a5c:	07db      	lsls	r3, r3, #31
 8005a5e:	d506      	bpl.n	8005a6e <__swbuf_r+0x64>
 8005a60:	2e0a      	cmp	r6, #10
 8005a62:	d104      	bne.n	8005a6e <__swbuf_r+0x64>
 8005a64:	4621      	mov	r1, r4
 8005a66:	4628      	mov	r0, r5
 8005a68:	f001 fe4e 	bl	8007708 <_fflush_r>
 8005a6c:	b938      	cbnz	r0, 8005a7e <__swbuf_r+0x74>
 8005a6e:	4638      	mov	r0, r7
 8005a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a72:	4621      	mov	r1, r4
 8005a74:	4628      	mov	r0, r5
 8005a76:	f000 f805 	bl	8005a84 <__swsetup_r>
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d0d5      	beq.n	8005a2a <__swbuf_r+0x20>
 8005a7e:	f04f 37ff 	mov.w	r7, #4294967295
 8005a82:	e7f4      	b.n	8005a6e <__swbuf_r+0x64>

08005a84 <__swsetup_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4b2a      	ldr	r3, [pc, #168]	; (8005b30 <__swsetup_r+0xac>)
 8005a88:	4605      	mov	r5, r0
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	b118      	cbz	r0, 8005a98 <__swsetup_r+0x14>
 8005a90:	6a03      	ldr	r3, [r0, #32]
 8005a92:	b90b      	cbnz	r3, 8005a98 <__swsetup_r+0x14>
 8005a94:	f7ff fe24 	bl	80056e0 <__sinit>
 8005a98:	89a3      	ldrh	r3, [r4, #12]
 8005a9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a9e:	0718      	lsls	r0, r3, #28
 8005aa0:	d422      	bmi.n	8005ae8 <__swsetup_r+0x64>
 8005aa2:	06d9      	lsls	r1, r3, #27
 8005aa4:	d407      	bmi.n	8005ab6 <__swsetup_r+0x32>
 8005aa6:	2309      	movs	r3, #9
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005aae:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab2:	81a3      	strh	r3, [r4, #12]
 8005ab4:	e034      	b.n	8005b20 <__swsetup_r+0x9c>
 8005ab6:	0758      	lsls	r0, r3, #29
 8005ab8:	d512      	bpl.n	8005ae0 <__swsetup_r+0x5c>
 8005aba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005abc:	b141      	cbz	r1, 8005ad0 <__swsetup_r+0x4c>
 8005abe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ac2:	4299      	cmp	r1, r3
 8005ac4:	d002      	beq.n	8005acc <__swsetup_r+0x48>
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	f000 ffe6 	bl	8006a98 <_free_r>
 8005acc:	2300      	movs	r3, #0
 8005ace:	6363      	str	r3, [r4, #52]	; 0x34
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ad6:	81a3      	strh	r3, [r4, #12]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6063      	str	r3, [r4, #4]
 8005adc:	6923      	ldr	r3, [r4, #16]
 8005ade:	6023      	str	r3, [r4, #0]
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	f043 0308 	orr.w	r3, r3, #8
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	6923      	ldr	r3, [r4, #16]
 8005aea:	b94b      	cbnz	r3, 8005b00 <__swsetup_r+0x7c>
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005af2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af6:	d003      	beq.n	8005b00 <__swsetup_r+0x7c>
 8005af8:	4621      	mov	r1, r4
 8005afa:	4628      	mov	r0, r5
 8005afc:	f001 fe63 	bl	80077c6 <__smakebuf_r>
 8005b00:	89a0      	ldrh	r0, [r4, #12]
 8005b02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b06:	f010 0301 	ands.w	r3, r0, #1
 8005b0a:	d00a      	beq.n	8005b22 <__swsetup_r+0x9e>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60a3      	str	r3, [r4, #8]
 8005b10:	6963      	ldr	r3, [r4, #20]
 8005b12:	425b      	negs	r3, r3
 8005b14:	61a3      	str	r3, [r4, #24]
 8005b16:	6923      	ldr	r3, [r4, #16]
 8005b18:	b943      	cbnz	r3, 8005b2c <__swsetup_r+0xa8>
 8005b1a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b1e:	d1c4      	bne.n	8005aaa <__swsetup_r+0x26>
 8005b20:	bd38      	pop	{r3, r4, r5, pc}
 8005b22:	0781      	lsls	r1, r0, #30
 8005b24:	bf58      	it	pl
 8005b26:	6963      	ldrpl	r3, [r4, #20]
 8005b28:	60a3      	str	r3, [r4, #8]
 8005b2a:	e7f4      	b.n	8005b16 <__swsetup_r+0x92>
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	e7f7      	b.n	8005b20 <__swsetup_r+0x9c>
 8005b30:	2000008c 	.word	0x2000008c

08005b34 <memset>:
 8005b34:	4603      	mov	r3, r0
 8005b36:	4402      	add	r2, r0
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d100      	bne.n	8005b3e <memset+0xa>
 8005b3c:	4770      	bx	lr
 8005b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b42:	e7f9      	b.n	8005b38 <memset+0x4>

08005b44 <strncmp>:
 8005b44:	b510      	push	{r4, lr}
 8005b46:	b16a      	cbz	r2, 8005b64 <strncmp+0x20>
 8005b48:	3901      	subs	r1, #1
 8005b4a:	1884      	adds	r4, r0, r2
 8005b4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b50:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d103      	bne.n	8005b60 <strncmp+0x1c>
 8005b58:	42a0      	cmp	r0, r4
 8005b5a:	d001      	beq.n	8005b60 <strncmp+0x1c>
 8005b5c:	2a00      	cmp	r2, #0
 8005b5e:	d1f5      	bne.n	8005b4c <strncmp+0x8>
 8005b60:	1ad0      	subs	r0, r2, r3
 8005b62:	bd10      	pop	{r4, pc}
 8005b64:	4610      	mov	r0, r2
 8005b66:	e7fc      	b.n	8005b62 <strncmp+0x1e>

08005b68 <strncpy>:
 8005b68:	4603      	mov	r3, r0
 8005b6a:	b510      	push	{r4, lr}
 8005b6c:	3901      	subs	r1, #1
 8005b6e:	b132      	cbz	r2, 8005b7e <strncpy+0x16>
 8005b70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005b74:	3a01      	subs	r2, #1
 8005b76:	f803 4b01 	strb.w	r4, [r3], #1
 8005b7a:	2c00      	cmp	r4, #0
 8005b7c:	d1f7      	bne.n	8005b6e <strncpy+0x6>
 8005b7e:	2100      	movs	r1, #0
 8005b80:	441a      	add	r2, r3
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d100      	bne.n	8005b88 <strncpy+0x20>
 8005b86:	bd10      	pop	{r4, pc}
 8005b88:	f803 1b01 	strb.w	r1, [r3], #1
 8005b8c:	e7f9      	b.n	8005b82 <strncpy+0x1a>
	...

08005b90 <strtok>:
 8005b90:	4b16      	ldr	r3, [pc, #88]	; (8005bec <strtok+0x5c>)
 8005b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b96:	681f      	ldr	r7, [r3, #0]
 8005b98:	4605      	mov	r5, r0
 8005b9a:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8005b9c:	460e      	mov	r6, r1
 8005b9e:	b9ec      	cbnz	r4, 8005bdc <strtok+0x4c>
 8005ba0:	2050      	movs	r0, #80	; 0x50
 8005ba2:	f000 ffc1 	bl	8006b28 <malloc>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	6478      	str	r0, [r7, #68]	; 0x44
 8005baa:	b920      	cbnz	r0, 8005bb6 <strtok+0x26>
 8005bac:	215b      	movs	r1, #91	; 0x5b
 8005bae:	4b10      	ldr	r3, [pc, #64]	; (8005bf0 <strtok+0x60>)
 8005bb0:	4810      	ldr	r0, [pc, #64]	; (8005bf4 <strtok+0x64>)
 8005bb2:	f000 f8e5 	bl	8005d80 <__assert_func>
 8005bb6:	e9c0 4400 	strd	r4, r4, [r0]
 8005bba:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005bbe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005bc2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005bc6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005bca:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005bce:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005bd2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005bd6:	6184      	str	r4, [r0, #24]
 8005bd8:	7704      	strb	r4, [r0, #28]
 8005bda:	6244      	str	r4, [r0, #36]	; 0x24
 8005bdc:	4631      	mov	r1, r6
 8005bde:	4628      	mov	r0, r5
 8005be0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005be2:	2301      	movs	r3, #1
 8005be4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005be8:	f000 b806 	b.w	8005bf8 <__strtok_r>
 8005bec:	2000008c 	.word	0x2000008c
 8005bf0:	08007c1f 	.word	0x08007c1f
 8005bf4:	08007c36 	.word	0x08007c36

08005bf8 <__strtok_r>:
 8005bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bfa:	b908      	cbnz	r0, 8005c00 <__strtok_r+0x8>
 8005bfc:	6810      	ldr	r0, [r2, #0]
 8005bfe:	b188      	cbz	r0, 8005c24 <__strtok_r+0x2c>
 8005c00:	4604      	mov	r4, r0
 8005c02:	460f      	mov	r7, r1
 8005c04:	4620      	mov	r0, r4
 8005c06:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005c0a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005c0e:	b91e      	cbnz	r6, 8005c18 <__strtok_r+0x20>
 8005c10:	b965      	cbnz	r5, 8005c2c <__strtok_r+0x34>
 8005c12:	4628      	mov	r0, r5
 8005c14:	6015      	str	r5, [r2, #0]
 8005c16:	e005      	b.n	8005c24 <__strtok_r+0x2c>
 8005c18:	42b5      	cmp	r5, r6
 8005c1a:	d1f6      	bne.n	8005c0a <__strtok_r+0x12>
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1f0      	bne.n	8005c02 <__strtok_r+0xa>
 8005c20:	6014      	str	r4, [r2, #0]
 8005c22:	7003      	strb	r3, [r0, #0]
 8005c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c26:	461c      	mov	r4, r3
 8005c28:	e00c      	b.n	8005c44 <__strtok_r+0x4c>
 8005c2a:	b915      	cbnz	r5, 8005c32 <__strtok_r+0x3a>
 8005c2c:	460e      	mov	r6, r1
 8005c2e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005c32:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005c36:	42ab      	cmp	r3, r5
 8005c38:	d1f7      	bne.n	8005c2a <__strtok_r+0x32>
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d0f3      	beq.n	8005c26 <__strtok_r+0x2e>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005c44:	6014      	str	r4, [r2, #0]
 8005c46:	e7ed      	b.n	8005c24 <__strtok_r+0x2c>

08005c48 <strstr>:
 8005c48:	780a      	ldrb	r2, [r1, #0]
 8005c4a:	b570      	push	{r4, r5, r6, lr}
 8005c4c:	b96a      	cbnz	r2, 8005c6a <strstr+0x22>
 8005c4e:	bd70      	pop	{r4, r5, r6, pc}
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d109      	bne.n	8005c68 <strstr+0x20>
 8005c54:	460c      	mov	r4, r1
 8005c56:	4605      	mov	r5, r0
 8005c58:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d0f6      	beq.n	8005c4e <strstr+0x6>
 8005c60:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005c64:	429e      	cmp	r6, r3
 8005c66:	d0f7      	beq.n	8005c58 <strstr+0x10>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	7803      	ldrb	r3, [r0, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1ef      	bne.n	8005c50 <strstr+0x8>
 8005c70:	4618      	mov	r0, r3
 8005c72:	e7ec      	b.n	8005c4e <strstr+0x6>

08005c74 <_localeconv_r>:
 8005c74:	4800      	ldr	r0, [pc, #0]	; (8005c78 <_localeconv_r+0x4>)
 8005c76:	4770      	bx	lr
 8005c78:	20000180 	.word	0x20000180

08005c7c <_close_r>:
 8005c7c:	b538      	push	{r3, r4, r5, lr}
 8005c7e:	2300      	movs	r3, #0
 8005c80:	4d05      	ldr	r5, [pc, #20]	; (8005c98 <_close_r+0x1c>)
 8005c82:	4604      	mov	r4, r0
 8005c84:	4608      	mov	r0, r1
 8005c86:	602b      	str	r3, [r5, #0]
 8005c88:	f7fb ff6c 	bl	8001b64 <_close>
 8005c8c:	1c43      	adds	r3, r0, #1
 8005c8e:	d102      	bne.n	8005c96 <_close_r+0x1a>
 8005c90:	682b      	ldr	r3, [r5, #0]
 8005c92:	b103      	cbz	r3, 8005c96 <_close_r+0x1a>
 8005c94:	6023      	str	r3, [r4, #0]
 8005c96:	bd38      	pop	{r3, r4, r5, pc}
 8005c98:	20000650 	.word	0x20000650

08005c9c <_lseek_r>:
 8005c9c:	b538      	push	{r3, r4, r5, lr}
 8005c9e:	4604      	mov	r4, r0
 8005ca0:	4608      	mov	r0, r1
 8005ca2:	4611      	mov	r1, r2
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	4d05      	ldr	r5, [pc, #20]	; (8005cbc <_lseek_r+0x20>)
 8005ca8:	602a      	str	r2, [r5, #0]
 8005caa:	461a      	mov	r2, r3
 8005cac:	f7fb ff7e 	bl	8001bac <_lseek>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_lseek_r+0x1e>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_lseek_r+0x1e>
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000650 	.word	0x20000650

08005cc0 <_read_r>:
 8005cc0:	b538      	push	{r3, r4, r5, lr}
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	2200      	movs	r2, #0
 8005cca:	4d05      	ldr	r5, [pc, #20]	; (8005ce0 <_read_r+0x20>)
 8005ccc:	602a      	str	r2, [r5, #0]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f7fb ff2b 	bl	8001b2a <_read>
 8005cd4:	1c43      	adds	r3, r0, #1
 8005cd6:	d102      	bne.n	8005cde <_read_r+0x1e>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	b103      	cbz	r3, 8005cde <_read_r+0x1e>
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	bd38      	pop	{r3, r4, r5, pc}
 8005ce0:	20000650 	.word	0x20000650

08005ce4 <_write_r>:
 8005ce4:	b538      	push	{r3, r4, r5, lr}
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	2200      	movs	r2, #0
 8005cee:	4d05      	ldr	r5, [pc, #20]	; (8005d04 <_write_r+0x20>)
 8005cf0:	602a      	str	r2, [r5, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	f7fb f8e6 	bl	8000ec4 <_write>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_write_r+0x1e>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_write_r+0x1e>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	20000650 	.word	0x20000650

08005d08 <__errno>:
 8005d08:	4b01      	ldr	r3, [pc, #4]	; (8005d10 <__errno+0x8>)
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	2000008c 	.word	0x2000008c

08005d14 <__libc_init_array>:
 8005d14:	b570      	push	{r4, r5, r6, lr}
 8005d16:	2600      	movs	r6, #0
 8005d18:	4d0c      	ldr	r5, [pc, #48]	; (8005d4c <__libc_init_array+0x38>)
 8005d1a:	4c0d      	ldr	r4, [pc, #52]	; (8005d50 <__libc_init_array+0x3c>)
 8005d1c:	1b64      	subs	r4, r4, r5
 8005d1e:	10a4      	asrs	r4, r4, #2
 8005d20:	42a6      	cmp	r6, r4
 8005d22:	d109      	bne.n	8005d38 <__libc_init_array+0x24>
 8005d24:	f001 fe4a 	bl	80079bc <_init>
 8005d28:	2600      	movs	r6, #0
 8005d2a:	4d0a      	ldr	r5, [pc, #40]	; (8005d54 <__libc_init_array+0x40>)
 8005d2c:	4c0a      	ldr	r4, [pc, #40]	; (8005d58 <__libc_init_array+0x44>)
 8005d2e:	1b64      	subs	r4, r4, r5
 8005d30:	10a4      	asrs	r4, r4, #2
 8005d32:	42a6      	cmp	r6, r4
 8005d34:	d105      	bne.n	8005d42 <__libc_init_array+0x2e>
 8005d36:	bd70      	pop	{r4, r5, r6, pc}
 8005d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d3c:	4798      	blx	r3
 8005d3e:	3601      	adds	r6, #1
 8005d40:	e7ee      	b.n	8005d20 <__libc_init_array+0xc>
 8005d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d46:	4798      	blx	r3
 8005d48:	3601      	adds	r6, #1
 8005d4a:	e7f2      	b.n	8005d32 <__libc_init_array+0x1e>
 8005d4c:	08007eb8 	.word	0x08007eb8
 8005d50:	08007eb8 	.word	0x08007eb8
 8005d54:	08007eb8 	.word	0x08007eb8
 8005d58:	08007ebc 	.word	0x08007ebc

08005d5c <__retarget_lock_init_recursive>:
 8005d5c:	4770      	bx	lr

08005d5e <__retarget_lock_acquire_recursive>:
 8005d5e:	4770      	bx	lr

08005d60 <__retarget_lock_release_recursive>:
 8005d60:	4770      	bx	lr

08005d62 <memchr>:
 8005d62:	4603      	mov	r3, r0
 8005d64:	b510      	push	{r4, lr}
 8005d66:	b2c9      	uxtb	r1, r1
 8005d68:	4402      	add	r2, r0
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	d101      	bne.n	8005d74 <memchr+0x12>
 8005d70:	2000      	movs	r0, #0
 8005d72:	e003      	b.n	8005d7c <memchr+0x1a>
 8005d74:	7804      	ldrb	r4, [r0, #0]
 8005d76:	3301      	adds	r3, #1
 8005d78:	428c      	cmp	r4, r1
 8005d7a:	d1f6      	bne.n	8005d6a <memchr+0x8>
 8005d7c:	bd10      	pop	{r4, pc}
	...

08005d80 <__assert_func>:
 8005d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d82:	4614      	mov	r4, r2
 8005d84:	461a      	mov	r2, r3
 8005d86:	4b09      	ldr	r3, [pc, #36]	; (8005dac <__assert_func+0x2c>)
 8005d88:	4605      	mov	r5, r0
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68d8      	ldr	r0, [r3, #12]
 8005d8e:	b14c      	cbz	r4, 8005da4 <__assert_func+0x24>
 8005d90:	4b07      	ldr	r3, [pc, #28]	; (8005db0 <__assert_func+0x30>)
 8005d92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d96:	9100      	str	r1, [sp, #0]
 8005d98:	462b      	mov	r3, r5
 8005d9a:	4906      	ldr	r1, [pc, #24]	; (8005db4 <__assert_func+0x34>)
 8005d9c:	f001 fcdc 	bl	8007758 <fiprintf>
 8005da0:	f001 fd8e 	bl	80078c0 <abort>
 8005da4:	4b04      	ldr	r3, [pc, #16]	; (8005db8 <__assert_func+0x38>)
 8005da6:	461c      	mov	r4, r3
 8005da8:	e7f3      	b.n	8005d92 <__assert_func+0x12>
 8005daa:	bf00      	nop
 8005dac:	2000008c 	.word	0x2000008c
 8005db0:	08007c90 	.word	0x08007c90
 8005db4:	08007c9d 	.word	0x08007c9d
 8005db8:	08007ccb 	.word	0x08007ccb

08005dbc <quorem>:
 8005dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	6903      	ldr	r3, [r0, #16]
 8005dc2:	690c      	ldr	r4, [r1, #16]
 8005dc4:	4607      	mov	r7, r0
 8005dc6:	42a3      	cmp	r3, r4
 8005dc8:	db7f      	blt.n	8005eca <quorem+0x10e>
 8005dca:	3c01      	subs	r4, #1
 8005dcc:	f100 0514 	add.w	r5, r0, #20
 8005dd0:	f101 0814 	add.w	r8, r1, #20
 8005dd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd8:	9301      	str	r3, [sp, #4]
 8005dda:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de2:	3301      	adds	r3, #1
 8005de4:	429a      	cmp	r2, r3
 8005de6:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005dee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005df2:	d331      	bcc.n	8005e58 <quorem+0x9c>
 8005df4:	f04f 0e00 	mov.w	lr, #0
 8005df8:	4640      	mov	r0, r8
 8005dfa:	46ac      	mov	ip, r5
 8005dfc:	46f2      	mov	sl, lr
 8005dfe:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e02:	b293      	uxth	r3, r2
 8005e04:	fb06 e303 	mla	r3, r6, r3, lr
 8005e08:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e0c:	0c1a      	lsrs	r2, r3, #16
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	fb06 220e 	mla	r2, r6, lr, r2
 8005e14:	ebaa 0303 	sub.w	r3, sl, r3
 8005e18:	f8dc a000 	ldr.w	sl, [ip]
 8005e1c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e20:	fa1f fa8a 	uxth.w	sl, sl
 8005e24:	4453      	add	r3, sl
 8005e26:	f8dc a000 	ldr.w	sl, [ip]
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e3a:	4581      	cmp	r9, r0
 8005e3c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e40:	f84c 3b04 	str.w	r3, [ip], #4
 8005e44:	d2db      	bcs.n	8005dfe <quorem+0x42>
 8005e46:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e4a:	b92b      	cbnz	r3, 8005e58 <quorem+0x9c>
 8005e4c:	9b01      	ldr	r3, [sp, #4]
 8005e4e:	3b04      	subs	r3, #4
 8005e50:	429d      	cmp	r5, r3
 8005e52:	461a      	mov	r2, r3
 8005e54:	d32d      	bcc.n	8005eb2 <quorem+0xf6>
 8005e56:	613c      	str	r4, [r7, #16]
 8005e58:	4638      	mov	r0, r7
 8005e5a:	f001 f993 	bl	8007184 <__mcmp>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	db23      	blt.n	8005eaa <quorem+0xee>
 8005e62:	4629      	mov	r1, r5
 8005e64:	2000      	movs	r0, #0
 8005e66:	3601      	adds	r6, #1
 8005e68:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e6c:	f8d1 c000 	ldr.w	ip, [r1]
 8005e70:	b293      	uxth	r3, r2
 8005e72:	1ac3      	subs	r3, r0, r3
 8005e74:	0c12      	lsrs	r2, r2, #16
 8005e76:	fa1f f08c 	uxth.w	r0, ip
 8005e7a:	4403      	add	r3, r0
 8005e7c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e8a:	45c1      	cmp	r9, r8
 8005e8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e90:	f841 3b04 	str.w	r3, [r1], #4
 8005e94:	d2e8      	bcs.n	8005e68 <quorem+0xac>
 8005e96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e9e:	b922      	cbnz	r2, 8005eaa <quorem+0xee>
 8005ea0:	3b04      	subs	r3, #4
 8005ea2:	429d      	cmp	r5, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	d30a      	bcc.n	8005ebe <quorem+0x102>
 8005ea8:	613c      	str	r4, [r7, #16]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	b003      	add	sp, #12
 8005eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1cd      	bne.n	8005e56 <quorem+0x9a>
 8005eba:	3c01      	subs	r4, #1
 8005ebc:	e7c8      	b.n	8005e50 <quorem+0x94>
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	2a00      	cmp	r2, #0
 8005ec4:	d1f0      	bne.n	8005ea8 <quorem+0xec>
 8005ec6:	3c01      	subs	r4, #1
 8005ec8:	e7eb      	b.n	8005ea2 <quorem+0xe6>
 8005eca:	2000      	movs	r0, #0
 8005ecc:	e7ee      	b.n	8005eac <quorem+0xf0>
	...

08005ed0 <_dtoa_r>:
 8005ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	4616      	mov	r6, r2
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	69c4      	ldr	r4, [r0, #28]
 8005eda:	b099      	sub	sp, #100	; 0x64
 8005edc:	4605      	mov	r5, r0
 8005ede:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005ee2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005ee6:	b974      	cbnz	r4, 8005f06 <_dtoa_r+0x36>
 8005ee8:	2010      	movs	r0, #16
 8005eea:	f000 fe1d 	bl	8006b28 <malloc>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	61e8      	str	r0, [r5, #28]
 8005ef2:	b920      	cbnz	r0, 8005efe <_dtoa_r+0x2e>
 8005ef4:	21ef      	movs	r1, #239	; 0xef
 8005ef6:	4bac      	ldr	r3, [pc, #688]	; (80061a8 <_dtoa_r+0x2d8>)
 8005ef8:	48ac      	ldr	r0, [pc, #688]	; (80061ac <_dtoa_r+0x2dc>)
 8005efa:	f7ff ff41 	bl	8005d80 <__assert_func>
 8005efe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f02:	6004      	str	r4, [r0, #0]
 8005f04:	60c4      	str	r4, [r0, #12]
 8005f06:	69eb      	ldr	r3, [r5, #28]
 8005f08:	6819      	ldr	r1, [r3, #0]
 8005f0a:	b151      	cbz	r1, 8005f22 <_dtoa_r+0x52>
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4093      	lsls	r3, r2
 8005f12:	604a      	str	r2, [r1, #4]
 8005f14:	608b      	str	r3, [r1, #8]
 8005f16:	4628      	mov	r0, r5
 8005f18:	f000 fefa 	bl	8006d10 <_Bfree>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	69eb      	ldr	r3, [r5, #28]
 8005f20:	601a      	str	r2, [r3, #0]
 8005f22:	1e3b      	subs	r3, r7, #0
 8005f24:	bfaf      	iteee	ge
 8005f26:	2300      	movge	r3, #0
 8005f28:	2201      	movlt	r2, #1
 8005f2a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f2e:	9305      	strlt	r3, [sp, #20]
 8005f30:	bfa8      	it	ge
 8005f32:	f8c8 3000 	strge.w	r3, [r8]
 8005f36:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005f3a:	4b9d      	ldr	r3, [pc, #628]	; (80061b0 <_dtoa_r+0x2e0>)
 8005f3c:	bfb8      	it	lt
 8005f3e:	f8c8 2000 	strlt.w	r2, [r8]
 8005f42:	ea33 0309 	bics.w	r3, r3, r9
 8005f46:	d119      	bne.n	8005f7c <_dtoa_r+0xac>
 8005f48:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f54:	4333      	orrs	r3, r6
 8005f56:	f000 8589 	beq.w	8006a6c <_dtoa_r+0xb9c>
 8005f5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f5c:	b953      	cbnz	r3, 8005f74 <_dtoa_r+0xa4>
 8005f5e:	4b95      	ldr	r3, [pc, #596]	; (80061b4 <_dtoa_r+0x2e4>)
 8005f60:	e023      	b.n	8005faa <_dtoa_r+0xda>
 8005f62:	4b95      	ldr	r3, [pc, #596]	; (80061b8 <_dtoa_r+0x2e8>)
 8005f64:	9303      	str	r3, [sp, #12]
 8005f66:	3308      	adds	r3, #8
 8005f68:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005f6a:	6013      	str	r3, [r2, #0]
 8005f6c:	9803      	ldr	r0, [sp, #12]
 8005f6e:	b019      	add	sp, #100	; 0x64
 8005f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f74:	4b8f      	ldr	r3, [pc, #572]	; (80061b4 <_dtoa_r+0x2e4>)
 8005f76:	9303      	str	r3, [sp, #12]
 8005f78:	3303      	adds	r3, #3
 8005f7a:	e7f5      	b.n	8005f68 <_dtoa_r+0x98>
 8005f7c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005f80:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005f84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	f7fa fd16 	bl	80009bc <__aeabi_dcmpeq>
 8005f90:	4680      	mov	r8, r0
 8005f92:	b160      	cbz	r0, 8005fae <_dtoa_r+0xde>
 8005f94:	2301      	movs	r3, #1
 8005f96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8562 	beq.w	8006a66 <_dtoa_r+0xb96>
 8005fa2:	4b86      	ldr	r3, [pc, #536]	; (80061bc <_dtoa_r+0x2ec>)
 8005fa4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	9303      	str	r3, [sp, #12]
 8005fac:	e7de      	b.n	8005f6c <_dtoa_r+0x9c>
 8005fae:	ab16      	add	r3, sp, #88	; 0x58
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	ab17      	add	r3, sp, #92	; 0x5c
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fbc:	f001 f98a 	bl	80072d4 <__d2b>
 8005fc0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005fc4:	4682      	mov	sl, r0
 8005fc6:	2c00      	cmp	r4, #0
 8005fc8:	d07e      	beq.n	80060c8 <_dtoa_r+0x1f8>
 8005fca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fd0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fd8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005fdc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005fe0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	4b75      	ldr	r3, [pc, #468]	; (80061c0 <_dtoa_r+0x2f0>)
 8005fea:	f7fa f8c7 	bl	800017c <__aeabi_dsub>
 8005fee:	a368      	add	r3, pc, #416	; (adr r3, 8006190 <_dtoa_r+0x2c0>)
 8005ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff4:	f7fa fa7a 	bl	80004ec <__aeabi_dmul>
 8005ff8:	a367      	add	r3, pc, #412	; (adr r3, 8006198 <_dtoa_r+0x2c8>)
 8005ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffe:	f7fa f8bf 	bl	8000180 <__adddf3>
 8006002:	4606      	mov	r6, r0
 8006004:	4620      	mov	r0, r4
 8006006:	460f      	mov	r7, r1
 8006008:	f7fa fa06 	bl	8000418 <__aeabi_i2d>
 800600c:	a364      	add	r3, pc, #400	; (adr r3, 80061a0 <_dtoa_r+0x2d0>)
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	f7fa fa6b 	bl	80004ec <__aeabi_dmul>
 8006016:	4602      	mov	r2, r0
 8006018:	460b      	mov	r3, r1
 800601a:	4630      	mov	r0, r6
 800601c:	4639      	mov	r1, r7
 800601e:	f7fa f8af 	bl	8000180 <__adddf3>
 8006022:	4606      	mov	r6, r0
 8006024:	460f      	mov	r7, r1
 8006026:	f7fa fd11 	bl	8000a4c <__aeabi_d2iz>
 800602a:	2200      	movs	r2, #0
 800602c:	4683      	mov	fp, r0
 800602e:	2300      	movs	r3, #0
 8006030:	4630      	mov	r0, r6
 8006032:	4639      	mov	r1, r7
 8006034:	f7fa fccc 	bl	80009d0 <__aeabi_dcmplt>
 8006038:	b148      	cbz	r0, 800604e <_dtoa_r+0x17e>
 800603a:	4658      	mov	r0, fp
 800603c:	f7fa f9ec 	bl	8000418 <__aeabi_i2d>
 8006040:	4632      	mov	r2, r6
 8006042:	463b      	mov	r3, r7
 8006044:	f7fa fcba 	bl	80009bc <__aeabi_dcmpeq>
 8006048:	b908      	cbnz	r0, 800604e <_dtoa_r+0x17e>
 800604a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800604e:	f1bb 0f16 	cmp.w	fp, #22
 8006052:	d857      	bhi.n	8006104 <_dtoa_r+0x234>
 8006054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006058:	4b5a      	ldr	r3, [pc, #360]	; (80061c4 <_dtoa_r+0x2f4>)
 800605a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800605e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006062:	f7fa fcb5 	bl	80009d0 <__aeabi_dcmplt>
 8006066:	2800      	cmp	r0, #0
 8006068:	d04e      	beq.n	8006108 <_dtoa_r+0x238>
 800606a:	2300      	movs	r3, #0
 800606c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006070:	930f      	str	r3, [sp, #60]	; 0x3c
 8006072:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006074:	1b1b      	subs	r3, r3, r4
 8006076:	1e5a      	subs	r2, r3, #1
 8006078:	bf46      	itte	mi
 800607a:	f1c3 0901 	rsbmi	r9, r3, #1
 800607e:	2300      	movmi	r3, #0
 8006080:	f04f 0900 	movpl.w	r9, #0
 8006084:	9209      	str	r2, [sp, #36]	; 0x24
 8006086:	bf48      	it	mi
 8006088:	9309      	strmi	r3, [sp, #36]	; 0x24
 800608a:	f1bb 0f00 	cmp.w	fp, #0
 800608e:	db3d      	blt.n	800610c <_dtoa_r+0x23c>
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006096:	445b      	add	r3, fp
 8006098:	9309      	str	r3, [sp, #36]	; 0x24
 800609a:	2300      	movs	r3, #0
 800609c:	930a      	str	r3, [sp, #40]	; 0x28
 800609e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060a0:	2b09      	cmp	r3, #9
 80060a2:	d867      	bhi.n	8006174 <_dtoa_r+0x2a4>
 80060a4:	2b05      	cmp	r3, #5
 80060a6:	bfc4      	itt	gt
 80060a8:	3b04      	subgt	r3, #4
 80060aa:	9322      	strgt	r3, [sp, #136]	; 0x88
 80060ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060ae:	bfc8      	it	gt
 80060b0:	2400      	movgt	r4, #0
 80060b2:	f1a3 0302 	sub.w	r3, r3, #2
 80060b6:	bfd8      	it	le
 80060b8:	2401      	movle	r4, #1
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	f200 8086 	bhi.w	80061cc <_dtoa_r+0x2fc>
 80060c0:	e8df f003 	tbb	[pc, r3]
 80060c4:	5637392c 	.word	0x5637392c
 80060c8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80060cc:	441c      	add	r4, r3
 80060ce:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80060d2:	2b20      	cmp	r3, #32
 80060d4:	bfc1      	itttt	gt
 80060d6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060da:	fa09 f903 	lslgt.w	r9, r9, r3
 80060de:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80060e2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80060e6:	bfd6      	itet	le
 80060e8:	f1c3 0320 	rsble	r3, r3, #32
 80060ec:	ea49 0003 	orrgt.w	r0, r9, r3
 80060f0:	fa06 f003 	lslle.w	r0, r6, r3
 80060f4:	f7fa f980 	bl	80003f8 <__aeabi_ui2d>
 80060f8:	2201      	movs	r2, #1
 80060fa:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80060fe:	3c01      	subs	r4, #1
 8006100:	9213      	str	r2, [sp, #76]	; 0x4c
 8006102:	e76f      	b.n	8005fe4 <_dtoa_r+0x114>
 8006104:	2301      	movs	r3, #1
 8006106:	e7b3      	b.n	8006070 <_dtoa_r+0x1a0>
 8006108:	900f      	str	r0, [sp, #60]	; 0x3c
 800610a:	e7b2      	b.n	8006072 <_dtoa_r+0x1a2>
 800610c:	f1cb 0300 	rsb	r3, fp, #0
 8006110:	930a      	str	r3, [sp, #40]	; 0x28
 8006112:	2300      	movs	r3, #0
 8006114:	eba9 090b 	sub.w	r9, r9, fp
 8006118:	930e      	str	r3, [sp, #56]	; 0x38
 800611a:	e7c0      	b.n	800609e <_dtoa_r+0x1ce>
 800611c:	2300      	movs	r3, #0
 800611e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006120:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006122:	2b00      	cmp	r3, #0
 8006124:	dc55      	bgt.n	80061d2 <_dtoa_r+0x302>
 8006126:	2301      	movs	r3, #1
 8006128:	461a      	mov	r2, r3
 800612a:	9306      	str	r3, [sp, #24]
 800612c:	9308      	str	r3, [sp, #32]
 800612e:	9223      	str	r2, [sp, #140]	; 0x8c
 8006130:	e00b      	b.n	800614a <_dtoa_r+0x27a>
 8006132:	2301      	movs	r3, #1
 8006134:	e7f3      	b.n	800611e <_dtoa_r+0x24e>
 8006136:	2300      	movs	r3, #0
 8006138:	930b      	str	r3, [sp, #44]	; 0x2c
 800613a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800613c:	445b      	add	r3, fp
 800613e:	9306      	str	r3, [sp, #24]
 8006140:	3301      	adds	r3, #1
 8006142:	2b01      	cmp	r3, #1
 8006144:	9308      	str	r3, [sp, #32]
 8006146:	bfb8      	it	lt
 8006148:	2301      	movlt	r3, #1
 800614a:	2100      	movs	r1, #0
 800614c:	2204      	movs	r2, #4
 800614e:	69e8      	ldr	r0, [r5, #28]
 8006150:	f102 0614 	add.w	r6, r2, #20
 8006154:	429e      	cmp	r6, r3
 8006156:	d940      	bls.n	80061da <_dtoa_r+0x30a>
 8006158:	6041      	str	r1, [r0, #4]
 800615a:	4628      	mov	r0, r5
 800615c:	f000 fd98 	bl	8006c90 <_Balloc>
 8006160:	9003      	str	r0, [sp, #12]
 8006162:	2800      	cmp	r0, #0
 8006164:	d13c      	bne.n	80061e0 <_dtoa_r+0x310>
 8006166:	4602      	mov	r2, r0
 8006168:	f240 11af 	movw	r1, #431	; 0x1af
 800616c:	4b16      	ldr	r3, [pc, #88]	; (80061c8 <_dtoa_r+0x2f8>)
 800616e:	e6c3      	b.n	8005ef8 <_dtoa_r+0x28>
 8006170:	2301      	movs	r3, #1
 8006172:	e7e1      	b.n	8006138 <_dtoa_r+0x268>
 8006174:	2401      	movs	r4, #1
 8006176:	2300      	movs	r3, #0
 8006178:	940b      	str	r4, [sp, #44]	; 0x2c
 800617a:	9322      	str	r3, [sp, #136]	; 0x88
 800617c:	f04f 33ff 	mov.w	r3, #4294967295
 8006180:	2200      	movs	r2, #0
 8006182:	9306      	str	r3, [sp, #24]
 8006184:	9308      	str	r3, [sp, #32]
 8006186:	2312      	movs	r3, #18
 8006188:	e7d1      	b.n	800612e <_dtoa_r+0x25e>
 800618a:	bf00      	nop
 800618c:	f3af 8000 	nop.w
 8006190:	636f4361 	.word	0x636f4361
 8006194:	3fd287a7 	.word	0x3fd287a7
 8006198:	8b60c8b3 	.word	0x8b60c8b3
 800619c:	3fc68a28 	.word	0x3fc68a28
 80061a0:	509f79fb 	.word	0x509f79fb
 80061a4:	3fd34413 	.word	0x3fd34413
 80061a8:	08007c1f 	.word	0x08007c1f
 80061ac:	08007cd9 	.word	0x08007cd9
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	08007cd5 	.word	0x08007cd5
 80061b8:	08007ccc 	.word	0x08007ccc
 80061bc:	08007bfc 	.word	0x08007bfc
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	08007dc8 	.word	0x08007dc8
 80061c8:	08007d31 	.word	0x08007d31
 80061cc:	2301      	movs	r3, #1
 80061ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80061d0:	e7d4      	b.n	800617c <_dtoa_r+0x2ac>
 80061d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061d4:	9306      	str	r3, [sp, #24]
 80061d6:	9308      	str	r3, [sp, #32]
 80061d8:	e7b7      	b.n	800614a <_dtoa_r+0x27a>
 80061da:	3101      	adds	r1, #1
 80061dc:	0052      	lsls	r2, r2, #1
 80061de:	e7b7      	b.n	8006150 <_dtoa_r+0x280>
 80061e0:	69eb      	ldr	r3, [r5, #28]
 80061e2:	9a03      	ldr	r2, [sp, #12]
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	9b08      	ldr	r3, [sp, #32]
 80061e8:	2b0e      	cmp	r3, #14
 80061ea:	f200 80a8 	bhi.w	800633e <_dtoa_r+0x46e>
 80061ee:	2c00      	cmp	r4, #0
 80061f0:	f000 80a5 	beq.w	800633e <_dtoa_r+0x46e>
 80061f4:	f1bb 0f00 	cmp.w	fp, #0
 80061f8:	dd34      	ble.n	8006264 <_dtoa_r+0x394>
 80061fa:	4b9a      	ldr	r3, [pc, #616]	; (8006464 <_dtoa_r+0x594>)
 80061fc:	f00b 020f 	and.w	r2, fp, #15
 8006200:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006204:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006208:	e9d3 3400 	ldrd	r3, r4, [r3]
 800620c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006210:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006214:	d016      	beq.n	8006244 <_dtoa_r+0x374>
 8006216:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800621a:	4b93      	ldr	r3, [pc, #588]	; (8006468 <_dtoa_r+0x598>)
 800621c:	2703      	movs	r7, #3
 800621e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006222:	f7fa fa8d 	bl	8000740 <__aeabi_ddiv>
 8006226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800622a:	f004 040f 	and.w	r4, r4, #15
 800622e:	4e8e      	ldr	r6, [pc, #568]	; (8006468 <_dtoa_r+0x598>)
 8006230:	b954      	cbnz	r4, 8006248 <_dtoa_r+0x378>
 8006232:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800623a:	f7fa fa81 	bl	8000740 <__aeabi_ddiv>
 800623e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006242:	e029      	b.n	8006298 <_dtoa_r+0x3c8>
 8006244:	2702      	movs	r7, #2
 8006246:	e7f2      	b.n	800622e <_dtoa_r+0x35e>
 8006248:	07e1      	lsls	r1, r4, #31
 800624a:	d508      	bpl.n	800625e <_dtoa_r+0x38e>
 800624c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006250:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006254:	f7fa f94a 	bl	80004ec <__aeabi_dmul>
 8006258:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800625c:	3701      	adds	r7, #1
 800625e:	1064      	asrs	r4, r4, #1
 8006260:	3608      	adds	r6, #8
 8006262:	e7e5      	b.n	8006230 <_dtoa_r+0x360>
 8006264:	f000 80a5 	beq.w	80063b2 <_dtoa_r+0x4e2>
 8006268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800626c:	f1cb 0400 	rsb	r4, fp, #0
 8006270:	4b7c      	ldr	r3, [pc, #496]	; (8006464 <_dtoa_r+0x594>)
 8006272:	f004 020f 	and.w	r2, r4, #15
 8006276:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800627a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627e:	f7fa f935 	bl	80004ec <__aeabi_dmul>
 8006282:	2702      	movs	r7, #2
 8006284:	2300      	movs	r3, #0
 8006286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800628a:	4e77      	ldr	r6, [pc, #476]	; (8006468 <_dtoa_r+0x598>)
 800628c:	1124      	asrs	r4, r4, #4
 800628e:	2c00      	cmp	r4, #0
 8006290:	f040 8084 	bne.w	800639c <_dtoa_r+0x4cc>
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1d2      	bne.n	800623e <_dtoa_r+0x36e>
 8006298:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800629c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 8087 	beq.w	80063b6 <_dtoa_r+0x4e6>
 80062a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062ac:	2200      	movs	r2, #0
 80062ae:	4b6f      	ldr	r3, [pc, #444]	; (800646c <_dtoa_r+0x59c>)
 80062b0:	f7fa fb8e 	bl	80009d0 <__aeabi_dcmplt>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	d07e      	beq.n	80063b6 <_dtoa_r+0x4e6>
 80062b8:	9b08      	ldr	r3, [sp, #32]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d07b      	beq.n	80063b6 <_dtoa_r+0x4e6>
 80062be:	9b06      	ldr	r3, [sp, #24]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	dd38      	ble.n	8006336 <_dtoa_r+0x466>
 80062c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062c8:	2200      	movs	r2, #0
 80062ca:	4b69      	ldr	r3, [pc, #420]	; (8006470 <_dtoa_r+0x5a0>)
 80062cc:	f7fa f90e 	bl	80004ec <__aeabi_dmul>
 80062d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062d4:	9c06      	ldr	r4, [sp, #24]
 80062d6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80062da:	3701      	adds	r7, #1
 80062dc:	4638      	mov	r0, r7
 80062de:	f7fa f89b 	bl	8000418 <__aeabi_i2d>
 80062e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062e6:	f7fa f901 	bl	80004ec <__aeabi_dmul>
 80062ea:	2200      	movs	r2, #0
 80062ec:	4b61      	ldr	r3, [pc, #388]	; (8006474 <_dtoa_r+0x5a4>)
 80062ee:	f7f9 ff47 	bl	8000180 <__adddf3>
 80062f2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80062f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80062fa:	9611      	str	r6, [sp, #68]	; 0x44
 80062fc:	2c00      	cmp	r4, #0
 80062fe:	d15d      	bne.n	80063bc <_dtoa_r+0x4ec>
 8006300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006304:	2200      	movs	r2, #0
 8006306:	4b5c      	ldr	r3, [pc, #368]	; (8006478 <_dtoa_r+0x5a8>)
 8006308:	f7f9 ff38 	bl	800017c <__aeabi_dsub>
 800630c:	4602      	mov	r2, r0
 800630e:	460b      	mov	r3, r1
 8006310:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006314:	4633      	mov	r3, r6
 8006316:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006318:	f7fa fb78 	bl	8000a0c <__aeabi_dcmpgt>
 800631c:	2800      	cmp	r0, #0
 800631e:	f040 8295 	bne.w	800684c <_dtoa_r+0x97c>
 8006322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006326:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006328:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800632c:	f7fa fb50 	bl	80009d0 <__aeabi_dcmplt>
 8006330:	2800      	cmp	r0, #0
 8006332:	f040 8289 	bne.w	8006848 <_dtoa_r+0x978>
 8006336:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800633a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800633e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006340:	2b00      	cmp	r3, #0
 8006342:	f2c0 8151 	blt.w	80065e8 <_dtoa_r+0x718>
 8006346:	f1bb 0f0e 	cmp.w	fp, #14
 800634a:	f300 814d 	bgt.w	80065e8 <_dtoa_r+0x718>
 800634e:	4b45      	ldr	r3, [pc, #276]	; (8006464 <_dtoa_r+0x594>)
 8006350:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006354:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006358:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800635c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800635e:	2b00      	cmp	r3, #0
 8006360:	f280 80da 	bge.w	8006518 <_dtoa_r+0x648>
 8006364:	9b08      	ldr	r3, [sp, #32]
 8006366:	2b00      	cmp	r3, #0
 8006368:	f300 80d6 	bgt.w	8006518 <_dtoa_r+0x648>
 800636c:	f040 826b 	bne.w	8006846 <_dtoa_r+0x976>
 8006370:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006374:	2200      	movs	r2, #0
 8006376:	4b40      	ldr	r3, [pc, #256]	; (8006478 <_dtoa_r+0x5a8>)
 8006378:	f7fa f8b8 	bl	80004ec <__aeabi_dmul>
 800637c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006380:	f7fa fb3a 	bl	80009f8 <__aeabi_dcmpge>
 8006384:	9c08      	ldr	r4, [sp, #32]
 8006386:	4626      	mov	r6, r4
 8006388:	2800      	cmp	r0, #0
 800638a:	f040 8241 	bne.w	8006810 <_dtoa_r+0x940>
 800638e:	2331      	movs	r3, #49	; 0x31
 8006390:	9f03      	ldr	r7, [sp, #12]
 8006392:	f10b 0b01 	add.w	fp, fp, #1
 8006396:	f807 3b01 	strb.w	r3, [r7], #1
 800639a:	e23d      	b.n	8006818 <_dtoa_r+0x948>
 800639c:	07e2      	lsls	r2, r4, #31
 800639e:	d505      	bpl.n	80063ac <_dtoa_r+0x4dc>
 80063a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063a4:	f7fa f8a2 	bl	80004ec <__aeabi_dmul>
 80063a8:	2301      	movs	r3, #1
 80063aa:	3701      	adds	r7, #1
 80063ac:	1064      	asrs	r4, r4, #1
 80063ae:	3608      	adds	r6, #8
 80063b0:	e76d      	b.n	800628e <_dtoa_r+0x3be>
 80063b2:	2702      	movs	r7, #2
 80063b4:	e770      	b.n	8006298 <_dtoa_r+0x3c8>
 80063b6:	46d8      	mov	r8, fp
 80063b8:	9c08      	ldr	r4, [sp, #32]
 80063ba:	e78f      	b.n	80062dc <_dtoa_r+0x40c>
 80063bc:	9903      	ldr	r1, [sp, #12]
 80063be:	4b29      	ldr	r3, [pc, #164]	; (8006464 <_dtoa_r+0x594>)
 80063c0:	4421      	add	r1, r4
 80063c2:	9112      	str	r1, [sp, #72]	; 0x48
 80063c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063ca:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80063ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063d2:	2900      	cmp	r1, #0
 80063d4:	d054      	beq.n	8006480 <_dtoa_r+0x5b0>
 80063d6:	2000      	movs	r0, #0
 80063d8:	4928      	ldr	r1, [pc, #160]	; (800647c <_dtoa_r+0x5ac>)
 80063da:	f7fa f9b1 	bl	8000740 <__aeabi_ddiv>
 80063de:	463b      	mov	r3, r7
 80063e0:	4632      	mov	r2, r6
 80063e2:	f7f9 fecb 	bl	800017c <__aeabi_dsub>
 80063e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063ea:	9f03      	ldr	r7, [sp, #12]
 80063ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063f0:	f7fa fb2c 	bl	8000a4c <__aeabi_d2iz>
 80063f4:	4604      	mov	r4, r0
 80063f6:	f7fa f80f 	bl	8000418 <__aeabi_i2d>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006402:	f7f9 febb 	bl	800017c <__aeabi_dsub>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	3430      	adds	r4, #48	; 0x30
 800640c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006410:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006414:	f807 4b01 	strb.w	r4, [r7], #1
 8006418:	f7fa fada 	bl	80009d0 <__aeabi_dcmplt>
 800641c:	2800      	cmp	r0, #0
 800641e:	d173      	bne.n	8006508 <_dtoa_r+0x638>
 8006420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006424:	2000      	movs	r0, #0
 8006426:	4911      	ldr	r1, [pc, #68]	; (800646c <_dtoa_r+0x59c>)
 8006428:	f7f9 fea8 	bl	800017c <__aeabi_dsub>
 800642c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006430:	f7fa face 	bl	80009d0 <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 80b6 	bne.w	80065a6 <_dtoa_r+0x6d6>
 800643a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800643c:	429f      	cmp	r7, r3
 800643e:	f43f af7a 	beq.w	8006336 <_dtoa_r+0x466>
 8006442:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006446:	2200      	movs	r2, #0
 8006448:	4b09      	ldr	r3, [pc, #36]	; (8006470 <_dtoa_r+0x5a0>)
 800644a:	f7fa f84f 	bl	80004ec <__aeabi_dmul>
 800644e:	2200      	movs	r2, #0
 8006450:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006454:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006458:	4b05      	ldr	r3, [pc, #20]	; (8006470 <_dtoa_r+0x5a0>)
 800645a:	f7fa f847 	bl	80004ec <__aeabi_dmul>
 800645e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006462:	e7c3      	b.n	80063ec <_dtoa_r+0x51c>
 8006464:	08007dc8 	.word	0x08007dc8
 8006468:	08007da0 	.word	0x08007da0
 800646c:	3ff00000 	.word	0x3ff00000
 8006470:	40240000 	.word	0x40240000
 8006474:	401c0000 	.word	0x401c0000
 8006478:	40140000 	.word	0x40140000
 800647c:	3fe00000 	.word	0x3fe00000
 8006480:	4630      	mov	r0, r6
 8006482:	4639      	mov	r1, r7
 8006484:	f7fa f832 	bl	80004ec <__aeabi_dmul>
 8006488:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800648a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800648e:	9c03      	ldr	r4, [sp, #12]
 8006490:	9314      	str	r3, [sp, #80]	; 0x50
 8006492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006496:	f7fa fad9 	bl	8000a4c <__aeabi_d2iz>
 800649a:	9015      	str	r0, [sp, #84]	; 0x54
 800649c:	f7f9 ffbc 	bl	8000418 <__aeabi_i2d>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064a8:	f7f9 fe68 	bl	800017c <__aeabi_dsub>
 80064ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064ae:	4606      	mov	r6, r0
 80064b0:	3330      	adds	r3, #48	; 0x30
 80064b2:	f804 3b01 	strb.w	r3, [r4], #1
 80064b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064b8:	460f      	mov	r7, r1
 80064ba:	429c      	cmp	r4, r3
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	d124      	bne.n	800650c <_dtoa_r+0x63c>
 80064c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064c6:	4baf      	ldr	r3, [pc, #700]	; (8006784 <_dtoa_r+0x8b4>)
 80064c8:	f7f9 fe5a 	bl	8000180 <__adddf3>
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	4630      	mov	r0, r6
 80064d2:	4639      	mov	r1, r7
 80064d4:	f7fa fa9a 	bl	8000a0c <__aeabi_dcmpgt>
 80064d8:	2800      	cmp	r0, #0
 80064da:	d163      	bne.n	80065a4 <_dtoa_r+0x6d4>
 80064dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064e0:	2000      	movs	r0, #0
 80064e2:	49a8      	ldr	r1, [pc, #672]	; (8006784 <_dtoa_r+0x8b4>)
 80064e4:	f7f9 fe4a 	bl	800017c <__aeabi_dsub>
 80064e8:	4602      	mov	r2, r0
 80064ea:	460b      	mov	r3, r1
 80064ec:	4630      	mov	r0, r6
 80064ee:	4639      	mov	r1, r7
 80064f0:	f7fa fa6e 	bl	80009d0 <__aeabi_dcmplt>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f43f af1e 	beq.w	8006336 <_dtoa_r+0x466>
 80064fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80064fc:	1e7b      	subs	r3, r7, #1
 80064fe:	9314      	str	r3, [sp, #80]	; 0x50
 8006500:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006504:	2b30      	cmp	r3, #48	; 0x30
 8006506:	d0f8      	beq.n	80064fa <_dtoa_r+0x62a>
 8006508:	46c3      	mov	fp, r8
 800650a:	e03b      	b.n	8006584 <_dtoa_r+0x6b4>
 800650c:	4b9e      	ldr	r3, [pc, #632]	; (8006788 <_dtoa_r+0x8b8>)
 800650e:	f7f9 ffed 	bl	80004ec <__aeabi_dmul>
 8006512:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006516:	e7bc      	b.n	8006492 <_dtoa_r+0x5c2>
 8006518:	9f03      	ldr	r7, [sp, #12]
 800651a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800651e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006522:	4640      	mov	r0, r8
 8006524:	4649      	mov	r1, r9
 8006526:	f7fa f90b 	bl	8000740 <__aeabi_ddiv>
 800652a:	f7fa fa8f 	bl	8000a4c <__aeabi_d2iz>
 800652e:	4604      	mov	r4, r0
 8006530:	f7f9 ff72 	bl	8000418 <__aeabi_i2d>
 8006534:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006538:	f7f9 ffd8 	bl	80004ec <__aeabi_dmul>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4640      	mov	r0, r8
 8006542:	4649      	mov	r1, r9
 8006544:	f7f9 fe1a 	bl	800017c <__aeabi_dsub>
 8006548:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800654c:	f807 6b01 	strb.w	r6, [r7], #1
 8006550:	9e03      	ldr	r6, [sp, #12]
 8006552:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006556:	1bbe      	subs	r6, r7, r6
 8006558:	45b4      	cmp	ip, r6
 800655a:	4602      	mov	r2, r0
 800655c:	460b      	mov	r3, r1
 800655e:	d136      	bne.n	80065ce <_dtoa_r+0x6fe>
 8006560:	f7f9 fe0e 	bl	8000180 <__adddf3>
 8006564:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006568:	4680      	mov	r8, r0
 800656a:	4689      	mov	r9, r1
 800656c:	f7fa fa4e 	bl	8000a0c <__aeabi_dcmpgt>
 8006570:	bb58      	cbnz	r0, 80065ca <_dtoa_r+0x6fa>
 8006572:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006576:	4640      	mov	r0, r8
 8006578:	4649      	mov	r1, r9
 800657a:	f7fa fa1f 	bl	80009bc <__aeabi_dcmpeq>
 800657e:	b108      	cbz	r0, 8006584 <_dtoa_r+0x6b4>
 8006580:	07e3      	lsls	r3, r4, #31
 8006582:	d422      	bmi.n	80065ca <_dtoa_r+0x6fa>
 8006584:	4651      	mov	r1, sl
 8006586:	4628      	mov	r0, r5
 8006588:	f000 fbc2 	bl	8006d10 <_Bfree>
 800658c:	2300      	movs	r3, #0
 800658e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006590:	703b      	strb	r3, [r7, #0]
 8006592:	f10b 0301 	add.w	r3, fp, #1
 8006596:	6013      	str	r3, [r2, #0]
 8006598:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800659a:	2b00      	cmp	r3, #0
 800659c:	f43f ace6 	beq.w	8005f6c <_dtoa_r+0x9c>
 80065a0:	601f      	str	r7, [r3, #0]
 80065a2:	e4e3      	b.n	8005f6c <_dtoa_r+0x9c>
 80065a4:	4627      	mov	r7, r4
 80065a6:	463b      	mov	r3, r7
 80065a8:	461f      	mov	r7, r3
 80065aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065ae:	2a39      	cmp	r2, #57	; 0x39
 80065b0:	d107      	bne.n	80065c2 <_dtoa_r+0x6f2>
 80065b2:	9a03      	ldr	r2, [sp, #12]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d1f7      	bne.n	80065a8 <_dtoa_r+0x6d8>
 80065b8:	2230      	movs	r2, #48	; 0x30
 80065ba:	9903      	ldr	r1, [sp, #12]
 80065bc:	f108 0801 	add.w	r8, r8, #1
 80065c0:	700a      	strb	r2, [r1, #0]
 80065c2:	781a      	ldrb	r2, [r3, #0]
 80065c4:	3201      	adds	r2, #1
 80065c6:	701a      	strb	r2, [r3, #0]
 80065c8:	e79e      	b.n	8006508 <_dtoa_r+0x638>
 80065ca:	46d8      	mov	r8, fp
 80065cc:	e7eb      	b.n	80065a6 <_dtoa_r+0x6d6>
 80065ce:	2200      	movs	r2, #0
 80065d0:	4b6d      	ldr	r3, [pc, #436]	; (8006788 <_dtoa_r+0x8b8>)
 80065d2:	f7f9 ff8b 	bl	80004ec <__aeabi_dmul>
 80065d6:	2200      	movs	r2, #0
 80065d8:	2300      	movs	r3, #0
 80065da:	4680      	mov	r8, r0
 80065dc:	4689      	mov	r9, r1
 80065de:	f7fa f9ed 	bl	80009bc <__aeabi_dcmpeq>
 80065e2:	2800      	cmp	r0, #0
 80065e4:	d09b      	beq.n	800651e <_dtoa_r+0x64e>
 80065e6:	e7cd      	b.n	8006584 <_dtoa_r+0x6b4>
 80065e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	f000 80c4 	beq.w	8006778 <_dtoa_r+0x8a8>
 80065f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80065f2:	2a01      	cmp	r2, #1
 80065f4:	f300 80a8 	bgt.w	8006748 <_dtoa_r+0x878>
 80065f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80065fa:	2a00      	cmp	r2, #0
 80065fc:	f000 80a0 	beq.w	8006740 <_dtoa_r+0x870>
 8006600:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006604:	464f      	mov	r7, r9
 8006606:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006608:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800660a:	2101      	movs	r1, #1
 800660c:	441a      	add	r2, r3
 800660e:	4628      	mov	r0, r5
 8006610:	4499      	add	r9, r3
 8006612:	9209      	str	r2, [sp, #36]	; 0x24
 8006614:	f000 fc32 	bl	8006e7c <__i2b>
 8006618:	4606      	mov	r6, r0
 800661a:	b15f      	cbz	r7, 8006634 <_dtoa_r+0x764>
 800661c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661e:	2b00      	cmp	r3, #0
 8006620:	dd08      	ble.n	8006634 <_dtoa_r+0x764>
 8006622:	42bb      	cmp	r3, r7
 8006624:	bfa8      	it	ge
 8006626:	463b      	movge	r3, r7
 8006628:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800662a:	eba9 0903 	sub.w	r9, r9, r3
 800662e:	1aff      	subs	r7, r7, r3
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	9309      	str	r3, [sp, #36]	; 0x24
 8006634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006636:	b1f3      	cbz	r3, 8006676 <_dtoa_r+0x7a6>
 8006638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 80a0 	beq.w	8006780 <_dtoa_r+0x8b0>
 8006640:	2c00      	cmp	r4, #0
 8006642:	dd10      	ble.n	8006666 <_dtoa_r+0x796>
 8006644:	4631      	mov	r1, r6
 8006646:	4622      	mov	r2, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 fcd5 	bl	8006ff8 <__pow5mult>
 800664e:	4652      	mov	r2, sl
 8006650:	4601      	mov	r1, r0
 8006652:	4606      	mov	r6, r0
 8006654:	4628      	mov	r0, r5
 8006656:	f000 fc27 	bl	8006ea8 <__multiply>
 800665a:	4680      	mov	r8, r0
 800665c:	4651      	mov	r1, sl
 800665e:	4628      	mov	r0, r5
 8006660:	f000 fb56 	bl	8006d10 <_Bfree>
 8006664:	46c2      	mov	sl, r8
 8006666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006668:	1b1a      	subs	r2, r3, r4
 800666a:	d004      	beq.n	8006676 <_dtoa_r+0x7a6>
 800666c:	4651      	mov	r1, sl
 800666e:	4628      	mov	r0, r5
 8006670:	f000 fcc2 	bl	8006ff8 <__pow5mult>
 8006674:	4682      	mov	sl, r0
 8006676:	2101      	movs	r1, #1
 8006678:	4628      	mov	r0, r5
 800667a:	f000 fbff 	bl	8006e7c <__i2b>
 800667e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006680:	4604      	mov	r4, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	f340 8082 	ble.w	800678c <_dtoa_r+0x8bc>
 8006688:	461a      	mov	r2, r3
 800668a:	4601      	mov	r1, r0
 800668c:	4628      	mov	r0, r5
 800668e:	f000 fcb3 	bl	8006ff8 <__pow5mult>
 8006692:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006694:	4604      	mov	r4, r0
 8006696:	2b01      	cmp	r3, #1
 8006698:	dd7b      	ble.n	8006792 <_dtoa_r+0x8c2>
 800669a:	f04f 0800 	mov.w	r8, #0
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066a4:	6918      	ldr	r0, [r3, #16]
 80066a6:	f000 fb9b 	bl	8006de0 <__hi0bits>
 80066aa:	f1c0 0020 	rsb	r0, r0, #32
 80066ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b0:	4418      	add	r0, r3
 80066b2:	f010 001f 	ands.w	r0, r0, #31
 80066b6:	f000 8092 	beq.w	80067de <_dtoa_r+0x90e>
 80066ba:	f1c0 0320 	rsb	r3, r0, #32
 80066be:	2b04      	cmp	r3, #4
 80066c0:	f340 8085 	ble.w	80067ce <_dtoa_r+0x8fe>
 80066c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c6:	f1c0 001c 	rsb	r0, r0, #28
 80066ca:	4403      	add	r3, r0
 80066cc:	4481      	add	r9, r0
 80066ce:	4407      	add	r7, r0
 80066d0:	9309      	str	r3, [sp, #36]	; 0x24
 80066d2:	f1b9 0f00 	cmp.w	r9, #0
 80066d6:	dd05      	ble.n	80066e4 <_dtoa_r+0x814>
 80066d8:	4651      	mov	r1, sl
 80066da:	464a      	mov	r2, r9
 80066dc:	4628      	mov	r0, r5
 80066de:	f000 fce5 	bl	80070ac <__lshift>
 80066e2:	4682      	mov	sl, r0
 80066e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	dd05      	ble.n	80066f6 <_dtoa_r+0x826>
 80066ea:	4621      	mov	r1, r4
 80066ec:	461a      	mov	r2, r3
 80066ee:	4628      	mov	r0, r5
 80066f0:	f000 fcdc 	bl	80070ac <__lshift>
 80066f4:	4604      	mov	r4, r0
 80066f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d072      	beq.n	80067e2 <_dtoa_r+0x912>
 80066fc:	4621      	mov	r1, r4
 80066fe:	4650      	mov	r0, sl
 8006700:	f000 fd40 	bl	8007184 <__mcmp>
 8006704:	2800      	cmp	r0, #0
 8006706:	da6c      	bge.n	80067e2 <_dtoa_r+0x912>
 8006708:	2300      	movs	r3, #0
 800670a:	4651      	mov	r1, sl
 800670c:	220a      	movs	r2, #10
 800670e:	4628      	mov	r0, r5
 8006710:	f000 fb20 	bl	8006d54 <__multadd>
 8006714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006716:	4682      	mov	sl, r0
 8006718:	f10b 3bff 	add.w	fp, fp, #4294967295
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 81ac 	beq.w	8006a7a <_dtoa_r+0xbaa>
 8006722:	2300      	movs	r3, #0
 8006724:	4631      	mov	r1, r6
 8006726:	220a      	movs	r2, #10
 8006728:	4628      	mov	r0, r5
 800672a:	f000 fb13 	bl	8006d54 <__multadd>
 800672e:	9b06      	ldr	r3, [sp, #24]
 8006730:	4606      	mov	r6, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	f300 8093 	bgt.w	800685e <_dtoa_r+0x98e>
 8006738:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800673a:	2b02      	cmp	r3, #2
 800673c:	dc59      	bgt.n	80067f2 <_dtoa_r+0x922>
 800673e:	e08e      	b.n	800685e <_dtoa_r+0x98e>
 8006740:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006742:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006746:	e75d      	b.n	8006604 <_dtoa_r+0x734>
 8006748:	9b08      	ldr	r3, [sp, #32]
 800674a:	1e5c      	subs	r4, r3, #1
 800674c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800674e:	42a3      	cmp	r3, r4
 8006750:	bfbf      	itttt	lt
 8006752:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006754:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006756:	1ae3      	sublt	r3, r4, r3
 8006758:	18d2      	addlt	r2, r2, r3
 800675a:	bfa8      	it	ge
 800675c:	1b1c      	subge	r4, r3, r4
 800675e:	9b08      	ldr	r3, [sp, #32]
 8006760:	bfbe      	ittt	lt
 8006762:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006764:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006766:	2400      	movlt	r4, #0
 8006768:	2b00      	cmp	r3, #0
 800676a:	bfb5      	itete	lt
 800676c:	eba9 0703 	sublt.w	r7, r9, r3
 8006770:	464f      	movge	r7, r9
 8006772:	2300      	movlt	r3, #0
 8006774:	9b08      	ldrge	r3, [sp, #32]
 8006776:	e747      	b.n	8006608 <_dtoa_r+0x738>
 8006778:	464f      	mov	r7, r9
 800677a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800677c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800677e:	e74c      	b.n	800661a <_dtoa_r+0x74a>
 8006780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006782:	e773      	b.n	800666c <_dtoa_r+0x79c>
 8006784:	3fe00000 	.word	0x3fe00000
 8006788:	40240000 	.word	0x40240000
 800678c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800678e:	2b01      	cmp	r3, #1
 8006790:	dc18      	bgt.n	80067c4 <_dtoa_r+0x8f4>
 8006792:	9b04      	ldr	r3, [sp, #16]
 8006794:	b9b3      	cbnz	r3, 80067c4 <_dtoa_r+0x8f4>
 8006796:	9b05      	ldr	r3, [sp, #20]
 8006798:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800679c:	b993      	cbnz	r3, 80067c4 <_dtoa_r+0x8f4>
 800679e:	9b05      	ldr	r3, [sp, #20]
 80067a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067a4:	0d1b      	lsrs	r3, r3, #20
 80067a6:	051b      	lsls	r3, r3, #20
 80067a8:	b17b      	cbz	r3, 80067ca <_dtoa_r+0x8fa>
 80067aa:	f04f 0801 	mov.w	r8, #1
 80067ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b0:	f109 0901 	add.w	r9, r9, #1
 80067b4:	3301      	adds	r3, #1
 80067b6:	9309      	str	r3, [sp, #36]	; 0x24
 80067b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f af6f 	bne.w	800669e <_dtoa_r+0x7ce>
 80067c0:	2001      	movs	r0, #1
 80067c2:	e774      	b.n	80066ae <_dtoa_r+0x7de>
 80067c4:	f04f 0800 	mov.w	r8, #0
 80067c8:	e7f6      	b.n	80067b8 <_dtoa_r+0x8e8>
 80067ca:	4698      	mov	r8, r3
 80067cc:	e7f4      	b.n	80067b8 <_dtoa_r+0x8e8>
 80067ce:	d080      	beq.n	80066d2 <_dtoa_r+0x802>
 80067d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067d2:	331c      	adds	r3, #28
 80067d4:	441a      	add	r2, r3
 80067d6:	4499      	add	r9, r3
 80067d8:	441f      	add	r7, r3
 80067da:	9209      	str	r2, [sp, #36]	; 0x24
 80067dc:	e779      	b.n	80066d2 <_dtoa_r+0x802>
 80067de:	4603      	mov	r3, r0
 80067e0:	e7f6      	b.n	80067d0 <_dtoa_r+0x900>
 80067e2:	9b08      	ldr	r3, [sp, #32]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	dc34      	bgt.n	8006852 <_dtoa_r+0x982>
 80067e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	dd31      	ble.n	8006852 <_dtoa_r+0x982>
 80067ee:	9b08      	ldr	r3, [sp, #32]
 80067f0:	9306      	str	r3, [sp, #24]
 80067f2:	9b06      	ldr	r3, [sp, #24]
 80067f4:	b963      	cbnz	r3, 8006810 <_dtoa_r+0x940>
 80067f6:	4621      	mov	r1, r4
 80067f8:	2205      	movs	r2, #5
 80067fa:	4628      	mov	r0, r5
 80067fc:	f000 faaa 	bl	8006d54 <__multadd>
 8006800:	4601      	mov	r1, r0
 8006802:	4604      	mov	r4, r0
 8006804:	4650      	mov	r0, sl
 8006806:	f000 fcbd 	bl	8007184 <__mcmp>
 800680a:	2800      	cmp	r0, #0
 800680c:	f73f adbf 	bgt.w	800638e <_dtoa_r+0x4be>
 8006810:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006812:	9f03      	ldr	r7, [sp, #12]
 8006814:	ea6f 0b03 	mvn.w	fp, r3
 8006818:	f04f 0800 	mov.w	r8, #0
 800681c:	4621      	mov	r1, r4
 800681e:	4628      	mov	r0, r5
 8006820:	f000 fa76 	bl	8006d10 <_Bfree>
 8006824:	2e00      	cmp	r6, #0
 8006826:	f43f aead 	beq.w	8006584 <_dtoa_r+0x6b4>
 800682a:	f1b8 0f00 	cmp.w	r8, #0
 800682e:	d005      	beq.n	800683c <_dtoa_r+0x96c>
 8006830:	45b0      	cmp	r8, r6
 8006832:	d003      	beq.n	800683c <_dtoa_r+0x96c>
 8006834:	4641      	mov	r1, r8
 8006836:	4628      	mov	r0, r5
 8006838:	f000 fa6a 	bl	8006d10 <_Bfree>
 800683c:	4631      	mov	r1, r6
 800683e:	4628      	mov	r0, r5
 8006840:	f000 fa66 	bl	8006d10 <_Bfree>
 8006844:	e69e      	b.n	8006584 <_dtoa_r+0x6b4>
 8006846:	2400      	movs	r4, #0
 8006848:	4626      	mov	r6, r4
 800684a:	e7e1      	b.n	8006810 <_dtoa_r+0x940>
 800684c:	46c3      	mov	fp, r8
 800684e:	4626      	mov	r6, r4
 8006850:	e59d      	b.n	800638e <_dtoa_r+0x4be>
 8006852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 80c8 	beq.w	80069ea <_dtoa_r+0xb1a>
 800685a:	9b08      	ldr	r3, [sp, #32]
 800685c:	9306      	str	r3, [sp, #24]
 800685e:	2f00      	cmp	r7, #0
 8006860:	dd05      	ble.n	800686e <_dtoa_r+0x99e>
 8006862:	4631      	mov	r1, r6
 8006864:	463a      	mov	r2, r7
 8006866:	4628      	mov	r0, r5
 8006868:	f000 fc20 	bl	80070ac <__lshift>
 800686c:	4606      	mov	r6, r0
 800686e:	f1b8 0f00 	cmp.w	r8, #0
 8006872:	d05b      	beq.n	800692c <_dtoa_r+0xa5c>
 8006874:	4628      	mov	r0, r5
 8006876:	6871      	ldr	r1, [r6, #4]
 8006878:	f000 fa0a 	bl	8006c90 <_Balloc>
 800687c:	4607      	mov	r7, r0
 800687e:	b928      	cbnz	r0, 800688c <_dtoa_r+0x9bc>
 8006880:	4602      	mov	r2, r0
 8006882:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006886:	4b81      	ldr	r3, [pc, #516]	; (8006a8c <_dtoa_r+0xbbc>)
 8006888:	f7ff bb36 	b.w	8005ef8 <_dtoa_r+0x28>
 800688c:	6932      	ldr	r2, [r6, #16]
 800688e:	f106 010c 	add.w	r1, r6, #12
 8006892:	3202      	adds	r2, #2
 8006894:	0092      	lsls	r2, r2, #2
 8006896:	300c      	adds	r0, #12
 8006898:	f001 f804 	bl	80078a4 <memcpy>
 800689c:	2201      	movs	r2, #1
 800689e:	4639      	mov	r1, r7
 80068a0:	4628      	mov	r0, r5
 80068a2:	f000 fc03 	bl	80070ac <__lshift>
 80068a6:	46b0      	mov	r8, r6
 80068a8:	4606      	mov	r6, r0
 80068aa:	9b03      	ldr	r3, [sp, #12]
 80068ac:	9a03      	ldr	r2, [sp, #12]
 80068ae:	3301      	adds	r3, #1
 80068b0:	9308      	str	r3, [sp, #32]
 80068b2:	9b06      	ldr	r3, [sp, #24]
 80068b4:	4413      	add	r3, r2
 80068b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80068b8:	9b04      	ldr	r3, [sp, #16]
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	930a      	str	r3, [sp, #40]	; 0x28
 80068c0:	9b08      	ldr	r3, [sp, #32]
 80068c2:	4621      	mov	r1, r4
 80068c4:	3b01      	subs	r3, #1
 80068c6:	4650      	mov	r0, sl
 80068c8:	9304      	str	r3, [sp, #16]
 80068ca:	f7ff fa77 	bl	8005dbc <quorem>
 80068ce:	4641      	mov	r1, r8
 80068d0:	9006      	str	r0, [sp, #24]
 80068d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068d6:	4650      	mov	r0, sl
 80068d8:	f000 fc54 	bl	8007184 <__mcmp>
 80068dc:	4632      	mov	r2, r6
 80068de:	9009      	str	r0, [sp, #36]	; 0x24
 80068e0:	4621      	mov	r1, r4
 80068e2:	4628      	mov	r0, r5
 80068e4:	f000 fc6a 	bl	80071bc <__mdiff>
 80068e8:	68c2      	ldr	r2, [r0, #12]
 80068ea:	4607      	mov	r7, r0
 80068ec:	bb02      	cbnz	r2, 8006930 <_dtoa_r+0xa60>
 80068ee:	4601      	mov	r1, r0
 80068f0:	4650      	mov	r0, sl
 80068f2:	f000 fc47 	bl	8007184 <__mcmp>
 80068f6:	4602      	mov	r2, r0
 80068f8:	4639      	mov	r1, r7
 80068fa:	4628      	mov	r0, r5
 80068fc:	920c      	str	r2, [sp, #48]	; 0x30
 80068fe:	f000 fa07 	bl	8006d10 <_Bfree>
 8006902:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006904:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006906:	9f08      	ldr	r7, [sp, #32]
 8006908:	ea43 0102 	orr.w	r1, r3, r2
 800690c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800690e:	4319      	orrs	r1, r3
 8006910:	d110      	bne.n	8006934 <_dtoa_r+0xa64>
 8006912:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006916:	d029      	beq.n	800696c <_dtoa_r+0xa9c>
 8006918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800691a:	2b00      	cmp	r3, #0
 800691c:	dd02      	ble.n	8006924 <_dtoa_r+0xa54>
 800691e:	9b06      	ldr	r3, [sp, #24]
 8006920:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006924:	9b04      	ldr	r3, [sp, #16]
 8006926:	f883 9000 	strb.w	r9, [r3]
 800692a:	e777      	b.n	800681c <_dtoa_r+0x94c>
 800692c:	4630      	mov	r0, r6
 800692e:	e7ba      	b.n	80068a6 <_dtoa_r+0x9d6>
 8006930:	2201      	movs	r2, #1
 8006932:	e7e1      	b.n	80068f8 <_dtoa_r+0xa28>
 8006934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006936:	2b00      	cmp	r3, #0
 8006938:	db04      	blt.n	8006944 <_dtoa_r+0xa74>
 800693a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800693c:	430b      	orrs	r3, r1
 800693e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006940:	430b      	orrs	r3, r1
 8006942:	d120      	bne.n	8006986 <_dtoa_r+0xab6>
 8006944:	2a00      	cmp	r2, #0
 8006946:	dded      	ble.n	8006924 <_dtoa_r+0xa54>
 8006948:	4651      	mov	r1, sl
 800694a:	2201      	movs	r2, #1
 800694c:	4628      	mov	r0, r5
 800694e:	f000 fbad 	bl	80070ac <__lshift>
 8006952:	4621      	mov	r1, r4
 8006954:	4682      	mov	sl, r0
 8006956:	f000 fc15 	bl	8007184 <__mcmp>
 800695a:	2800      	cmp	r0, #0
 800695c:	dc03      	bgt.n	8006966 <_dtoa_r+0xa96>
 800695e:	d1e1      	bne.n	8006924 <_dtoa_r+0xa54>
 8006960:	f019 0f01 	tst.w	r9, #1
 8006964:	d0de      	beq.n	8006924 <_dtoa_r+0xa54>
 8006966:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800696a:	d1d8      	bne.n	800691e <_dtoa_r+0xa4e>
 800696c:	2339      	movs	r3, #57	; 0x39
 800696e:	9a04      	ldr	r2, [sp, #16]
 8006970:	7013      	strb	r3, [r2, #0]
 8006972:	463b      	mov	r3, r7
 8006974:	461f      	mov	r7, r3
 8006976:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800697a:	3b01      	subs	r3, #1
 800697c:	2a39      	cmp	r2, #57	; 0x39
 800697e:	d06b      	beq.n	8006a58 <_dtoa_r+0xb88>
 8006980:	3201      	adds	r2, #1
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	e74a      	b.n	800681c <_dtoa_r+0x94c>
 8006986:	2a00      	cmp	r2, #0
 8006988:	dd07      	ble.n	800699a <_dtoa_r+0xaca>
 800698a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800698e:	d0ed      	beq.n	800696c <_dtoa_r+0xa9c>
 8006990:	9a04      	ldr	r2, [sp, #16]
 8006992:	f109 0301 	add.w	r3, r9, #1
 8006996:	7013      	strb	r3, [r2, #0]
 8006998:	e740      	b.n	800681c <_dtoa_r+0x94c>
 800699a:	9b08      	ldr	r3, [sp, #32]
 800699c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800699e:	f803 9c01 	strb.w	r9, [r3, #-1]
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d042      	beq.n	8006a2c <_dtoa_r+0xb5c>
 80069a6:	4651      	mov	r1, sl
 80069a8:	2300      	movs	r3, #0
 80069aa:	220a      	movs	r2, #10
 80069ac:	4628      	mov	r0, r5
 80069ae:	f000 f9d1 	bl	8006d54 <__multadd>
 80069b2:	45b0      	cmp	r8, r6
 80069b4:	4682      	mov	sl, r0
 80069b6:	f04f 0300 	mov.w	r3, #0
 80069ba:	f04f 020a 	mov.w	r2, #10
 80069be:	4641      	mov	r1, r8
 80069c0:	4628      	mov	r0, r5
 80069c2:	d107      	bne.n	80069d4 <_dtoa_r+0xb04>
 80069c4:	f000 f9c6 	bl	8006d54 <__multadd>
 80069c8:	4680      	mov	r8, r0
 80069ca:	4606      	mov	r6, r0
 80069cc:	9b08      	ldr	r3, [sp, #32]
 80069ce:	3301      	adds	r3, #1
 80069d0:	9308      	str	r3, [sp, #32]
 80069d2:	e775      	b.n	80068c0 <_dtoa_r+0x9f0>
 80069d4:	f000 f9be 	bl	8006d54 <__multadd>
 80069d8:	4631      	mov	r1, r6
 80069da:	4680      	mov	r8, r0
 80069dc:	2300      	movs	r3, #0
 80069de:	220a      	movs	r2, #10
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 f9b7 	bl	8006d54 <__multadd>
 80069e6:	4606      	mov	r6, r0
 80069e8:	e7f0      	b.n	80069cc <_dtoa_r+0xafc>
 80069ea:	9b08      	ldr	r3, [sp, #32]
 80069ec:	9306      	str	r3, [sp, #24]
 80069ee:	9f03      	ldr	r7, [sp, #12]
 80069f0:	4621      	mov	r1, r4
 80069f2:	4650      	mov	r0, sl
 80069f4:	f7ff f9e2 	bl	8005dbc <quorem>
 80069f8:	9b03      	ldr	r3, [sp, #12]
 80069fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80069fe:	f807 9b01 	strb.w	r9, [r7], #1
 8006a02:	1afa      	subs	r2, r7, r3
 8006a04:	9b06      	ldr	r3, [sp, #24]
 8006a06:	4293      	cmp	r3, r2
 8006a08:	dd07      	ble.n	8006a1a <_dtoa_r+0xb4a>
 8006a0a:	4651      	mov	r1, sl
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	220a      	movs	r2, #10
 8006a10:	4628      	mov	r0, r5
 8006a12:	f000 f99f 	bl	8006d54 <__multadd>
 8006a16:	4682      	mov	sl, r0
 8006a18:	e7ea      	b.n	80069f0 <_dtoa_r+0xb20>
 8006a1a:	9b06      	ldr	r3, [sp, #24]
 8006a1c:	f04f 0800 	mov.w	r8, #0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	bfcc      	ite	gt
 8006a24:	461f      	movgt	r7, r3
 8006a26:	2701      	movle	r7, #1
 8006a28:	9b03      	ldr	r3, [sp, #12]
 8006a2a:	441f      	add	r7, r3
 8006a2c:	4651      	mov	r1, sl
 8006a2e:	2201      	movs	r2, #1
 8006a30:	4628      	mov	r0, r5
 8006a32:	f000 fb3b 	bl	80070ac <__lshift>
 8006a36:	4621      	mov	r1, r4
 8006a38:	4682      	mov	sl, r0
 8006a3a:	f000 fba3 	bl	8007184 <__mcmp>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	dc97      	bgt.n	8006972 <_dtoa_r+0xaa2>
 8006a42:	d102      	bne.n	8006a4a <_dtoa_r+0xb7a>
 8006a44:	f019 0f01 	tst.w	r9, #1
 8006a48:	d193      	bne.n	8006972 <_dtoa_r+0xaa2>
 8006a4a:	463b      	mov	r3, r7
 8006a4c:	461f      	mov	r7, r3
 8006a4e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a52:	2a30      	cmp	r2, #48	; 0x30
 8006a54:	d0fa      	beq.n	8006a4c <_dtoa_r+0xb7c>
 8006a56:	e6e1      	b.n	800681c <_dtoa_r+0x94c>
 8006a58:	9a03      	ldr	r2, [sp, #12]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d18a      	bne.n	8006974 <_dtoa_r+0xaa4>
 8006a5e:	2331      	movs	r3, #49	; 0x31
 8006a60:	f10b 0b01 	add.w	fp, fp, #1
 8006a64:	e797      	b.n	8006996 <_dtoa_r+0xac6>
 8006a66:	4b0a      	ldr	r3, [pc, #40]	; (8006a90 <_dtoa_r+0xbc0>)
 8006a68:	f7ff ba9f 	b.w	8005faa <_dtoa_r+0xda>
 8006a6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f47f aa77 	bne.w	8005f62 <_dtoa_r+0x92>
 8006a74:	4b07      	ldr	r3, [pc, #28]	; (8006a94 <_dtoa_r+0xbc4>)
 8006a76:	f7ff ba98 	b.w	8005faa <_dtoa_r+0xda>
 8006a7a:	9b06      	ldr	r3, [sp, #24]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	dcb6      	bgt.n	80069ee <_dtoa_r+0xb1e>
 8006a80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	f73f aeb5 	bgt.w	80067f2 <_dtoa_r+0x922>
 8006a88:	e7b1      	b.n	80069ee <_dtoa_r+0xb1e>
 8006a8a:	bf00      	nop
 8006a8c:	08007d31 	.word	0x08007d31
 8006a90:	08007bfb 	.word	0x08007bfb
 8006a94:	08007ccc 	.word	0x08007ccc

08006a98 <_free_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	2900      	cmp	r1, #0
 8006a9e:	d040      	beq.n	8006b22 <_free_r+0x8a>
 8006aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aa4:	1f0c      	subs	r4, r1, #4
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	bfb8      	it	lt
 8006aaa:	18e4      	addlt	r4, r4, r3
 8006aac:	f000 f8e4 	bl	8006c78 <__malloc_lock>
 8006ab0:	4a1c      	ldr	r2, [pc, #112]	; (8006b24 <_free_r+0x8c>)
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	b933      	cbnz	r3, 8006ac4 <_free_r+0x2c>
 8006ab6:	6063      	str	r3, [r4, #4]
 8006ab8:	6014      	str	r4, [r2, #0]
 8006aba:	4628      	mov	r0, r5
 8006abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ac0:	f000 b8e0 	b.w	8006c84 <__malloc_unlock>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d908      	bls.n	8006ada <_free_r+0x42>
 8006ac8:	6820      	ldr	r0, [r4, #0]
 8006aca:	1821      	adds	r1, r4, r0
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf01      	itttt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	1809      	addeq	r1, r1, r0
 8006ad6:	6021      	streq	r1, [r4, #0]
 8006ad8:	e7ed      	b.n	8006ab6 <_free_r+0x1e>
 8006ada:	461a      	mov	r2, r3
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b10b      	cbz	r3, 8006ae4 <_free_r+0x4c>
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	d9fa      	bls.n	8006ada <_free_r+0x42>
 8006ae4:	6811      	ldr	r1, [r2, #0]
 8006ae6:	1850      	adds	r0, r2, r1
 8006ae8:	42a0      	cmp	r0, r4
 8006aea:	d10b      	bne.n	8006b04 <_free_r+0x6c>
 8006aec:	6820      	ldr	r0, [r4, #0]
 8006aee:	4401      	add	r1, r0
 8006af0:	1850      	adds	r0, r2, r1
 8006af2:	4283      	cmp	r3, r0
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	d1e0      	bne.n	8006aba <_free_r+0x22>
 8006af8:	6818      	ldr	r0, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	4408      	add	r0, r1
 8006afe:	6010      	str	r0, [r2, #0]
 8006b00:	6053      	str	r3, [r2, #4]
 8006b02:	e7da      	b.n	8006aba <_free_r+0x22>
 8006b04:	d902      	bls.n	8006b0c <_free_r+0x74>
 8006b06:	230c      	movs	r3, #12
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	e7d6      	b.n	8006aba <_free_r+0x22>
 8006b0c:	6820      	ldr	r0, [r4, #0]
 8006b0e:	1821      	adds	r1, r4, r0
 8006b10:	428b      	cmp	r3, r1
 8006b12:	bf01      	itttt	eq
 8006b14:	6819      	ldreq	r1, [r3, #0]
 8006b16:	685b      	ldreq	r3, [r3, #4]
 8006b18:	1809      	addeq	r1, r1, r0
 8006b1a:	6021      	streq	r1, [r4, #0]
 8006b1c:	6063      	str	r3, [r4, #4]
 8006b1e:	6054      	str	r4, [r2, #4]
 8006b20:	e7cb      	b.n	8006aba <_free_r+0x22>
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	20000658 	.word	0x20000658

08006b28 <malloc>:
 8006b28:	4b02      	ldr	r3, [pc, #8]	; (8006b34 <malloc+0xc>)
 8006b2a:	4601      	mov	r1, r0
 8006b2c:	6818      	ldr	r0, [r3, #0]
 8006b2e:	f000 b823 	b.w	8006b78 <_malloc_r>
 8006b32:	bf00      	nop
 8006b34:	2000008c 	.word	0x2000008c

08006b38 <sbrk_aligned>:
 8006b38:	b570      	push	{r4, r5, r6, lr}
 8006b3a:	4e0e      	ldr	r6, [pc, #56]	; (8006b74 <sbrk_aligned+0x3c>)
 8006b3c:	460c      	mov	r4, r1
 8006b3e:	6831      	ldr	r1, [r6, #0]
 8006b40:	4605      	mov	r5, r0
 8006b42:	b911      	cbnz	r1, 8006b4a <sbrk_aligned+0x12>
 8006b44:	f000 fe9e 	bl	8007884 <_sbrk_r>
 8006b48:	6030      	str	r0, [r6, #0]
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f000 fe99 	bl	8007884 <_sbrk_r>
 8006b52:	1c43      	adds	r3, r0, #1
 8006b54:	d00a      	beq.n	8006b6c <sbrk_aligned+0x34>
 8006b56:	1cc4      	adds	r4, r0, #3
 8006b58:	f024 0403 	bic.w	r4, r4, #3
 8006b5c:	42a0      	cmp	r0, r4
 8006b5e:	d007      	beq.n	8006b70 <sbrk_aligned+0x38>
 8006b60:	1a21      	subs	r1, r4, r0
 8006b62:	4628      	mov	r0, r5
 8006b64:	f000 fe8e 	bl	8007884 <_sbrk_r>
 8006b68:	3001      	adds	r0, #1
 8006b6a:	d101      	bne.n	8006b70 <sbrk_aligned+0x38>
 8006b6c:	f04f 34ff 	mov.w	r4, #4294967295
 8006b70:	4620      	mov	r0, r4
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	2000065c 	.word	0x2000065c

08006b78 <_malloc_r>:
 8006b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b7c:	1ccd      	adds	r5, r1, #3
 8006b7e:	f025 0503 	bic.w	r5, r5, #3
 8006b82:	3508      	adds	r5, #8
 8006b84:	2d0c      	cmp	r5, #12
 8006b86:	bf38      	it	cc
 8006b88:	250c      	movcc	r5, #12
 8006b8a:	2d00      	cmp	r5, #0
 8006b8c:	4607      	mov	r7, r0
 8006b8e:	db01      	blt.n	8006b94 <_malloc_r+0x1c>
 8006b90:	42a9      	cmp	r1, r5
 8006b92:	d905      	bls.n	8006ba0 <_malloc_r+0x28>
 8006b94:	230c      	movs	r3, #12
 8006b96:	2600      	movs	r6, #0
 8006b98:	603b      	str	r3, [r7, #0]
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ba0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006c74 <_malloc_r+0xfc>
 8006ba4:	f000 f868 	bl	8006c78 <__malloc_lock>
 8006ba8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bac:	461c      	mov	r4, r3
 8006bae:	bb5c      	cbnz	r4, 8006c08 <_malloc_r+0x90>
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f7ff ffc0 	bl	8006b38 <sbrk_aligned>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	4604      	mov	r4, r0
 8006bbc:	d155      	bne.n	8006c6a <_malloc_r+0xf2>
 8006bbe:	f8d8 4000 	ldr.w	r4, [r8]
 8006bc2:	4626      	mov	r6, r4
 8006bc4:	2e00      	cmp	r6, #0
 8006bc6:	d145      	bne.n	8006c54 <_malloc_r+0xdc>
 8006bc8:	2c00      	cmp	r4, #0
 8006bca:	d048      	beq.n	8006c5e <_malloc_r+0xe6>
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	4631      	mov	r1, r6
 8006bd0:	4638      	mov	r0, r7
 8006bd2:	eb04 0903 	add.w	r9, r4, r3
 8006bd6:	f000 fe55 	bl	8007884 <_sbrk_r>
 8006bda:	4581      	cmp	r9, r0
 8006bdc:	d13f      	bne.n	8006c5e <_malloc_r+0xe6>
 8006bde:	6821      	ldr	r1, [r4, #0]
 8006be0:	4638      	mov	r0, r7
 8006be2:	1a6d      	subs	r5, r5, r1
 8006be4:	4629      	mov	r1, r5
 8006be6:	f7ff ffa7 	bl	8006b38 <sbrk_aligned>
 8006bea:	3001      	adds	r0, #1
 8006bec:	d037      	beq.n	8006c5e <_malloc_r+0xe6>
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	442b      	add	r3, r5
 8006bf2:	6023      	str	r3, [r4, #0]
 8006bf4:	f8d8 3000 	ldr.w	r3, [r8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d038      	beq.n	8006c6e <_malloc_r+0xf6>
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	42a2      	cmp	r2, r4
 8006c00:	d12b      	bne.n	8006c5a <_malloc_r+0xe2>
 8006c02:	2200      	movs	r2, #0
 8006c04:	605a      	str	r2, [r3, #4]
 8006c06:	e00f      	b.n	8006c28 <_malloc_r+0xb0>
 8006c08:	6822      	ldr	r2, [r4, #0]
 8006c0a:	1b52      	subs	r2, r2, r5
 8006c0c:	d41f      	bmi.n	8006c4e <_malloc_r+0xd6>
 8006c0e:	2a0b      	cmp	r2, #11
 8006c10:	d917      	bls.n	8006c42 <_malloc_r+0xca>
 8006c12:	1961      	adds	r1, r4, r5
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	6025      	str	r5, [r4, #0]
 8006c18:	bf18      	it	ne
 8006c1a:	6059      	strne	r1, [r3, #4]
 8006c1c:	6863      	ldr	r3, [r4, #4]
 8006c1e:	bf08      	it	eq
 8006c20:	f8c8 1000 	streq.w	r1, [r8]
 8006c24:	5162      	str	r2, [r4, r5]
 8006c26:	604b      	str	r3, [r1, #4]
 8006c28:	4638      	mov	r0, r7
 8006c2a:	f104 060b 	add.w	r6, r4, #11
 8006c2e:	f000 f829 	bl	8006c84 <__malloc_unlock>
 8006c32:	f026 0607 	bic.w	r6, r6, #7
 8006c36:	1d23      	adds	r3, r4, #4
 8006c38:	1af2      	subs	r2, r6, r3
 8006c3a:	d0ae      	beq.n	8006b9a <_malloc_r+0x22>
 8006c3c:	1b9b      	subs	r3, r3, r6
 8006c3e:	50a3      	str	r3, [r4, r2]
 8006c40:	e7ab      	b.n	8006b9a <_malloc_r+0x22>
 8006c42:	42a3      	cmp	r3, r4
 8006c44:	6862      	ldr	r2, [r4, #4]
 8006c46:	d1dd      	bne.n	8006c04 <_malloc_r+0x8c>
 8006c48:	f8c8 2000 	str.w	r2, [r8]
 8006c4c:	e7ec      	b.n	8006c28 <_malloc_r+0xb0>
 8006c4e:	4623      	mov	r3, r4
 8006c50:	6864      	ldr	r4, [r4, #4]
 8006c52:	e7ac      	b.n	8006bae <_malloc_r+0x36>
 8006c54:	4634      	mov	r4, r6
 8006c56:	6876      	ldr	r6, [r6, #4]
 8006c58:	e7b4      	b.n	8006bc4 <_malloc_r+0x4c>
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	e7cc      	b.n	8006bf8 <_malloc_r+0x80>
 8006c5e:	230c      	movs	r3, #12
 8006c60:	4638      	mov	r0, r7
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	f000 f80e 	bl	8006c84 <__malloc_unlock>
 8006c68:	e797      	b.n	8006b9a <_malloc_r+0x22>
 8006c6a:	6025      	str	r5, [r4, #0]
 8006c6c:	e7dc      	b.n	8006c28 <_malloc_r+0xb0>
 8006c6e:	605b      	str	r3, [r3, #4]
 8006c70:	deff      	udf	#255	; 0xff
 8006c72:	bf00      	nop
 8006c74:	20000658 	.word	0x20000658

08006c78 <__malloc_lock>:
 8006c78:	4801      	ldr	r0, [pc, #4]	; (8006c80 <__malloc_lock+0x8>)
 8006c7a:	f7ff b870 	b.w	8005d5e <__retarget_lock_acquire_recursive>
 8006c7e:	bf00      	nop
 8006c80:	20000654 	.word	0x20000654

08006c84 <__malloc_unlock>:
 8006c84:	4801      	ldr	r0, [pc, #4]	; (8006c8c <__malloc_unlock+0x8>)
 8006c86:	f7ff b86b 	b.w	8005d60 <__retarget_lock_release_recursive>
 8006c8a:	bf00      	nop
 8006c8c:	20000654 	.word	0x20000654

08006c90 <_Balloc>:
 8006c90:	b570      	push	{r4, r5, r6, lr}
 8006c92:	69c6      	ldr	r6, [r0, #28]
 8006c94:	4604      	mov	r4, r0
 8006c96:	460d      	mov	r5, r1
 8006c98:	b976      	cbnz	r6, 8006cb8 <_Balloc+0x28>
 8006c9a:	2010      	movs	r0, #16
 8006c9c:	f7ff ff44 	bl	8006b28 <malloc>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	61e0      	str	r0, [r4, #28]
 8006ca4:	b920      	cbnz	r0, 8006cb0 <_Balloc+0x20>
 8006ca6:	216b      	movs	r1, #107	; 0x6b
 8006ca8:	4b17      	ldr	r3, [pc, #92]	; (8006d08 <_Balloc+0x78>)
 8006caa:	4818      	ldr	r0, [pc, #96]	; (8006d0c <_Balloc+0x7c>)
 8006cac:	f7ff f868 	bl	8005d80 <__assert_func>
 8006cb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cb4:	6006      	str	r6, [r0, #0]
 8006cb6:	60c6      	str	r6, [r0, #12]
 8006cb8:	69e6      	ldr	r6, [r4, #28]
 8006cba:	68f3      	ldr	r3, [r6, #12]
 8006cbc:	b183      	cbz	r3, 8006ce0 <_Balloc+0x50>
 8006cbe:	69e3      	ldr	r3, [r4, #28]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cc6:	b9b8      	cbnz	r0, 8006cf8 <_Balloc+0x68>
 8006cc8:	2101      	movs	r1, #1
 8006cca:	fa01 f605 	lsl.w	r6, r1, r5
 8006cce:	1d72      	adds	r2, r6, #5
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	0092      	lsls	r2, r2, #2
 8006cd4:	f000 fdfb 	bl	80078ce <_calloc_r>
 8006cd8:	b160      	cbz	r0, 8006cf4 <_Balloc+0x64>
 8006cda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cde:	e00e      	b.n	8006cfe <_Balloc+0x6e>
 8006ce0:	2221      	movs	r2, #33	; 0x21
 8006ce2:	2104      	movs	r1, #4
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 fdf2 	bl	80078ce <_calloc_r>
 8006cea:	69e3      	ldr	r3, [r4, #28]
 8006cec:	60f0      	str	r0, [r6, #12]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e4      	bne.n	8006cbe <_Balloc+0x2e>
 8006cf4:	2000      	movs	r0, #0
 8006cf6:	bd70      	pop	{r4, r5, r6, pc}
 8006cf8:	6802      	ldr	r2, [r0, #0]
 8006cfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d04:	e7f7      	b.n	8006cf6 <_Balloc+0x66>
 8006d06:	bf00      	nop
 8006d08:	08007c1f 	.word	0x08007c1f
 8006d0c:	08007d42 	.word	0x08007d42

08006d10 <_Bfree>:
 8006d10:	b570      	push	{r4, r5, r6, lr}
 8006d12:	69c6      	ldr	r6, [r0, #28]
 8006d14:	4605      	mov	r5, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	b976      	cbnz	r6, 8006d38 <_Bfree+0x28>
 8006d1a:	2010      	movs	r0, #16
 8006d1c:	f7ff ff04 	bl	8006b28 <malloc>
 8006d20:	4602      	mov	r2, r0
 8006d22:	61e8      	str	r0, [r5, #28]
 8006d24:	b920      	cbnz	r0, 8006d30 <_Bfree+0x20>
 8006d26:	218f      	movs	r1, #143	; 0x8f
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <_Bfree+0x3c>)
 8006d2a:	4809      	ldr	r0, [pc, #36]	; (8006d50 <_Bfree+0x40>)
 8006d2c:	f7ff f828 	bl	8005d80 <__assert_func>
 8006d30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d34:	6006      	str	r6, [r0, #0]
 8006d36:	60c6      	str	r6, [r0, #12]
 8006d38:	b13c      	cbz	r4, 8006d4a <_Bfree+0x3a>
 8006d3a:	69eb      	ldr	r3, [r5, #28]
 8006d3c:	6862      	ldr	r2, [r4, #4]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d44:	6021      	str	r1, [r4, #0]
 8006d46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d4a:	bd70      	pop	{r4, r5, r6, pc}
 8006d4c:	08007c1f 	.word	0x08007c1f
 8006d50:	08007d42 	.word	0x08007d42

08006d54 <__multadd>:
 8006d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d58:	4607      	mov	r7, r0
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	461e      	mov	r6, r3
 8006d5e:	2000      	movs	r0, #0
 8006d60:	690d      	ldr	r5, [r1, #16]
 8006d62:	f101 0c14 	add.w	ip, r1, #20
 8006d66:	f8dc 3000 	ldr.w	r3, [ip]
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	b299      	uxth	r1, r3
 8006d6e:	fb02 6101 	mla	r1, r2, r1, r6
 8006d72:	0c1e      	lsrs	r6, r3, #16
 8006d74:	0c0b      	lsrs	r3, r1, #16
 8006d76:	fb02 3306 	mla	r3, r2, r6, r3
 8006d7a:	b289      	uxth	r1, r1
 8006d7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d80:	4285      	cmp	r5, r0
 8006d82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d86:	f84c 1b04 	str.w	r1, [ip], #4
 8006d8a:	dcec      	bgt.n	8006d66 <__multadd+0x12>
 8006d8c:	b30e      	cbz	r6, 8006dd2 <__multadd+0x7e>
 8006d8e:	68a3      	ldr	r3, [r4, #8]
 8006d90:	42ab      	cmp	r3, r5
 8006d92:	dc19      	bgt.n	8006dc8 <__multadd+0x74>
 8006d94:	6861      	ldr	r1, [r4, #4]
 8006d96:	4638      	mov	r0, r7
 8006d98:	3101      	adds	r1, #1
 8006d9a:	f7ff ff79 	bl	8006c90 <_Balloc>
 8006d9e:	4680      	mov	r8, r0
 8006da0:	b928      	cbnz	r0, 8006dae <__multadd+0x5a>
 8006da2:	4602      	mov	r2, r0
 8006da4:	21ba      	movs	r1, #186	; 0xba
 8006da6:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <__multadd+0x84>)
 8006da8:	480c      	ldr	r0, [pc, #48]	; (8006ddc <__multadd+0x88>)
 8006daa:	f7fe ffe9 	bl	8005d80 <__assert_func>
 8006dae:	6922      	ldr	r2, [r4, #16]
 8006db0:	f104 010c 	add.w	r1, r4, #12
 8006db4:	3202      	adds	r2, #2
 8006db6:	0092      	lsls	r2, r2, #2
 8006db8:	300c      	adds	r0, #12
 8006dba:	f000 fd73 	bl	80078a4 <memcpy>
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	4638      	mov	r0, r7
 8006dc2:	f7ff ffa5 	bl	8006d10 <_Bfree>
 8006dc6:	4644      	mov	r4, r8
 8006dc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dcc:	3501      	adds	r5, #1
 8006dce:	615e      	str	r6, [r3, #20]
 8006dd0:	6125      	str	r5, [r4, #16]
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dd8:	08007d31 	.word	0x08007d31
 8006ddc:	08007d42 	.word	0x08007d42

08006de0 <__hi0bits>:
 8006de0:	0c02      	lsrs	r2, r0, #16
 8006de2:	0412      	lsls	r2, r2, #16
 8006de4:	4603      	mov	r3, r0
 8006de6:	b9ca      	cbnz	r2, 8006e1c <__hi0bits+0x3c>
 8006de8:	0403      	lsls	r3, r0, #16
 8006dea:	2010      	movs	r0, #16
 8006dec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006df0:	bf04      	itt	eq
 8006df2:	021b      	lsleq	r3, r3, #8
 8006df4:	3008      	addeq	r0, #8
 8006df6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006dfa:	bf04      	itt	eq
 8006dfc:	011b      	lsleq	r3, r3, #4
 8006dfe:	3004      	addeq	r0, #4
 8006e00:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006e04:	bf04      	itt	eq
 8006e06:	009b      	lsleq	r3, r3, #2
 8006e08:	3002      	addeq	r0, #2
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	db05      	blt.n	8006e1a <__hi0bits+0x3a>
 8006e0e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006e12:	f100 0001 	add.w	r0, r0, #1
 8006e16:	bf08      	it	eq
 8006e18:	2020      	moveq	r0, #32
 8006e1a:	4770      	bx	lr
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	e7e5      	b.n	8006dec <__hi0bits+0xc>

08006e20 <__lo0bits>:
 8006e20:	6803      	ldr	r3, [r0, #0]
 8006e22:	4602      	mov	r2, r0
 8006e24:	f013 0007 	ands.w	r0, r3, #7
 8006e28:	d00b      	beq.n	8006e42 <__lo0bits+0x22>
 8006e2a:	07d9      	lsls	r1, r3, #31
 8006e2c:	d421      	bmi.n	8006e72 <__lo0bits+0x52>
 8006e2e:	0798      	lsls	r0, r3, #30
 8006e30:	bf49      	itett	mi
 8006e32:	085b      	lsrmi	r3, r3, #1
 8006e34:	089b      	lsrpl	r3, r3, #2
 8006e36:	2001      	movmi	r0, #1
 8006e38:	6013      	strmi	r3, [r2, #0]
 8006e3a:	bf5c      	itt	pl
 8006e3c:	2002      	movpl	r0, #2
 8006e3e:	6013      	strpl	r3, [r2, #0]
 8006e40:	4770      	bx	lr
 8006e42:	b299      	uxth	r1, r3
 8006e44:	b909      	cbnz	r1, 8006e4a <__lo0bits+0x2a>
 8006e46:	2010      	movs	r0, #16
 8006e48:	0c1b      	lsrs	r3, r3, #16
 8006e4a:	b2d9      	uxtb	r1, r3
 8006e4c:	b909      	cbnz	r1, 8006e52 <__lo0bits+0x32>
 8006e4e:	3008      	adds	r0, #8
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	0719      	lsls	r1, r3, #28
 8006e54:	bf04      	itt	eq
 8006e56:	091b      	lsreq	r3, r3, #4
 8006e58:	3004      	addeq	r0, #4
 8006e5a:	0799      	lsls	r1, r3, #30
 8006e5c:	bf04      	itt	eq
 8006e5e:	089b      	lsreq	r3, r3, #2
 8006e60:	3002      	addeq	r0, #2
 8006e62:	07d9      	lsls	r1, r3, #31
 8006e64:	d403      	bmi.n	8006e6e <__lo0bits+0x4e>
 8006e66:	085b      	lsrs	r3, r3, #1
 8006e68:	f100 0001 	add.w	r0, r0, #1
 8006e6c:	d003      	beq.n	8006e76 <__lo0bits+0x56>
 8006e6e:	6013      	str	r3, [r2, #0]
 8006e70:	4770      	bx	lr
 8006e72:	2000      	movs	r0, #0
 8006e74:	4770      	bx	lr
 8006e76:	2020      	movs	r0, #32
 8006e78:	4770      	bx	lr
	...

08006e7c <__i2b>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	460c      	mov	r4, r1
 8006e80:	2101      	movs	r1, #1
 8006e82:	f7ff ff05 	bl	8006c90 <_Balloc>
 8006e86:	4602      	mov	r2, r0
 8006e88:	b928      	cbnz	r0, 8006e96 <__i2b+0x1a>
 8006e8a:	f240 1145 	movw	r1, #325	; 0x145
 8006e8e:	4b04      	ldr	r3, [pc, #16]	; (8006ea0 <__i2b+0x24>)
 8006e90:	4804      	ldr	r0, [pc, #16]	; (8006ea4 <__i2b+0x28>)
 8006e92:	f7fe ff75 	bl	8005d80 <__assert_func>
 8006e96:	2301      	movs	r3, #1
 8006e98:	6144      	str	r4, [r0, #20]
 8006e9a:	6103      	str	r3, [r0, #16]
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	bf00      	nop
 8006ea0:	08007d31 	.word	0x08007d31
 8006ea4:	08007d42 	.word	0x08007d42

08006ea8 <__multiply>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	4691      	mov	r9, r2
 8006eae:	690a      	ldr	r2, [r1, #16]
 8006eb0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	bfbe      	ittt	lt
 8006eba:	460b      	movlt	r3, r1
 8006ebc:	464c      	movlt	r4, r9
 8006ebe:	4699      	movlt	r9, r3
 8006ec0:	6927      	ldr	r7, [r4, #16]
 8006ec2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ec6:	68a3      	ldr	r3, [r4, #8]
 8006ec8:	6861      	ldr	r1, [r4, #4]
 8006eca:	eb07 060a 	add.w	r6, r7, sl
 8006ece:	42b3      	cmp	r3, r6
 8006ed0:	b085      	sub	sp, #20
 8006ed2:	bfb8      	it	lt
 8006ed4:	3101      	addlt	r1, #1
 8006ed6:	f7ff fedb 	bl	8006c90 <_Balloc>
 8006eda:	b930      	cbnz	r0, 8006eea <__multiply+0x42>
 8006edc:	4602      	mov	r2, r0
 8006ede:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006ee2:	4b43      	ldr	r3, [pc, #268]	; (8006ff0 <__multiply+0x148>)
 8006ee4:	4843      	ldr	r0, [pc, #268]	; (8006ff4 <__multiply+0x14c>)
 8006ee6:	f7fe ff4b 	bl	8005d80 <__assert_func>
 8006eea:	f100 0514 	add.w	r5, r0, #20
 8006eee:	462b      	mov	r3, r5
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ef6:	4543      	cmp	r3, r8
 8006ef8:	d321      	bcc.n	8006f3e <__multiply+0x96>
 8006efa:	f104 0314 	add.w	r3, r4, #20
 8006efe:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f02:	f109 0314 	add.w	r3, r9, #20
 8006f06:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f0a:	9202      	str	r2, [sp, #8]
 8006f0c:	1b3a      	subs	r2, r7, r4
 8006f0e:	3a15      	subs	r2, #21
 8006f10:	f022 0203 	bic.w	r2, r2, #3
 8006f14:	3204      	adds	r2, #4
 8006f16:	f104 0115 	add.w	r1, r4, #21
 8006f1a:	428f      	cmp	r7, r1
 8006f1c:	bf38      	it	cc
 8006f1e:	2204      	movcc	r2, #4
 8006f20:	9201      	str	r2, [sp, #4]
 8006f22:	9a02      	ldr	r2, [sp, #8]
 8006f24:	9303      	str	r3, [sp, #12]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d80c      	bhi.n	8006f44 <__multiply+0x9c>
 8006f2a:	2e00      	cmp	r6, #0
 8006f2c:	dd03      	ble.n	8006f36 <__multiply+0x8e>
 8006f2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d05a      	beq.n	8006fec <__multiply+0x144>
 8006f36:	6106      	str	r6, [r0, #16]
 8006f38:	b005      	add	sp, #20
 8006f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f3e:	f843 2b04 	str.w	r2, [r3], #4
 8006f42:	e7d8      	b.n	8006ef6 <__multiply+0x4e>
 8006f44:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f48:	f1ba 0f00 	cmp.w	sl, #0
 8006f4c:	d023      	beq.n	8006f96 <__multiply+0xee>
 8006f4e:	46a9      	mov	r9, r5
 8006f50:	f04f 0c00 	mov.w	ip, #0
 8006f54:	f104 0e14 	add.w	lr, r4, #20
 8006f58:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f5c:	f8d9 1000 	ldr.w	r1, [r9]
 8006f60:	fa1f fb82 	uxth.w	fp, r2
 8006f64:	b289      	uxth	r1, r1
 8006f66:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f6a:	4461      	add	r1, ip
 8006f6c:	f8d9 c000 	ldr.w	ip, [r9]
 8006f70:	0c12      	lsrs	r2, r2, #16
 8006f72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f76:	fb0a c202 	mla	r2, sl, r2, ip
 8006f7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f7e:	b289      	uxth	r1, r1
 8006f80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f84:	4577      	cmp	r7, lr
 8006f86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f8a:	f849 1b04 	str.w	r1, [r9], #4
 8006f8e:	d8e3      	bhi.n	8006f58 <__multiply+0xb0>
 8006f90:	9a01      	ldr	r2, [sp, #4]
 8006f92:	f845 c002 	str.w	ip, [r5, r2]
 8006f96:	9a03      	ldr	r2, [sp, #12]
 8006f98:	3304      	adds	r3, #4
 8006f9a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006f9e:	f1b9 0f00 	cmp.w	r9, #0
 8006fa2:	d021      	beq.n	8006fe8 <__multiply+0x140>
 8006fa4:	46ae      	mov	lr, r5
 8006fa6:	f04f 0a00 	mov.w	sl, #0
 8006faa:	6829      	ldr	r1, [r5, #0]
 8006fac:	f104 0c14 	add.w	ip, r4, #20
 8006fb0:	f8bc b000 	ldrh.w	fp, [ip]
 8006fb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fb8:	b289      	uxth	r1, r1
 8006fba:	fb09 220b 	mla	r2, r9, fp, r2
 8006fbe:	4452      	add	r2, sl
 8006fc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fc4:	f84e 1b04 	str.w	r1, [lr], #4
 8006fc8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fcc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fd0:	f8be 1000 	ldrh.w	r1, [lr]
 8006fd4:	4567      	cmp	r7, ip
 8006fd6:	fb09 110a 	mla	r1, r9, sl, r1
 8006fda:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006fde:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fe2:	d8e5      	bhi.n	8006fb0 <__multiply+0x108>
 8006fe4:	9a01      	ldr	r2, [sp, #4]
 8006fe6:	50a9      	str	r1, [r5, r2]
 8006fe8:	3504      	adds	r5, #4
 8006fea:	e79a      	b.n	8006f22 <__multiply+0x7a>
 8006fec:	3e01      	subs	r6, #1
 8006fee:	e79c      	b.n	8006f2a <__multiply+0x82>
 8006ff0:	08007d31 	.word	0x08007d31
 8006ff4:	08007d42 	.word	0x08007d42

08006ff8 <__pow5mult>:
 8006ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ffc:	4615      	mov	r5, r2
 8006ffe:	f012 0203 	ands.w	r2, r2, #3
 8007002:	4606      	mov	r6, r0
 8007004:	460f      	mov	r7, r1
 8007006:	d007      	beq.n	8007018 <__pow5mult+0x20>
 8007008:	4c25      	ldr	r4, [pc, #148]	; (80070a0 <__pow5mult+0xa8>)
 800700a:	3a01      	subs	r2, #1
 800700c:	2300      	movs	r3, #0
 800700e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007012:	f7ff fe9f 	bl	8006d54 <__multadd>
 8007016:	4607      	mov	r7, r0
 8007018:	10ad      	asrs	r5, r5, #2
 800701a:	d03d      	beq.n	8007098 <__pow5mult+0xa0>
 800701c:	69f4      	ldr	r4, [r6, #28]
 800701e:	b97c      	cbnz	r4, 8007040 <__pow5mult+0x48>
 8007020:	2010      	movs	r0, #16
 8007022:	f7ff fd81 	bl	8006b28 <malloc>
 8007026:	4602      	mov	r2, r0
 8007028:	61f0      	str	r0, [r6, #28]
 800702a:	b928      	cbnz	r0, 8007038 <__pow5mult+0x40>
 800702c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007030:	4b1c      	ldr	r3, [pc, #112]	; (80070a4 <__pow5mult+0xac>)
 8007032:	481d      	ldr	r0, [pc, #116]	; (80070a8 <__pow5mult+0xb0>)
 8007034:	f7fe fea4 	bl	8005d80 <__assert_func>
 8007038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800703c:	6004      	str	r4, [r0, #0]
 800703e:	60c4      	str	r4, [r0, #12]
 8007040:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007048:	b94c      	cbnz	r4, 800705e <__pow5mult+0x66>
 800704a:	f240 2171 	movw	r1, #625	; 0x271
 800704e:	4630      	mov	r0, r6
 8007050:	f7ff ff14 	bl	8006e7c <__i2b>
 8007054:	2300      	movs	r3, #0
 8007056:	4604      	mov	r4, r0
 8007058:	f8c8 0008 	str.w	r0, [r8, #8]
 800705c:	6003      	str	r3, [r0, #0]
 800705e:	f04f 0900 	mov.w	r9, #0
 8007062:	07eb      	lsls	r3, r5, #31
 8007064:	d50a      	bpl.n	800707c <__pow5mult+0x84>
 8007066:	4639      	mov	r1, r7
 8007068:	4622      	mov	r2, r4
 800706a:	4630      	mov	r0, r6
 800706c:	f7ff ff1c 	bl	8006ea8 <__multiply>
 8007070:	4680      	mov	r8, r0
 8007072:	4639      	mov	r1, r7
 8007074:	4630      	mov	r0, r6
 8007076:	f7ff fe4b 	bl	8006d10 <_Bfree>
 800707a:	4647      	mov	r7, r8
 800707c:	106d      	asrs	r5, r5, #1
 800707e:	d00b      	beq.n	8007098 <__pow5mult+0xa0>
 8007080:	6820      	ldr	r0, [r4, #0]
 8007082:	b938      	cbnz	r0, 8007094 <__pow5mult+0x9c>
 8007084:	4622      	mov	r2, r4
 8007086:	4621      	mov	r1, r4
 8007088:	4630      	mov	r0, r6
 800708a:	f7ff ff0d 	bl	8006ea8 <__multiply>
 800708e:	6020      	str	r0, [r4, #0]
 8007090:	f8c0 9000 	str.w	r9, [r0]
 8007094:	4604      	mov	r4, r0
 8007096:	e7e4      	b.n	8007062 <__pow5mult+0x6a>
 8007098:	4638      	mov	r0, r7
 800709a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800709e:	bf00      	nop
 80070a0:	08007e90 	.word	0x08007e90
 80070a4:	08007c1f 	.word	0x08007c1f
 80070a8:	08007d42 	.word	0x08007d42

080070ac <__lshift>:
 80070ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b0:	460c      	mov	r4, r1
 80070b2:	4607      	mov	r7, r0
 80070b4:	4691      	mov	r9, r2
 80070b6:	6923      	ldr	r3, [r4, #16]
 80070b8:	6849      	ldr	r1, [r1, #4]
 80070ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070be:	68a3      	ldr	r3, [r4, #8]
 80070c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070c4:	f108 0601 	add.w	r6, r8, #1
 80070c8:	42b3      	cmp	r3, r6
 80070ca:	db0b      	blt.n	80070e4 <__lshift+0x38>
 80070cc:	4638      	mov	r0, r7
 80070ce:	f7ff fddf 	bl	8006c90 <_Balloc>
 80070d2:	4605      	mov	r5, r0
 80070d4:	b948      	cbnz	r0, 80070ea <__lshift+0x3e>
 80070d6:	4602      	mov	r2, r0
 80070d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80070dc:	4b27      	ldr	r3, [pc, #156]	; (800717c <__lshift+0xd0>)
 80070de:	4828      	ldr	r0, [pc, #160]	; (8007180 <__lshift+0xd4>)
 80070e0:	f7fe fe4e 	bl	8005d80 <__assert_func>
 80070e4:	3101      	adds	r1, #1
 80070e6:	005b      	lsls	r3, r3, #1
 80070e8:	e7ee      	b.n	80070c8 <__lshift+0x1c>
 80070ea:	2300      	movs	r3, #0
 80070ec:	f100 0114 	add.w	r1, r0, #20
 80070f0:	f100 0210 	add.w	r2, r0, #16
 80070f4:	4618      	mov	r0, r3
 80070f6:	4553      	cmp	r3, sl
 80070f8:	db33      	blt.n	8007162 <__lshift+0xb6>
 80070fa:	6920      	ldr	r0, [r4, #16]
 80070fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007100:	f104 0314 	add.w	r3, r4, #20
 8007104:	f019 091f 	ands.w	r9, r9, #31
 8007108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800710c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007110:	d02b      	beq.n	800716a <__lshift+0xbe>
 8007112:	468a      	mov	sl, r1
 8007114:	2200      	movs	r2, #0
 8007116:	f1c9 0e20 	rsb	lr, r9, #32
 800711a:	6818      	ldr	r0, [r3, #0]
 800711c:	fa00 f009 	lsl.w	r0, r0, r9
 8007120:	4310      	orrs	r0, r2
 8007122:	f84a 0b04 	str.w	r0, [sl], #4
 8007126:	f853 2b04 	ldr.w	r2, [r3], #4
 800712a:	459c      	cmp	ip, r3
 800712c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007130:	d8f3      	bhi.n	800711a <__lshift+0x6e>
 8007132:	ebac 0304 	sub.w	r3, ip, r4
 8007136:	3b15      	subs	r3, #21
 8007138:	f023 0303 	bic.w	r3, r3, #3
 800713c:	3304      	adds	r3, #4
 800713e:	f104 0015 	add.w	r0, r4, #21
 8007142:	4584      	cmp	ip, r0
 8007144:	bf38      	it	cc
 8007146:	2304      	movcc	r3, #4
 8007148:	50ca      	str	r2, [r1, r3]
 800714a:	b10a      	cbz	r2, 8007150 <__lshift+0xa4>
 800714c:	f108 0602 	add.w	r6, r8, #2
 8007150:	3e01      	subs	r6, #1
 8007152:	4638      	mov	r0, r7
 8007154:	4621      	mov	r1, r4
 8007156:	612e      	str	r6, [r5, #16]
 8007158:	f7ff fdda 	bl	8006d10 <_Bfree>
 800715c:	4628      	mov	r0, r5
 800715e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007162:	f842 0f04 	str.w	r0, [r2, #4]!
 8007166:	3301      	adds	r3, #1
 8007168:	e7c5      	b.n	80070f6 <__lshift+0x4a>
 800716a:	3904      	subs	r1, #4
 800716c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007170:	459c      	cmp	ip, r3
 8007172:	f841 2f04 	str.w	r2, [r1, #4]!
 8007176:	d8f9      	bhi.n	800716c <__lshift+0xc0>
 8007178:	e7ea      	b.n	8007150 <__lshift+0xa4>
 800717a:	bf00      	nop
 800717c:	08007d31 	.word	0x08007d31
 8007180:	08007d42 	.word	0x08007d42

08007184 <__mcmp>:
 8007184:	4603      	mov	r3, r0
 8007186:	690a      	ldr	r2, [r1, #16]
 8007188:	6900      	ldr	r0, [r0, #16]
 800718a:	b530      	push	{r4, r5, lr}
 800718c:	1a80      	subs	r0, r0, r2
 800718e:	d10d      	bne.n	80071ac <__mcmp+0x28>
 8007190:	3314      	adds	r3, #20
 8007192:	3114      	adds	r1, #20
 8007194:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007198:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800719c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071a4:	4295      	cmp	r5, r2
 80071a6:	d002      	beq.n	80071ae <__mcmp+0x2a>
 80071a8:	d304      	bcc.n	80071b4 <__mcmp+0x30>
 80071aa:	2001      	movs	r0, #1
 80071ac:	bd30      	pop	{r4, r5, pc}
 80071ae:	42a3      	cmp	r3, r4
 80071b0:	d3f4      	bcc.n	800719c <__mcmp+0x18>
 80071b2:	e7fb      	b.n	80071ac <__mcmp+0x28>
 80071b4:	f04f 30ff 	mov.w	r0, #4294967295
 80071b8:	e7f8      	b.n	80071ac <__mcmp+0x28>
	...

080071bc <__mdiff>:
 80071bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c0:	460d      	mov	r5, r1
 80071c2:	4607      	mov	r7, r0
 80071c4:	4611      	mov	r1, r2
 80071c6:	4628      	mov	r0, r5
 80071c8:	4614      	mov	r4, r2
 80071ca:	f7ff ffdb 	bl	8007184 <__mcmp>
 80071ce:	1e06      	subs	r6, r0, #0
 80071d0:	d111      	bne.n	80071f6 <__mdiff+0x3a>
 80071d2:	4631      	mov	r1, r6
 80071d4:	4638      	mov	r0, r7
 80071d6:	f7ff fd5b 	bl	8006c90 <_Balloc>
 80071da:	4602      	mov	r2, r0
 80071dc:	b928      	cbnz	r0, 80071ea <__mdiff+0x2e>
 80071de:	f240 2137 	movw	r1, #567	; 0x237
 80071e2:	4b3a      	ldr	r3, [pc, #232]	; (80072cc <__mdiff+0x110>)
 80071e4:	483a      	ldr	r0, [pc, #232]	; (80072d0 <__mdiff+0x114>)
 80071e6:	f7fe fdcb 	bl	8005d80 <__assert_func>
 80071ea:	2301      	movs	r3, #1
 80071ec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80071f0:	4610      	mov	r0, r2
 80071f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f6:	bfa4      	itt	ge
 80071f8:	4623      	movge	r3, r4
 80071fa:	462c      	movge	r4, r5
 80071fc:	4638      	mov	r0, r7
 80071fe:	6861      	ldr	r1, [r4, #4]
 8007200:	bfa6      	itte	ge
 8007202:	461d      	movge	r5, r3
 8007204:	2600      	movge	r6, #0
 8007206:	2601      	movlt	r6, #1
 8007208:	f7ff fd42 	bl	8006c90 <_Balloc>
 800720c:	4602      	mov	r2, r0
 800720e:	b918      	cbnz	r0, 8007218 <__mdiff+0x5c>
 8007210:	f240 2145 	movw	r1, #581	; 0x245
 8007214:	4b2d      	ldr	r3, [pc, #180]	; (80072cc <__mdiff+0x110>)
 8007216:	e7e5      	b.n	80071e4 <__mdiff+0x28>
 8007218:	f102 0814 	add.w	r8, r2, #20
 800721c:	46c2      	mov	sl, r8
 800721e:	f04f 0c00 	mov.w	ip, #0
 8007222:	6927      	ldr	r7, [r4, #16]
 8007224:	60c6      	str	r6, [r0, #12]
 8007226:	692e      	ldr	r6, [r5, #16]
 8007228:	f104 0014 	add.w	r0, r4, #20
 800722c:	f105 0914 	add.w	r9, r5, #20
 8007230:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007234:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007238:	3410      	adds	r4, #16
 800723a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800723e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007242:	fa1f f18b 	uxth.w	r1, fp
 8007246:	4461      	add	r1, ip
 8007248:	fa1f fc83 	uxth.w	ip, r3
 800724c:	0c1b      	lsrs	r3, r3, #16
 800724e:	eba1 010c 	sub.w	r1, r1, ip
 8007252:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007256:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800725a:	b289      	uxth	r1, r1
 800725c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007260:	454e      	cmp	r6, r9
 8007262:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007266:	f84a 1b04 	str.w	r1, [sl], #4
 800726a:	d8e6      	bhi.n	800723a <__mdiff+0x7e>
 800726c:	1b73      	subs	r3, r6, r5
 800726e:	3b15      	subs	r3, #21
 8007270:	f023 0303 	bic.w	r3, r3, #3
 8007274:	3515      	adds	r5, #21
 8007276:	3304      	adds	r3, #4
 8007278:	42ae      	cmp	r6, r5
 800727a:	bf38      	it	cc
 800727c:	2304      	movcc	r3, #4
 800727e:	4418      	add	r0, r3
 8007280:	4443      	add	r3, r8
 8007282:	461e      	mov	r6, r3
 8007284:	4605      	mov	r5, r0
 8007286:	4575      	cmp	r5, lr
 8007288:	d30e      	bcc.n	80072a8 <__mdiff+0xec>
 800728a:	f10e 0103 	add.w	r1, lr, #3
 800728e:	1a09      	subs	r1, r1, r0
 8007290:	f021 0103 	bic.w	r1, r1, #3
 8007294:	3803      	subs	r0, #3
 8007296:	4586      	cmp	lr, r0
 8007298:	bf38      	it	cc
 800729a:	2100      	movcc	r1, #0
 800729c:	440b      	add	r3, r1
 800729e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072a2:	b189      	cbz	r1, 80072c8 <__mdiff+0x10c>
 80072a4:	6117      	str	r7, [r2, #16]
 80072a6:	e7a3      	b.n	80071f0 <__mdiff+0x34>
 80072a8:	f855 8b04 	ldr.w	r8, [r5], #4
 80072ac:	fa1f f188 	uxth.w	r1, r8
 80072b0:	4461      	add	r1, ip
 80072b2:	140c      	asrs	r4, r1, #16
 80072b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072b8:	b289      	uxth	r1, r1
 80072ba:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80072be:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80072c2:	f846 1b04 	str.w	r1, [r6], #4
 80072c6:	e7de      	b.n	8007286 <__mdiff+0xca>
 80072c8:	3f01      	subs	r7, #1
 80072ca:	e7e8      	b.n	800729e <__mdiff+0xe2>
 80072cc:	08007d31 	.word	0x08007d31
 80072d0:	08007d42 	.word	0x08007d42

080072d4 <__d2b>:
 80072d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072d6:	2101      	movs	r1, #1
 80072d8:	4617      	mov	r7, r2
 80072da:	461c      	mov	r4, r3
 80072dc:	9e08      	ldr	r6, [sp, #32]
 80072de:	f7ff fcd7 	bl	8006c90 <_Balloc>
 80072e2:	4605      	mov	r5, r0
 80072e4:	b930      	cbnz	r0, 80072f4 <__d2b+0x20>
 80072e6:	4602      	mov	r2, r0
 80072e8:	f240 310f 	movw	r1, #783	; 0x30f
 80072ec:	4b22      	ldr	r3, [pc, #136]	; (8007378 <__d2b+0xa4>)
 80072ee:	4823      	ldr	r0, [pc, #140]	; (800737c <__d2b+0xa8>)
 80072f0:	f7fe fd46 	bl	8005d80 <__assert_func>
 80072f4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80072f8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80072fc:	bb24      	cbnz	r4, 8007348 <__d2b+0x74>
 80072fe:	2f00      	cmp	r7, #0
 8007300:	9301      	str	r3, [sp, #4]
 8007302:	d026      	beq.n	8007352 <__d2b+0x7e>
 8007304:	4668      	mov	r0, sp
 8007306:	9700      	str	r7, [sp, #0]
 8007308:	f7ff fd8a 	bl	8006e20 <__lo0bits>
 800730c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007310:	b1e8      	cbz	r0, 800734e <__d2b+0x7a>
 8007312:	f1c0 0320 	rsb	r3, r0, #32
 8007316:	fa02 f303 	lsl.w	r3, r2, r3
 800731a:	430b      	orrs	r3, r1
 800731c:	40c2      	lsrs	r2, r0
 800731e:	616b      	str	r3, [r5, #20]
 8007320:	9201      	str	r2, [sp, #4]
 8007322:	9b01      	ldr	r3, [sp, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	bf14      	ite	ne
 8007328:	2102      	movne	r1, #2
 800732a:	2101      	moveq	r1, #1
 800732c:	61ab      	str	r3, [r5, #24]
 800732e:	6129      	str	r1, [r5, #16]
 8007330:	b1bc      	cbz	r4, 8007362 <__d2b+0x8e>
 8007332:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007336:	4404      	add	r4, r0
 8007338:	6034      	str	r4, [r6, #0]
 800733a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800733e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007340:	6018      	str	r0, [r3, #0]
 8007342:	4628      	mov	r0, r5
 8007344:	b003      	add	sp, #12
 8007346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007348:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800734c:	e7d7      	b.n	80072fe <__d2b+0x2a>
 800734e:	6169      	str	r1, [r5, #20]
 8007350:	e7e7      	b.n	8007322 <__d2b+0x4e>
 8007352:	a801      	add	r0, sp, #4
 8007354:	f7ff fd64 	bl	8006e20 <__lo0bits>
 8007358:	9b01      	ldr	r3, [sp, #4]
 800735a:	2101      	movs	r1, #1
 800735c:	616b      	str	r3, [r5, #20]
 800735e:	3020      	adds	r0, #32
 8007360:	e7e5      	b.n	800732e <__d2b+0x5a>
 8007362:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007366:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800736a:	6030      	str	r0, [r6, #0]
 800736c:	6918      	ldr	r0, [r3, #16]
 800736e:	f7ff fd37 	bl	8006de0 <__hi0bits>
 8007372:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007376:	e7e2      	b.n	800733e <__d2b+0x6a>
 8007378:	08007d31 	.word	0x08007d31
 800737c:	08007d42 	.word	0x08007d42

08007380 <__sfputc_r>:
 8007380:	6893      	ldr	r3, [r2, #8]
 8007382:	b410      	push	{r4}
 8007384:	3b01      	subs	r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	6093      	str	r3, [r2, #8]
 800738a:	da07      	bge.n	800739c <__sfputc_r+0x1c>
 800738c:	6994      	ldr	r4, [r2, #24]
 800738e:	42a3      	cmp	r3, r4
 8007390:	db01      	blt.n	8007396 <__sfputc_r+0x16>
 8007392:	290a      	cmp	r1, #10
 8007394:	d102      	bne.n	800739c <__sfputc_r+0x1c>
 8007396:	bc10      	pop	{r4}
 8007398:	f7fe bb37 	b.w	8005a0a <__swbuf_r>
 800739c:	6813      	ldr	r3, [r2, #0]
 800739e:	1c58      	adds	r0, r3, #1
 80073a0:	6010      	str	r0, [r2, #0]
 80073a2:	7019      	strb	r1, [r3, #0]
 80073a4:	4608      	mov	r0, r1
 80073a6:	bc10      	pop	{r4}
 80073a8:	4770      	bx	lr

080073aa <__sfputs_r>:
 80073aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ac:	4606      	mov	r6, r0
 80073ae:	460f      	mov	r7, r1
 80073b0:	4614      	mov	r4, r2
 80073b2:	18d5      	adds	r5, r2, r3
 80073b4:	42ac      	cmp	r4, r5
 80073b6:	d101      	bne.n	80073bc <__sfputs_r+0x12>
 80073b8:	2000      	movs	r0, #0
 80073ba:	e007      	b.n	80073cc <__sfputs_r+0x22>
 80073bc:	463a      	mov	r2, r7
 80073be:	4630      	mov	r0, r6
 80073c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c4:	f7ff ffdc 	bl	8007380 <__sfputc_r>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d1f3      	bne.n	80073b4 <__sfputs_r+0xa>
 80073cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080073d0 <_vfiprintf_r>:
 80073d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d4:	460d      	mov	r5, r1
 80073d6:	4614      	mov	r4, r2
 80073d8:	4698      	mov	r8, r3
 80073da:	4606      	mov	r6, r0
 80073dc:	b09d      	sub	sp, #116	; 0x74
 80073de:	b118      	cbz	r0, 80073e8 <_vfiprintf_r+0x18>
 80073e0:	6a03      	ldr	r3, [r0, #32]
 80073e2:	b90b      	cbnz	r3, 80073e8 <_vfiprintf_r+0x18>
 80073e4:	f7fe f97c 	bl	80056e0 <__sinit>
 80073e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073ea:	07d9      	lsls	r1, r3, #31
 80073ec:	d405      	bmi.n	80073fa <_vfiprintf_r+0x2a>
 80073ee:	89ab      	ldrh	r3, [r5, #12]
 80073f0:	059a      	lsls	r2, r3, #22
 80073f2:	d402      	bmi.n	80073fa <_vfiprintf_r+0x2a>
 80073f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073f6:	f7fe fcb2 	bl	8005d5e <__retarget_lock_acquire_recursive>
 80073fa:	89ab      	ldrh	r3, [r5, #12]
 80073fc:	071b      	lsls	r3, r3, #28
 80073fe:	d501      	bpl.n	8007404 <_vfiprintf_r+0x34>
 8007400:	692b      	ldr	r3, [r5, #16]
 8007402:	b99b      	cbnz	r3, 800742c <_vfiprintf_r+0x5c>
 8007404:	4629      	mov	r1, r5
 8007406:	4630      	mov	r0, r6
 8007408:	f7fe fb3c 	bl	8005a84 <__swsetup_r>
 800740c:	b170      	cbz	r0, 800742c <_vfiprintf_r+0x5c>
 800740e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007410:	07dc      	lsls	r4, r3, #31
 8007412:	d504      	bpl.n	800741e <_vfiprintf_r+0x4e>
 8007414:	f04f 30ff 	mov.w	r0, #4294967295
 8007418:	b01d      	add	sp, #116	; 0x74
 800741a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	0598      	lsls	r0, r3, #22
 8007422:	d4f7      	bmi.n	8007414 <_vfiprintf_r+0x44>
 8007424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007426:	f7fe fc9b 	bl	8005d60 <__retarget_lock_release_recursive>
 800742a:	e7f3      	b.n	8007414 <_vfiprintf_r+0x44>
 800742c:	2300      	movs	r3, #0
 800742e:	9309      	str	r3, [sp, #36]	; 0x24
 8007430:	2320      	movs	r3, #32
 8007432:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007436:	2330      	movs	r3, #48	; 0x30
 8007438:	f04f 0901 	mov.w	r9, #1
 800743c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007440:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80075f0 <_vfiprintf_r+0x220>
 8007444:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007448:	4623      	mov	r3, r4
 800744a:	469a      	mov	sl, r3
 800744c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007450:	b10a      	cbz	r2, 8007456 <_vfiprintf_r+0x86>
 8007452:	2a25      	cmp	r2, #37	; 0x25
 8007454:	d1f9      	bne.n	800744a <_vfiprintf_r+0x7a>
 8007456:	ebba 0b04 	subs.w	fp, sl, r4
 800745a:	d00b      	beq.n	8007474 <_vfiprintf_r+0xa4>
 800745c:	465b      	mov	r3, fp
 800745e:	4622      	mov	r2, r4
 8007460:	4629      	mov	r1, r5
 8007462:	4630      	mov	r0, r6
 8007464:	f7ff ffa1 	bl	80073aa <__sfputs_r>
 8007468:	3001      	adds	r0, #1
 800746a:	f000 80a9 	beq.w	80075c0 <_vfiprintf_r+0x1f0>
 800746e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007470:	445a      	add	r2, fp
 8007472:	9209      	str	r2, [sp, #36]	; 0x24
 8007474:	f89a 3000 	ldrb.w	r3, [sl]
 8007478:	2b00      	cmp	r3, #0
 800747a:	f000 80a1 	beq.w	80075c0 <_vfiprintf_r+0x1f0>
 800747e:	2300      	movs	r3, #0
 8007480:	f04f 32ff 	mov.w	r2, #4294967295
 8007484:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007488:	f10a 0a01 	add.w	sl, sl, #1
 800748c:	9304      	str	r3, [sp, #16]
 800748e:	9307      	str	r3, [sp, #28]
 8007490:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007494:	931a      	str	r3, [sp, #104]	; 0x68
 8007496:	4654      	mov	r4, sl
 8007498:	2205      	movs	r2, #5
 800749a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800749e:	4854      	ldr	r0, [pc, #336]	; (80075f0 <_vfiprintf_r+0x220>)
 80074a0:	f7fe fc5f 	bl	8005d62 <memchr>
 80074a4:	9a04      	ldr	r2, [sp, #16]
 80074a6:	b9d8      	cbnz	r0, 80074e0 <_vfiprintf_r+0x110>
 80074a8:	06d1      	lsls	r1, r2, #27
 80074aa:	bf44      	itt	mi
 80074ac:	2320      	movmi	r3, #32
 80074ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074b2:	0713      	lsls	r3, r2, #28
 80074b4:	bf44      	itt	mi
 80074b6:	232b      	movmi	r3, #43	; 0x2b
 80074b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074bc:	f89a 3000 	ldrb.w	r3, [sl]
 80074c0:	2b2a      	cmp	r3, #42	; 0x2a
 80074c2:	d015      	beq.n	80074f0 <_vfiprintf_r+0x120>
 80074c4:	4654      	mov	r4, sl
 80074c6:	2000      	movs	r0, #0
 80074c8:	f04f 0c0a 	mov.w	ip, #10
 80074cc:	9a07      	ldr	r2, [sp, #28]
 80074ce:	4621      	mov	r1, r4
 80074d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074d4:	3b30      	subs	r3, #48	; 0x30
 80074d6:	2b09      	cmp	r3, #9
 80074d8:	d94d      	bls.n	8007576 <_vfiprintf_r+0x1a6>
 80074da:	b1b0      	cbz	r0, 800750a <_vfiprintf_r+0x13a>
 80074dc:	9207      	str	r2, [sp, #28]
 80074de:	e014      	b.n	800750a <_vfiprintf_r+0x13a>
 80074e0:	eba0 0308 	sub.w	r3, r0, r8
 80074e4:	fa09 f303 	lsl.w	r3, r9, r3
 80074e8:	4313      	orrs	r3, r2
 80074ea:	46a2      	mov	sl, r4
 80074ec:	9304      	str	r3, [sp, #16]
 80074ee:	e7d2      	b.n	8007496 <_vfiprintf_r+0xc6>
 80074f0:	9b03      	ldr	r3, [sp, #12]
 80074f2:	1d19      	adds	r1, r3, #4
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	9103      	str	r1, [sp, #12]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	bfbb      	ittet	lt
 80074fc:	425b      	neglt	r3, r3
 80074fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007502:	9307      	strge	r3, [sp, #28]
 8007504:	9307      	strlt	r3, [sp, #28]
 8007506:	bfb8      	it	lt
 8007508:	9204      	strlt	r2, [sp, #16]
 800750a:	7823      	ldrb	r3, [r4, #0]
 800750c:	2b2e      	cmp	r3, #46	; 0x2e
 800750e:	d10c      	bne.n	800752a <_vfiprintf_r+0x15a>
 8007510:	7863      	ldrb	r3, [r4, #1]
 8007512:	2b2a      	cmp	r3, #42	; 0x2a
 8007514:	d134      	bne.n	8007580 <_vfiprintf_r+0x1b0>
 8007516:	9b03      	ldr	r3, [sp, #12]
 8007518:	3402      	adds	r4, #2
 800751a:	1d1a      	adds	r2, r3, #4
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	9203      	str	r2, [sp, #12]
 8007520:	2b00      	cmp	r3, #0
 8007522:	bfb8      	it	lt
 8007524:	f04f 33ff 	movlt.w	r3, #4294967295
 8007528:	9305      	str	r3, [sp, #20]
 800752a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80075f4 <_vfiprintf_r+0x224>
 800752e:	2203      	movs	r2, #3
 8007530:	4650      	mov	r0, sl
 8007532:	7821      	ldrb	r1, [r4, #0]
 8007534:	f7fe fc15 	bl	8005d62 <memchr>
 8007538:	b138      	cbz	r0, 800754a <_vfiprintf_r+0x17a>
 800753a:	2240      	movs	r2, #64	; 0x40
 800753c:	9b04      	ldr	r3, [sp, #16]
 800753e:	eba0 000a 	sub.w	r0, r0, sl
 8007542:	4082      	lsls	r2, r0
 8007544:	4313      	orrs	r3, r2
 8007546:	3401      	adds	r4, #1
 8007548:	9304      	str	r3, [sp, #16]
 800754a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800754e:	2206      	movs	r2, #6
 8007550:	4829      	ldr	r0, [pc, #164]	; (80075f8 <_vfiprintf_r+0x228>)
 8007552:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007556:	f7fe fc04 	bl	8005d62 <memchr>
 800755a:	2800      	cmp	r0, #0
 800755c:	d03f      	beq.n	80075de <_vfiprintf_r+0x20e>
 800755e:	4b27      	ldr	r3, [pc, #156]	; (80075fc <_vfiprintf_r+0x22c>)
 8007560:	bb1b      	cbnz	r3, 80075aa <_vfiprintf_r+0x1da>
 8007562:	9b03      	ldr	r3, [sp, #12]
 8007564:	3307      	adds	r3, #7
 8007566:	f023 0307 	bic.w	r3, r3, #7
 800756a:	3308      	adds	r3, #8
 800756c:	9303      	str	r3, [sp, #12]
 800756e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007570:	443b      	add	r3, r7
 8007572:	9309      	str	r3, [sp, #36]	; 0x24
 8007574:	e768      	b.n	8007448 <_vfiprintf_r+0x78>
 8007576:	460c      	mov	r4, r1
 8007578:	2001      	movs	r0, #1
 800757a:	fb0c 3202 	mla	r2, ip, r2, r3
 800757e:	e7a6      	b.n	80074ce <_vfiprintf_r+0xfe>
 8007580:	2300      	movs	r3, #0
 8007582:	f04f 0c0a 	mov.w	ip, #10
 8007586:	4619      	mov	r1, r3
 8007588:	3401      	adds	r4, #1
 800758a:	9305      	str	r3, [sp, #20]
 800758c:	4620      	mov	r0, r4
 800758e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007592:	3a30      	subs	r2, #48	; 0x30
 8007594:	2a09      	cmp	r2, #9
 8007596:	d903      	bls.n	80075a0 <_vfiprintf_r+0x1d0>
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0c6      	beq.n	800752a <_vfiprintf_r+0x15a>
 800759c:	9105      	str	r1, [sp, #20]
 800759e:	e7c4      	b.n	800752a <_vfiprintf_r+0x15a>
 80075a0:	4604      	mov	r4, r0
 80075a2:	2301      	movs	r3, #1
 80075a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075a8:	e7f0      	b.n	800758c <_vfiprintf_r+0x1bc>
 80075aa:	ab03      	add	r3, sp, #12
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	462a      	mov	r2, r5
 80075b0:	4630      	mov	r0, r6
 80075b2:	4b13      	ldr	r3, [pc, #76]	; (8007600 <_vfiprintf_r+0x230>)
 80075b4:	a904      	add	r1, sp, #16
 80075b6:	f7fd fc45 	bl	8004e44 <_printf_float>
 80075ba:	4607      	mov	r7, r0
 80075bc:	1c78      	adds	r0, r7, #1
 80075be:	d1d6      	bne.n	800756e <_vfiprintf_r+0x19e>
 80075c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075c2:	07d9      	lsls	r1, r3, #31
 80075c4:	d405      	bmi.n	80075d2 <_vfiprintf_r+0x202>
 80075c6:	89ab      	ldrh	r3, [r5, #12]
 80075c8:	059a      	lsls	r2, r3, #22
 80075ca:	d402      	bmi.n	80075d2 <_vfiprintf_r+0x202>
 80075cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075ce:	f7fe fbc7 	bl	8005d60 <__retarget_lock_release_recursive>
 80075d2:	89ab      	ldrh	r3, [r5, #12]
 80075d4:	065b      	lsls	r3, r3, #25
 80075d6:	f53f af1d 	bmi.w	8007414 <_vfiprintf_r+0x44>
 80075da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075dc:	e71c      	b.n	8007418 <_vfiprintf_r+0x48>
 80075de:	ab03      	add	r3, sp, #12
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	462a      	mov	r2, r5
 80075e4:	4630      	mov	r0, r6
 80075e6:	4b06      	ldr	r3, [pc, #24]	; (8007600 <_vfiprintf_r+0x230>)
 80075e8:	a904      	add	r1, sp, #16
 80075ea:	f7fd fecb 	bl	8005384 <_printf_i>
 80075ee:	e7e4      	b.n	80075ba <_vfiprintf_r+0x1ea>
 80075f0:	08007e9c 	.word	0x08007e9c
 80075f4:	08007ea2 	.word	0x08007ea2
 80075f8:	08007ea6 	.word	0x08007ea6
 80075fc:	08004e45 	.word	0x08004e45
 8007600:	080073ab 	.word	0x080073ab

08007604 <__sflush_r>:
 8007604:	898a      	ldrh	r2, [r1, #12]
 8007606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007608:	4605      	mov	r5, r0
 800760a:	0710      	lsls	r0, r2, #28
 800760c:	460c      	mov	r4, r1
 800760e:	d457      	bmi.n	80076c0 <__sflush_r+0xbc>
 8007610:	684b      	ldr	r3, [r1, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	dc04      	bgt.n	8007620 <__sflush_r+0x1c>
 8007616:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007618:	2b00      	cmp	r3, #0
 800761a:	dc01      	bgt.n	8007620 <__sflush_r+0x1c>
 800761c:	2000      	movs	r0, #0
 800761e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007622:	2e00      	cmp	r6, #0
 8007624:	d0fa      	beq.n	800761c <__sflush_r+0x18>
 8007626:	2300      	movs	r3, #0
 8007628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800762c:	682f      	ldr	r7, [r5, #0]
 800762e:	6a21      	ldr	r1, [r4, #32]
 8007630:	602b      	str	r3, [r5, #0]
 8007632:	d032      	beq.n	800769a <__sflush_r+0x96>
 8007634:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007636:	89a3      	ldrh	r3, [r4, #12]
 8007638:	075a      	lsls	r2, r3, #29
 800763a:	d505      	bpl.n	8007648 <__sflush_r+0x44>
 800763c:	6863      	ldr	r3, [r4, #4]
 800763e:	1ac0      	subs	r0, r0, r3
 8007640:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007642:	b10b      	cbz	r3, 8007648 <__sflush_r+0x44>
 8007644:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007646:	1ac0      	subs	r0, r0, r3
 8007648:	2300      	movs	r3, #0
 800764a:	4602      	mov	r2, r0
 800764c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800764e:	4628      	mov	r0, r5
 8007650:	6a21      	ldr	r1, [r4, #32]
 8007652:	47b0      	blx	r6
 8007654:	1c43      	adds	r3, r0, #1
 8007656:	89a3      	ldrh	r3, [r4, #12]
 8007658:	d106      	bne.n	8007668 <__sflush_r+0x64>
 800765a:	6829      	ldr	r1, [r5, #0]
 800765c:	291d      	cmp	r1, #29
 800765e:	d82b      	bhi.n	80076b8 <__sflush_r+0xb4>
 8007660:	4a28      	ldr	r2, [pc, #160]	; (8007704 <__sflush_r+0x100>)
 8007662:	410a      	asrs	r2, r1
 8007664:	07d6      	lsls	r6, r2, #31
 8007666:	d427      	bmi.n	80076b8 <__sflush_r+0xb4>
 8007668:	2200      	movs	r2, #0
 800766a:	6062      	str	r2, [r4, #4]
 800766c:	6922      	ldr	r2, [r4, #16]
 800766e:	04d9      	lsls	r1, r3, #19
 8007670:	6022      	str	r2, [r4, #0]
 8007672:	d504      	bpl.n	800767e <__sflush_r+0x7a>
 8007674:	1c42      	adds	r2, r0, #1
 8007676:	d101      	bne.n	800767c <__sflush_r+0x78>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b903      	cbnz	r3, 800767e <__sflush_r+0x7a>
 800767c:	6560      	str	r0, [r4, #84]	; 0x54
 800767e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007680:	602f      	str	r7, [r5, #0]
 8007682:	2900      	cmp	r1, #0
 8007684:	d0ca      	beq.n	800761c <__sflush_r+0x18>
 8007686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800768a:	4299      	cmp	r1, r3
 800768c:	d002      	beq.n	8007694 <__sflush_r+0x90>
 800768e:	4628      	mov	r0, r5
 8007690:	f7ff fa02 	bl	8006a98 <_free_r>
 8007694:	2000      	movs	r0, #0
 8007696:	6360      	str	r0, [r4, #52]	; 0x34
 8007698:	e7c1      	b.n	800761e <__sflush_r+0x1a>
 800769a:	2301      	movs	r3, #1
 800769c:	4628      	mov	r0, r5
 800769e:	47b0      	blx	r6
 80076a0:	1c41      	adds	r1, r0, #1
 80076a2:	d1c8      	bne.n	8007636 <__sflush_r+0x32>
 80076a4:	682b      	ldr	r3, [r5, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d0c5      	beq.n	8007636 <__sflush_r+0x32>
 80076aa:	2b1d      	cmp	r3, #29
 80076ac:	d001      	beq.n	80076b2 <__sflush_r+0xae>
 80076ae:	2b16      	cmp	r3, #22
 80076b0:	d101      	bne.n	80076b6 <__sflush_r+0xb2>
 80076b2:	602f      	str	r7, [r5, #0]
 80076b4:	e7b2      	b.n	800761c <__sflush_r+0x18>
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	e7ae      	b.n	800761e <__sflush_r+0x1a>
 80076c0:	690f      	ldr	r7, [r1, #16]
 80076c2:	2f00      	cmp	r7, #0
 80076c4:	d0aa      	beq.n	800761c <__sflush_r+0x18>
 80076c6:	0793      	lsls	r3, r2, #30
 80076c8:	bf18      	it	ne
 80076ca:	2300      	movne	r3, #0
 80076cc:	680e      	ldr	r6, [r1, #0]
 80076ce:	bf08      	it	eq
 80076d0:	694b      	ldreq	r3, [r1, #20]
 80076d2:	1bf6      	subs	r6, r6, r7
 80076d4:	600f      	str	r7, [r1, #0]
 80076d6:	608b      	str	r3, [r1, #8]
 80076d8:	2e00      	cmp	r6, #0
 80076da:	dd9f      	ble.n	800761c <__sflush_r+0x18>
 80076dc:	4633      	mov	r3, r6
 80076de:	463a      	mov	r2, r7
 80076e0:	4628      	mov	r0, r5
 80076e2:	6a21      	ldr	r1, [r4, #32]
 80076e4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80076e8:	47e0      	blx	ip
 80076ea:	2800      	cmp	r0, #0
 80076ec:	dc06      	bgt.n	80076fc <__sflush_r+0xf8>
 80076ee:	89a3      	ldrh	r3, [r4, #12]
 80076f0:	f04f 30ff 	mov.w	r0, #4294967295
 80076f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076f8:	81a3      	strh	r3, [r4, #12]
 80076fa:	e790      	b.n	800761e <__sflush_r+0x1a>
 80076fc:	4407      	add	r7, r0
 80076fe:	1a36      	subs	r6, r6, r0
 8007700:	e7ea      	b.n	80076d8 <__sflush_r+0xd4>
 8007702:	bf00      	nop
 8007704:	dfbffffe 	.word	0xdfbffffe

08007708 <_fflush_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	690b      	ldr	r3, [r1, #16]
 800770c:	4605      	mov	r5, r0
 800770e:	460c      	mov	r4, r1
 8007710:	b913      	cbnz	r3, 8007718 <_fflush_r+0x10>
 8007712:	2500      	movs	r5, #0
 8007714:	4628      	mov	r0, r5
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	b118      	cbz	r0, 8007722 <_fflush_r+0x1a>
 800771a:	6a03      	ldr	r3, [r0, #32]
 800771c:	b90b      	cbnz	r3, 8007722 <_fflush_r+0x1a>
 800771e:	f7fd ffdf 	bl	80056e0 <__sinit>
 8007722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d0f3      	beq.n	8007712 <_fflush_r+0xa>
 800772a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800772c:	07d0      	lsls	r0, r2, #31
 800772e:	d404      	bmi.n	800773a <_fflush_r+0x32>
 8007730:	0599      	lsls	r1, r3, #22
 8007732:	d402      	bmi.n	800773a <_fflush_r+0x32>
 8007734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007736:	f7fe fb12 	bl	8005d5e <__retarget_lock_acquire_recursive>
 800773a:	4628      	mov	r0, r5
 800773c:	4621      	mov	r1, r4
 800773e:	f7ff ff61 	bl	8007604 <__sflush_r>
 8007742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007744:	4605      	mov	r5, r0
 8007746:	07da      	lsls	r2, r3, #31
 8007748:	d4e4      	bmi.n	8007714 <_fflush_r+0xc>
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	059b      	lsls	r3, r3, #22
 800774e:	d4e1      	bmi.n	8007714 <_fflush_r+0xc>
 8007750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007752:	f7fe fb05 	bl	8005d60 <__retarget_lock_release_recursive>
 8007756:	e7dd      	b.n	8007714 <_fflush_r+0xc>

08007758 <fiprintf>:
 8007758:	b40e      	push	{r1, r2, r3}
 800775a:	b503      	push	{r0, r1, lr}
 800775c:	4601      	mov	r1, r0
 800775e:	ab03      	add	r3, sp, #12
 8007760:	4805      	ldr	r0, [pc, #20]	; (8007778 <fiprintf+0x20>)
 8007762:	f853 2b04 	ldr.w	r2, [r3], #4
 8007766:	6800      	ldr	r0, [r0, #0]
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	f7ff fe31 	bl	80073d0 <_vfiprintf_r>
 800776e:	b002      	add	sp, #8
 8007770:	f85d eb04 	ldr.w	lr, [sp], #4
 8007774:	b003      	add	sp, #12
 8007776:	4770      	bx	lr
 8007778:	2000008c 	.word	0x2000008c

0800777c <__swhatbuf_r>:
 800777c:	b570      	push	{r4, r5, r6, lr}
 800777e:	460c      	mov	r4, r1
 8007780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007784:	4615      	mov	r5, r2
 8007786:	2900      	cmp	r1, #0
 8007788:	461e      	mov	r6, r3
 800778a:	b096      	sub	sp, #88	; 0x58
 800778c:	da0c      	bge.n	80077a8 <__swhatbuf_r+0x2c>
 800778e:	89a3      	ldrh	r3, [r4, #12]
 8007790:	2100      	movs	r1, #0
 8007792:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007796:	bf0c      	ite	eq
 8007798:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800779c:	2340      	movne	r3, #64	; 0x40
 800779e:	2000      	movs	r0, #0
 80077a0:	6031      	str	r1, [r6, #0]
 80077a2:	602b      	str	r3, [r5, #0]
 80077a4:	b016      	add	sp, #88	; 0x58
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	466a      	mov	r2, sp
 80077aa:	f000 f849 	bl	8007840 <_fstat_r>
 80077ae:	2800      	cmp	r0, #0
 80077b0:	dbed      	blt.n	800778e <__swhatbuf_r+0x12>
 80077b2:	9901      	ldr	r1, [sp, #4]
 80077b4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80077b8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80077bc:	4259      	negs	r1, r3
 80077be:	4159      	adcs	r1, r3
 80077c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077c4:	e7eb      	b.n	800779e <__swhatbuf_r+0x22>

080077c6 <__smakebuf_r>:
 80077c6:	898b      	ldrh	r3, [r1, #12]
 80077c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80077ca:	079d      	lsls	r5, r3, #30
 80077cc:	4606      	mov	r6, r0
 80077ce:	460c      	mov	r4, r1
 80077d0:	d507      	bpl.n	80077e2 <__smakebuf_r+0x1c>
 80077d2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80077d6:	6023      	str	r3, [r4, #0]
 80077d8:	6123      	str	r3, [r4, #16]
 80077da:	2301      	movs	r3, #1
 80077dc:	6163      	str	r3, [r4, #20]
 80077de:	b002      	add	sp, #8
 80077e0:	bd70      	pop	{r4, r5, r6, pc}
 80077e2:	466a      	mov	r2, sp
 80077e4:	ab01      	add	r3, sp, #4
 80077e6:	f7ff ffc9 	bl	800777c <__swhatbuf_r>
 80077ea:	9900      	ldr	r1, [sp, #0]
 80077ec:	4605      	mov	r5, r0
 80077ee:	4630      	mov	r0, r6
 80077f0:	f7ff f9c2 	bl	8006b78 <_malloc_r>
 80077f4:	b948      	cbnz	r0, 800780a <__smakebuf_r+0x44>
 80077f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077fa:	059a      	lsls	r2, r3, #22
 80077fc:	d4ef      	bmi.n	80077de <__smakebuf_r+0x18>
 80077fe:	f023 0303 	bic.w	r3, r3, #3
 8007802:	f043 0302 	orr.w	r3, r3, #2
 8007806:	81a3      	strh	r3, [r4, #12]
 8007808:	e7e3      	b.n	80077d2 <__smakebuf_r+0xc>
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	6020      	str	r0, [r4, #0]
 800780e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007812:	81a3      	strh	r3, [r4, #12]
 8007814:	9b00      	ldr	r3, [sp, #0]
 8007816:	6120      	str	r0, [r4, #16]
 8007818:	6163      	str	r3, [r4, #20]
 800781a:	9b01      	ldr	r3, [sp, #4]
 800781c:	b15b      	cbz	r3, 8007836 <__smakebuf_r+0x70>
 800781e:	4630      	mov	r0, r6
 8007820:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007824:	f000 f81e 	bl	8007864 <_isatty_r>
 8007828:	b128      	cbz	r0, 8007836 <__smakebuf_r+0x70>
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	f023 0303 	bic.w	r3, r3, #3
 8007830:	f043 0301 	orr.w	r3, r3, #1
 8007834:	81a3      	strh	r3, [r4, #12]
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	431d      	orrs	r5, r3
 800783a:	81a5      	strh	r5, [r4, #12]
 800783c:	e7cf      	b.n	80077de <__smakebuf_r+0x18>
	...

08007840 <_fstat_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	2300      	movs	r3, #0
 8007844:	4d06      	ldr	r5, [pc, #24]	; (8007860 <_fstat_r+0x20>)
 8007846:	4604      	mov	r4, r0
 8007848:	4608      	mov	r0, r1
 800784a:	4611      	mov	r1, r2
 800784c:	602b      	str	r3, [r5, #0]
 800784e:	f7fa f994 	bl	8001b7a <_fstat>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	d102      	bne.n	800785c <_fstat_r+0x1c>
 8007856:	682b      	ldr	r3, [r5, #0]
 8007858:	b103      	cbz	r3, 800785c <_fstat_r+0x1c>
 800785a:	6023      	str	r3, [r4, #0]
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	bf00      	nop
 8007860:	20000650 	.word	0x20000650

08007864 <_isatty_r>:
 8007864:	b538      	push	{r3, r4, r5, lr}
 8007866:	2300      	movs	r3, #0
 8007868:	4d05      	ldr	r5, [pc, #20]	; (8007880 <_isatty_r+0x1c>)
 800786a:	4604      	mov	r4, r0
 800786c:	4608      	mov	r0, r1
 800786e:	602b      	str	r3, [r5, #0]
 8007870:	f7fa f992 	bl	8001b98 <_isatty>
 8007874:	1c43      	adds	r3, r0, #1
 8007876:	d102      	bne.n	800787e <_isatty_r+0x1a>
 8007878:	682b      	ldr	r3, [r5, #0]
 800787a:	b103      	cbz	r3, 800787e <_isatty_r+0x1a>
 800787c:	6023      	str	r3, [r4, #0]
 800787e:	bd38      	pop	{r3, r4, r5, pc}
 8007880:	20000650 	.word	0x20000650

08007884 <_sbrk_r>:
 8007884:	b538      	push	{r3, r4, r5, lr}
 8007886:	2300      	movs	r3, #0
 8007888:	4d05      	ldr	r5, [pc, #20]	; (80078a0 <_sbrk_r+0x1c>)
 800788a:	4604      	mov	r4, r0
 800788c:	4608      	mov	r0, r1
 800788e:	602b      	str	r3, [r5, #0]
 8007890:	f7fa f998 	bl	8001bc4 <_sbrk>
 8007894:	1c43      	adds	r3, r0, #1
 8007896:	d102      	bne.n	800789e <_sbrk_r+0x1a>
 8007898:	682b      	ldr	r3, [r5, #0]
 800789a:	b103      	cbz	r3, 800789e <_sbrk_r+0x1a>
 800789c:	6023      	str	r3, [r4, #0]
 800789e:	bd38      	pop	{r3, r4, r5, pc}
 80078a0:	20000650 	.word	0x20000650

080078a4 <memcpy>:
 80078a4:	440a      	add	r2, r1
 80078a6:	4291      	cmp	r1, r2
 80078a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80078ac:	d100      	bne.n	80078b0 <memcpy+0xc>
 80078ae:	4770      	bx	lr
 80078b0:	b510      	push	{r4, lr}
 80078b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078b6:	4291      	cmp	r1, r2
 80078b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078bc:	d1f9      	bne.n	80078b2 <memcpy+0xe>
 80078be:	bd10      	pop	{r4, pc}

080078c0 <abort>:
 80078c0:	2006      	movs	r0, #6
 80078c2:	b508      	push	{r3, lr}
 80078c4:	f000 f85e 	bl	8007984 <raise>
 80078c8:	2001      	movs	r0, #1
 80078ca:	f7fa f924 	bl	8001b16 <_exit>

080078ce <_calloc_r>:
 80078ce:	b570      	push	{r4, r5, r6, lr}
 80078d0:	fba1 5402 	umull	r5, r4, r1, r2
 80078d4:	b934      	cbnz	r4, 80078e4 <_calloc_r+0x16>
 80078d6:	4629      	mov	r1, r5
 80078d8:	f7ff f94e 	bl	8006b78 <_malloc_r>
 80078dc:	4606      	mov	r6, r0
 80078de:	b928      	cbnz	r0, 80078ec <_calloc_r+0x1e>
 80078e0:	4630      	mov	r0, r6
 80078e2:	bd70      	pop	{r4, r5, r6, pc}
 80078e4:	220c      	movs	r2, #12
 80078e6:	2600      	movs	r6, #0
 80078e8:	6002      	str	r2, [r0, #0]
 80078ea:	e7f9      	b.n	80078e0 <_calloc_r+0x12>
 80078ec:	462a      	mov	r2, r5
 80078ee:	4621      	mov	r1, r4
 80078f0:	f7fe f920 	bl	8005b34 <memset>
 80078f4:	e7f4      	b.n	80078e0 <_calloc_r+0x12>

080078f6 <__ascii_mbtowc>:
 80078f6:	b082      	sub	sp, #8
 80078f8:	b901      	cbnz	r1, 80078fc <__ascii_mbtowc+0x6>
 80078fa:	a901      	add	r1, sp, #4
 80078fc:	b142      	cbz	r2, 8007910 <__ascii_mbtowc+0x1a>
 80078fe:	b14b      	cbz	r3, 8007914 <__ascii_mbtowc+0x1e>
 8007900:	7813      	ldrb	r3, [r2, #0]
 8007902:	600b      	str	r3, [r1, #0]
 8007904:	7812      	ldrb	r2, [r2, #0]
 8007906:	1e10      	subs	r0, r2, #0
 8007908:	bf18      	it	ne
 800790a:	2001      	movne	r0, #1
 800790c:	b002      	add	sp, #8
 800790e:	4770      	bx	lr
 8007910:	4610      	mov	r0, r2
 8007912:	e7fb      	b.n	800790c <__ascii_mbtowc+0x16>
 8007914:	f06f 0001 	mvn.w	r0, #1
 8007918:	e7f8      	b.n	800790c <__ascii_mbtowc+0x16>

0800791a <__ascii_wctomb>:
 800791a:	4603      	mov	r3, r0
 800791c:	4608      	mov	r0, r1
 800791e:	b141      	cbz	r1, 8007932 <__ascii_wctomb+0x18>
 8007920:	2aff      	cmp	r2, #255	; 0xff
 8007922:	d904      	bls.n	800792e <__ascii_wctomb+0x14>
 8007924:	228a      	movs	r2, #138	; 0x8a
 8007926:	f04f 30ff 	mov.w	r0, #4294967295
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	4770      	bx	lr
 800792e:	2001      	movs	r0, #1
 8007930:	700a      	strb	r2, [r1, #0]
 8007932:	4770      	bx	lr

08007934 <_raise_r>:
 8007934:	291f      	cmp	r1, #31
 8007936:	b538      	push	{r3, r4, r5, lr}
 8007938:	4604      	mov	r4, r0
 800793a:	460d      	mov	r5, r1
 800793c:	d904      	bls.n	8007948 <_raise_r+0x14>
 800793e:	2316      	movs	r3, #22
 8007940:	6003      	str	r3, [r0, #0]
 8007942:	f04f 30ff 	mov.w	r0, #4294967295
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800794a:	b112      	cbz	r2, 8007952 <_raise_r+0x1e>
 800794c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007950:	b94b      	cbnz	r3, 8007966 <_raise_r+0x32>
 8007952:	4620      	mov	r0, r4
 8007954:	f000 f830 	bl	80079b8 <_getpid_r>
 8007958:	462a      	mov	r2, r5
 800795a:	4601      	mov	r1, r0
 800795c:	4620      	mov	r0, r4
 800795e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007962:	f000 b817 	b.w	8007994 <_kill_r>
 8007966:	2b01      	cmp	r3, #1
 8007968:	d00a      	beq.n	8007980 <_raise_r+0x4c>
 800796a:	1c59      	adds	r1, r3, #1
 800796c:	d103      	bne.n	8007976 <_raise_r+0x42>
 800796e:	2316      	movs	r3, #22
 8007970:	6003      	str	r3, [r0, #0]
 8007972:	2001      	movs	r0, #1
 8007974:	e7e7      	b.n	8007946 <_raise_r+0x12>
 8007976:	2400      	movs	r4, #0
 8007978:	4628      	mov	r0, r5
 800797a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800797e:	4798      	blx	r3
 8007980:	2000      	movs	r0, #0
 8007982:	e7e0      	b.n	8007946 <_raise_r+0x12>

08007984 <raise>:
 8007984:	4b02      	ldr	r3, [pc, #8]	; (8007990 <raise+0xc>)
 8007986:	4601      	mov	r1, r0
 8007988:	6818      	ldr	r0, [r3, #0]
 800798a:	f7ff bfd3 	b.w	8007934 <_raise_r>
 800798e:	bf00      	nop
 8007990:	2000008c 	.word	0x2000008c

08007994 <_kill_r>:
 8007994:	b538      	push	{r3, r4, r5, lr}
 8007996:	2300      	movs	r3, #0
 8007998:	4d06      	ldr	r5, [pc, #24]	; (80079b4 <_kill_r+0x20>)
 800799a:	4604      	mov	r4, r0
 800799c:	4608      	mov	r0, r1
 800799e:	4611      	mov	r1, r2
 80079a0:	602b      	str	r3, [r5, #0]
 80079a2:	f7fa f8a8 	bl	8001af6 <_kill>
 80079a6:	1c43      	adds	r3, r0, #1
 80079a8:	d102      	bne.n	80079b0 <_kill_r+0x1c>
 80079aa:	682b      	ldr	r3, [r5, #0]
 80079ac:	b103      	cbz	r3, 80079b0 <_kill_r+0x1c>
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	bd38      	pop	{r3, r4, r5, pc}
 80079b2:	bf00      	nop
 80079b4:	20000650 	.word	0x20000650

080079b8 <_getpid_r>:
 80079b8:	f7fa b896 	b.w	8001ae8 <_getpid>

080079bc <_init>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	bf00      	nop
 80079c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c2:	bc08      	pop	{r3}
 80079c4:	469e      	mov	lr, r3
 80079c6:	4770      	bx	lr

080079c8 <_fini>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	bf00      	nop
 80079cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ce:	bc08      	pop	{r3}
 80079d0:	469e      	mov	lr, r3
 80079d2:	4770      	bx	lr
