-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\OFDM_Rx_HW\ofdm_rx_src_MagPhase.vhd
-- Created: 2022-03-24 22:06:16
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_rx_src_MagPhase
-- Source Path: OFDM_Rx_HW/OFDMRx/Synchronisation/SchmidlCoxMetric /MagPhase
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_rx_src_MagPhase IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_12_0                        :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        dataIn_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        Phase                             :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En22
        Mag                               :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En16
        );
END ofdm_rx_src_MagPhase;


ARCHITECTURE rtl OF ofdm_rx_src_MagPhase IS

  -- Component Declarations
  COMPONENT ofdm_rx_src_Complex_to_Magnitude_Angle_HDL_Optimized
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_12_0                      :   IN    std_logic;
          In_re                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          In_im                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          validIn                         :   IN    std_logic;
          magnitude                       :   OUT   std_logic_vector(18 DOWNTO 0);  -- sfix19_En16
          angle                           :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En20
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ofdm_rx_src_Complex_to_Magnitude_Angle_HDL_Optimized
    USE ENTITY work.ofdm_rx_src_Complex_to_Magnitude_Angle_HDL_Optimized(rtl);

  -- Signals
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Complex_to_Magnitude_Angle_HDL_Optimized_out1 : std_logic_vector(18 DOWNTO 0);  -- ufix19
  SIGNAL Complex_to_Magnitude_Angle_HDL_Optimized_out2 : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Complex_to_Magnitude_Angle_HDL_Optimized_out3 : std_logic;
  SIGNAL Complex_to_Magnitude_Angle_HDL_Optimized_out2_signed : signed(20 DOWNTO 0);  -- sfix21_En20
  SIGNAL Data_Type_Conversion1_out1       : signed(24 DOWNTO 0);  -- sfix25_En22
  SIGNAL Complex_to_Magnitude_Angle_HDL_Optimized_out1_signed : signed(18 DOWNTO 0);  -- sfix19_En16
  SIGNAL Data_Type_Conversion_out1        : signed(17 DOWNTO 0);  -- sfix18_En16

BEGIN
  u_Complex_to_Magnitude_Angle_HDL_Optimized : ofdm_rx_src_Complex_to_Magnitude_Angle_HDL_Optimized
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_12_0 => enb_1_12_0,
              In_re => dataIn_re,  -- sfix18_En16
              In_im => dataIn_im,  -- sfix18_En16
              validIn => Constant_out1,
              magnitude => Complex_to_Magnitude_Angle_HDL_Optimized_out1,  -- sfix19_En16
              angle => Complex_to_Magnitude_Angle_HDL_Optimized_out2,  -- sfix21_En20
              validOut => Complex_to_Magnitude_Angle_HDL_Optimized_out3
              );

  Constant_out1 <= '1';

  Complex_to_Magnitude_Angle_HDL_Optimized_out2_signed <= signed(Complex_to_Magnitude_Angle_HDL_Optimized_out2);

  Data_Type_Conversion1_out1 <= resize(Complex_to_Magnitude_Angle_HDL_Optimized_out2_signed & '0' & '0', 25);

  Phase <= std_logic_vector(Data_Type_Conversion1_out1);

  Complex_to_Magnitude_Angle_HDL_Optimized_out1_signed <= signed(Complex_to_Magnitude_Angle_HDL_Optimized_out1);

  Data_Type_Conversion_out1 <= Complex_to_Magnitude_Angle_HDL_Optimized_out1_signed(17 DOWNTO 0);

  Mag <= std_logic_vector(Data_Type_Conversion_out1);

END rtl;

