
SLAVE_MODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800894c  0800894c  0000994c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089e4  080089e4  0000a14c  2**0
                  CONTENTS
  4 .ARM          00000008  080089e4  080089e4  000099e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089ec  080089ec  0000a14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089ec  080089ec  000099ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080089f0  080089f0  000099f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  080089f4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e18  2000014c  08008b40  0000a14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f64  08008b40  0000af64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001255b  00000000  00000000  0000a17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030fa  00000000  00000000  0001c6d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  0001f7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbd  00000000  00000000  00020898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d79  00000000  00000000  00021555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f9c  00000000  00000000  0003a2ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fcde  00000000  00000000  0004f26a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000def48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a90  00000000  00000000  000def8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e3a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008934 	.word	0x08008934

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	08008934 	.word	0x08008934

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fbeb 	bl	8000d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f861 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f9f1 	bl	8000974 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000592:	f000 f8c5 	bl	8000720 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000596:	f007 f81d 	bl	80075d4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800059a:	f000 f953 	bl	8000844 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) == HAL_OK)
 800059e:	210c      	movs	r1, #12
 80005a0:	4821      	ldr	r0, [pc, #132]	@ (8000628 <main+0xa8>)
 80005a2:	f002 fe63 	bl	800326c <HAL_TIM_PWM_Start>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d10c      	bne.n	80005c6 <main+0x46>
		if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) == HAL_OK)
 80005ac:	210c      	movs	r1, #12
 80005ae:	481f      	ldr	r0, [pc, #124]	@ (800062c <main+0xac>)
 80005b0:	f002 fe5c 	bl	800326c <HAL_TIM_PWM_Start>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d105      	bne.n	80005c6 <main+0x46>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c0:	481b      	ldr	r0, [pc, #108]	@ (8000630 <main+0xb0>)
 80005c2:	f000 ff11 	bl	80013e8 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		extTrigger = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80005c6:	2102      	movs	r1, #2
 80005c8:	481a      	ldr	r0, [pc, #104]	@ (8000634 <main+0xb4>)
 80005ca:	f000 fef5 	bl	80013b8 <HAL_GPIO_ReadPin>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b19      	ldr	r3, [pc, #100]	@ (8000638 <main+0xb8>)
 80005d4:	701a      	strb	r2, [r3, #0]
		timer2Output = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80005d6:	2108      	movs	r1, #8
 80005d8:	4816      	ldr	r0, [pc, #88]	@ (8000634 <main+0xb4>)
 80005da:	f000 feed 	bl	80013b8 <HAL_GPIO_ReadPin>
 80005de:	4603      	mov	r3, r0
 80005e0:	461a      	mov	r2, r3
 80005e2:	4b16      	ldr	r3, [pc, #88]	@ (800063c <main+0xbc>)
 80005e4:	701a      	strb	r2, [r3, #0]
		timer3Output = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 80005e6:	2102      	movs	r1, #2
 80005e8:	4815      	ldr	r0, [pc, #84]	@ (8000640 <main+0xc0>)
 80005ea:	f000 fee5 	bl	80013b8 <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <main+0xc4>)
 80005f4:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
		#elif defined(TWOGRAPHS)
			sprintf(buffer, "%d\t%d\n", timer2Output, timer3Output);
			CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
		#elif defined(THREEGRAPHS)
			sprintf(buffer, "%d\t%d\t%d\n", extTrigger, timer2Output, timer3Output);
 80005f6:	4b10      	ldr	r3, [pc, #64]	@ (8000638 <main+0xb8>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	461a      	mov	r2, r3
 80005fc:	4b0f      	ldr	r3, [pc, #60]	@ (800063c <main+0xbc>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	4619      	mov	r1, r3
 8000602:	4b10      	ldr	r3, [pc, #64]	@ (8000644 <main+0xc4>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	460b      	mov	r3, r1
 800060a:	490f      	ldr	r1, [pc, #60]	@ (8000648 <main+0xc8>)
 800060c:	480f      	ldr	r0, [pc, #60]	@ (800064c <main+0xcc>)
 800060e:	f007 fcf1 	bl	8007ff4 <siprintf>
			CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
 8000612:	480e      	ldr	r0, [pc, #56]	@ (800064c <main+0xcc>)
 8000614:	f7ff fde4 	bl	80001e0 <strlen>
 8000618:	4603      	mov	r3, r0
 800061a:	b29b      	uxth	r3, r3
 800061c:	4619      	mov	r1, r3
 800061e:	480b      	ldr	r0, [pc, #44]	@ (800064c <main+0xcc>)
 8000620:	f007 f896 	bl	8007750 <CDC_Transmit_FS>
		extTrigger = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8000624:	bf00      	nop
 8000626:	e7ce      	b.n	80005c6 <main+0x46>
 8000628:	20000168 	.word	0x20000168
 800062c:	200001b0 	.word	0x200001b0
 8000630:	40020800 	.word	0x40020800
 8000634:	40020000 	.word	0x40020000
 8000638:	200001f8 	.word	0x200001f8
 800063c:	200001f9 	.word	0x200001f9
 8000640:	40020400 	.word	0x40020400
 8000644:	200001fa 	.word	0x200001fa
 8000648:	0800894c 	.word	0x0800894c
 800064c:	200001fc 	.word	0x200001fc

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	@ 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	@ 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f007 fce8 	bl	8008034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b27      	ldr	r3, [pc, #156]	@ (8000718 <SystemClock_Config+0xc8>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067c:	4a26      	ldr	r2, [pc, #152]	@ (8000718 <SystemClock_Config+0xc8>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	@ 0x40
 8000684:	4b24      	ldr	r3, [pc, #144]	@ (8000718 <SystemClock_Config+0xc8>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b21      	ldr	r3, [pc, #132]	@ (800071c <SystemClock_Config+0xcc>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a20      	ldr	r2, [pc, #128]	@ (800071c <SystemClock_Config+0xcc>)
 800069a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1e      	ldr	r3, [pc, #120]	@ (800071c <SystemClock_Config+0xcc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ac:	2301      	movs	r3, #1
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80006c0:	230c      	movs	r3, #12
 80006c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80006c4:	2360      	movs	r3, #96	@ 0x60
 80006c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f002 f8f1 	bl	80028bc <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 f9a8 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	2103      	movs	r1, #3
 8000700:	4618      	mov	r0, r3
 8000702:	f002 fb53 	bl	8002dac <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800070c:	f000 f992 	bl	8000a34 <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3750      	adds	r7, #80	@ 0x50
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40007000 	.word	0x40007000

08000720 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b092      	sub	sp, #72	@ 0x48
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000726:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000744:	f107 031c 	add.w	r3, r7, #28
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800074e:	463b      	mov	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
 800075c:	615a      	str	r2, [r3, #20]
 800075e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000760:	4b37      	ldr	r3, [pc, #220]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000762:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000766:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8000768:	4b35      	ldr	r3, [pc, #212]	@ (8000840 <MX_TIM2_Init+0x120>)
 800076a:	225f      	movs	r2, #95	@ 0x5f
 800076c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076e:	4b34      	ldr	r3, [pc, #208]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1750-1;
 8000774:	4b32      	ldr	r3, [pc, #200]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000776:	f240 62d5 	movw	r2, #1749	@ 0x6d5
 800077a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077c:	4b30      	ldr	r3, [pc, #192]	@ (8000840 <MX_TIM2_Init+0x120>)
 800077e:	2200      	movs	r2, #0
 8000780:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000782:	4b2f      	ldr	r3, [pc, #188]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000788:	482d      	ldr	r0, [pc, #180]	@ (8000840 <MX_TIM2_Init+0x120>)
 800078a:	f002 fcc7 	bl	800311c <HAL_TIM_Base_Init>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000794:	f000 f94e 	bl	8000a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000798:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800079e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007a2:	4619      	mov	r1, r3
 80007a4:	4826      	ldr	r0, [pc, #152]	@ (8000840 <MX_TIM2_Init+0x120>)
 80007a6:	f002 ff2d 	bl	8003604 <HAL_TIM_ConfigClockSource>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80007b0:	f000 f940 	bl	8000a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007b4:	4822      	ldr	r0, [pc, #136]	@ (8000840 <MX_TIM2_Init+0x120>)
 80007b6:	f002 fd00 	bl	80031ba <HAL_TIM_PWM_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 80007c0:	f000 f938 	bl	8000a34 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80007c4:	2306      	movs	r3, #6
 80007c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80007c8:	2360      	movs	r3, #96	@ 0x60
 80007ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_BOTHEDGE;
 80007cc:	230a      	movs	r3, #10
 80007ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.TriggerFilter = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80007d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d8:	4619      	mov	r1, r3
 80007da:	4819      	ldr	r0, [pc, #100]	@ (8000840 <MX_TIM2_Init+0x120>)
 80007dc:	f002 ffd9 	bl	8003792 <HAL_TIM_SlaveConfigSynchro>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80007e6:	f000 f925 	bl	8000a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80007ea:	2320      	movs	r3, #32
 80007ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80007ee:	2380      	movs	r3, #128	@ 0x80
 80007f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	4619      	mov	r1, r3
 80007f8:	4811      	ldr	r0, [pc, #68]	@ (8000840 <MX_TIM2_Init+0x120>)
 80007fa:	f003 fb75 	bl	8003ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000804:	f000 f916 	bl	8000a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000808:	2360      	movs	r3, #96	@ 0x60
 800080a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500-1;
 800080c:	f240 53db 	movw	r3, #1499	@ 0x5db
 8000810:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000812:	2302      	movs	r3, #2
 8000814:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800081a:	463b      	mov	r3, r7
 800081c:	220c      	movs	r2, #12
 800081e:	4619      	mov	r1, r3
 8000820:	4807      	ldr	r0, [pc, #28]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000822:	f002 fe2d 	bl	8003480 <HAL_TIM_PWM_ConfigChannel>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 800082c:	f000 f902 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000830:	4803      	ldr	r0, [pc, #12]	@ (8000840 <MX_TIM2_Init+0x120>)
 8000832:	f000 f989 	bl	8000b48 <HAL_TIM_MspPostInit>

}
 8000836:	bf00      	nop
 8000838:	3748      	adds	r7, #72	@ 0x48
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000168 	.word	0x20000168

08000844 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b092      	sub	sp, #72	@ 0x48
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800084a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000858:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000872:	463b      	mov	r3, r7
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
 8000880:	615a      	str	r2, [r3, #20]
 8000882:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000884:	4b39      	ldr	r3, [pc, #228]	@ (800096c <MX_TIM3_Init+0x128>)
 8000886:	4a3a      	ldr	r2, [pc, #232]	@ (8000970 <MX_TIM3_Init+0x12c>)
 8000888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 96-1;
 800088a:	4b38      	ldr	r3, [pc, #224]	@ (800096c <MX_TIM3_Init+0x128>)
 800088c:	225f      	movs	r2, #95	@ 0x5f
 800088e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000890:	4b36      	ldr	r3, [pc, #216]	@ (800096c <MX_TIM3_Init+0x128>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1250-1;
 8000896:	4b35      	ldr	r3, [pc, #212]	@ (800096c <MX_TIM3_Init+0x128>)
 8000898:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800089c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089e:	4b33      	ldr	r3, [pc, #204]	@ (800096c <MX_TIM3_Init+0x128>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a4:	4b31      	ldr	r3, [pc, #196]	@ (800096c <MX_TIM3_Init+0x128>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008aa:	4830      	ldr	r0, [pc, #192]	@ (800096c <MX_TIM3_Init+0x128>)
 80008ac:	f002 fc36 	bl	800311c <HAL_TIM_Base_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80008b6:	f000 f8bd 	bl	8000a34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008c4:	4619      	mov	r1, r3
 80008c6:	4829      	ldr	r0, [pc, #164]	@ (800096c <MX_TIM3_Init+0x128>)
 80008c8:	f002 fe9c 	bl	8003604 <HAL_TIM_ConfigClockSource>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80008d2:	f000 f8af 	bl	8000a34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008d6:	4825      	ldr	r0, [pc, #148]	@ (800096c <MX_TIM3_Init+0x128>)
 80008d8:	f002 fc6f 	bl	80031ba <HAL_TIM_PWM_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 80008e2:	f000 f8a7 	bl	8000a34 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 80008e6:	2108      	movs	r1, #8
 80008e8:	4820      	ldr	r0, [pc, #128]	@ (800096c <MX_TIM3_Init+0x128>)
 80008ea:	f002 fd6f 	bl	80033cc <HAL_TIM_OnePulse_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80008f4:	f000 f89e 	bl	8000a34 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80008f8:	2306      	movs	r3, #6
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80008fc:	2310      	movs	r3, #16
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000904:	4619      	mov	r1, r3
 8000906:	4819      	ldr	r0, [pc, #100]	@ (800096c <MX_TIM3_Init+0x128>)
 8000908:	f002 ff43 	bl	8003792 <HAL_TIM_SlaveConfigSynchro>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000912:	f000 f88f 	bl	8000a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091a:	2300      	movs	r3, #0
 800091c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	4811      	ldr	r0, [pc, #68]	@ (800096c <MX_TIM3_Init+0x128>)
 8000926:	f003 fadf 	bl	8003ee8 <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8000930:	f000 f880 	bl	8000a34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000934:	2360      	movs	r3, #96	@ 0x60
 8000936:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000-1;
 8000938:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800093c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800093e:	2302      	movs	r3, #2
 8000940:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000946:	463b      	mov	r3, r7
 8000948:	220c      	movs	r2, #12
 800094a:	4619      	mov	r1, r3
 800094c:	4807      	ldr	r0, [pc, #28]	@ (800096c <MX_TIM3_Init+0x128>)
 800094e:	f002 fd97 	bl	8003480 <HAL_TIM_PWM_ConfigChannel>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000958:	f000 f86c 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800095c:	4803      	ldr	r0, [pc, #12]	@ (800096c <MX_TIM3_Init+0x128>)
 800095e:	f000 f8f3 	bl	8000b48 <HAL_TIM_MspPostInit>

}
 8000962:	bf00      	nop
 8000964:	3748      	adds	r7, #72	@ 0x48
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200001b0 	.word	0x200001b0
 8000970:	40000400 	.word	0x40000400

08000974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	4a26      	ldr	r2, [pc, #152]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 8000994:	f043 0304 	orr.w	r3, r3, #4
 8000998:	6313      	str	r3, [r2, #48]	@ 0x30
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a1f      	ldr	r2, [pc, #124]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a18      	ldr	r2, [pc, #96]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a11      	ldr	r2, [pc, #68]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b0f      	ldr	r3, [pc, #60]	@ (8000a2c <MX_GPIO_Init+0xb8>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a00:	480b      	ldr	r0, [pc, #44]	@ (8000a30 <MX_GPIO_Init+0xbc>)
 8000a02:	f000 fcf1 	bl	80013e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4804      	ldr	r0, [pc, #16]	@ (8000a30 <MX_GPIO_Init+0xbc>)
 8000a20:	f000 fb46 	bl	80010b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a24:	bf00      	nop
 8000a26:	3728      	adds	r7, #40	@ 0x28
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020800 	.word	0x40020800

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <Error_Handler+0x8>

08000a40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	4b10      	ldr	r3, [pc, #64]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a56:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	603b      	str	r3, [r7, #0]
 8000a66:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6a:	4a08      	ldr	r2, [pc, #32]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a72:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <HAL_MspInit+0x4c>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800

08000a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ab0:	d12c      	bne.n	8000b0c <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	4b21      	ldr	r3, [pc, #132]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	4a20      	ldr	r2, [pc, #128]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a19      	ldr	r2, [pc, #100]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000aea:	2302      	movs	r3, #2
 8000aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af2:	2301      	movs	r3, #1
 8000af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000afa:	2301      	movs	r3, #1
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4619      	mov	r1, r3
 8000b04:	480e      	ldr	r0, [pc, #56]	@ (8000b40 <HAL_TIM_Base_MspInit+0xb0>)
 8000b06:	f000 fad3 	bl	80010b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b0a:	e012      	b.n	8000b32 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a0c      	ldr	r2, [pc, #48]	@ (8000b44 <HAL_TIM_Base_MspInit+0xb4>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d10d      	bne.n	8000b32 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1e:	4a07      	ldr	r2, [pc, #28]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000b20:	f043 0302 	orr.w	r3, r3, #2
 8000b24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b26:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <HAL_TIM_Base_MspInit+0xac>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	f003 0302 	and.w	r3, r3, #2
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
}
 8000b32:	bf00      	nop
 8000b34:	3728      	adds	r7, #40	@ 0x28
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020000 	.word	0x40020000
 8000b44:	40000400 	.word	0x40000400

08000b48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	@ 0x28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b68:	d11e      	bne.n	8000ba8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
 8000b6e:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a21      	ldr	r2, [pc, #132]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b86:	2308      	movs	r3, #8
 8000b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b92:	2300      	movs	r3, #0
 8000b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b96:	2301      	movs	r3, #1
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9a:	f107 0314 	add.w	r3, r7, #20
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4816      	ldr	r0, [pc, #88]	@ (8000bfc <HAL_TIM_MspPostInit+0xb4>)
 8000ba2:	f000 fa85 	bl	80010b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ba6:	e022      	b.n	8000bee <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a14      	ldr	r2, [pc, #80]	@ (8000c00 <HAL_TIM_MspPostInit+0xb8>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d11d      	bne.n	8000bee <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <HAL_TIM_MspPostInit+0xb0>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bde:	2302      	movs	r3, #2
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4806      	ldr	r0, [pc, #24]	@ (8000c04 <HAL_TIM_MspPostInit+0xbc>)
 8000bea:	f000 fa61 	bl	80010b0 <HAL_GPIO_Init>
}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	@ 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40020000 	.word	0x40020000
 8000c00:	40000400 	.word	0x40000400
 8000c04:	40020400 	.word	0x40020400

08000c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <NMI_Handler+0x4>

08000c10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <HardFault_Handler+0x4>

08000c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <MemManage_Handler+0x4>

08000c20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5e:	f000 f8d1 	bl	8000e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c6c:	4802      	ldr	r0, [pc, #8]	@ (8000c78 <OTG_FS_IRQHandler+0x10>)
 8000c6e:	f000 fd18 	bl	80016a2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20001718 	.word	0x20001718

08000c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c84:	4a14      	ldr	r2, [pc, #80]	@ (8000cd8 <_sbrk+0x5c>)
 8000c86:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <_sbrk+0x60>)
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d102      	bne.n	8000c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c98:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <_sbrk+0x64>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ce4 <_sbrk+0x68>)
 8000c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d207      	bcs.n	8000cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cac:	f007 f9ca 	bl	8008044 <__errno>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	e009      	b.n	8000cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <_sbrk+0x64>)
 8000ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cce:	68fb      	ldr	r3, [r7, #12]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20020000 	.word	0x20020000
 8000cdc:	00000400 	.word	0x00000400
 8000ce0:	20000230 	.word	0x20000230
 8000ce4:	20001f68 	.word	0x20001f68

08000ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <SystemInit+0x20>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cf2:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <SystemInit+0x20>)
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d10:	f7ff ffea 	bl	8000ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d14:	480c      	ldr	r0, [pc, #48]	@ (8000d48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d16:	490d      	ldr	r1, [pc, #52]	@ (8000d4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d18:	4a0d      	ldr	r2, [pc, #52]	@ (8000d50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d1c:	e002      	b.n	8000d24 <LoopCopyDataInit>

08000d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d22:	3304      	adds	r3, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d28:	d3f9      	bcc.n	8000d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d30:	e001      	b.n	8000d36 <LoopFillZerobss>

08000d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d34:	3204      	adds	r2, #4

08000d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d38:	d3fb      	bcc.n	8000d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d3a:	f007 f989 	bl	8008050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d3e:	f7ff fc1f 	bl	8000580 <main>
  bx  lr    
 8000d42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d4c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000d50:	080089f4 	.word	0x080089f4
  ldr r2, =_sbss
 8000d54:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000d58:	20001f64 	.word	0x20001f64

08000d5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d5c:	e7fe      	b.n	8000d5c <ADC_IRQHandler>
	...

08000d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d64:	4b0e      	ldr	r3, [pc, #56]	@ (8000da0 <HAL_Init+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a0d      	ldr	r2, [pc, #52]	@ (8000da0 <HAL_Init+0x40>)
 8000d6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d70:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <HAL_Init+0x40>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <HAL_Init+0x40>)
 8000d76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d7c:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <HAL_Init+0x40>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <HAL_Init+0x40>)
 8000d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d88:	2003      	movs	r0, #3
 8000d8a:	f000 f94f 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8e:	200f      	movs	r0, #15
 8000d90:	f000 f808 	bl	8000da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d94:	f7ff fe54 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40023c00 	.word	0x40023c00

08000da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dac:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <HAL_InitTick+0x54>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b12      	ldr	r3, [pc, #72]	@ (8000dfc <HAL_InitTick+0x58>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	4619      	mov	r1, r3
 8000db6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 f967 	bl	8001096 <HAL_SYSTICK_Config>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e00e      	b.n	8000df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b0f      	cmp	r3, #15
 8000dd6:	d80a      	bhi.n	8000dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	6879      	ldr	r1, [r7, #4]
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8000de0:	f000 f92f 	bl	8001042 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de4:	4a06      	ldr	r2, [pc, #24]	@ (8000e00 <HAL_InitTick+0x5c>)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	e000      	b.n	8000df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	20000008 	.word	0x20000008
 8000e00:	20000004 	.word	0x20000004

08000e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e08:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_IncTick+0x20>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <HAL_IncTick+0x24>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4413      	add	r3, r2
 8000e14:	4a04      	ldr	r2, [pc, #16]	@ (8000e28 <HAL_IncTick+0x24>)
 8000e16:	6013      	str	r3, [r2, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	20000008 	.word	0x20000008
 8000e28:	20000234 	.word	0x20000234

08000e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e30:	4b03      	ldr	r3, [pc, #12]	@ (8000e40 <HAL_GetTick+0x14>)
 8000e32:	681b      	ldr	r3, [r3, #0]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000234 	.word	0x20000234

08000e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e4c:	f7ff ffee 	bl	8000e2c <HAL_GetTick>
 8000e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e5c:	d005      	beq.n	8000e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <HAL_Delay+0x44>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	461a      	mov	r2, r3
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	4413      	add	r3, r2
 8000e68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e6a:	bf00      	nop
 8000e6c:	f7ff ffde 	bl	8000e2c <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d8f7      	bhi.n	8000e6c <HAL_Delay+0x28>
  {
  }
}
 8000e7c:	bf00      	nop
 8000e7e:	bf00      	nop
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000008 	.word	0x20000008

08000e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ebe:	4a04      	ldr	r2, [pc, #16]	@ (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	60d3      	str	r3, [r2, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed8:	4b04      	ldr	r3, [pc, #16]	@ (8000eec <__NVIC_GetPriorityGrouping+0x18>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	f003 0307 	and.w	r3, r3, #7
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	db0b      	blt.n	8000f1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	f003 021f 	and.w	r2, r3, #31
 8000f08:	4907      	ldr	r1, [pc, #28]	@ (8000f28 <__NVIC_EnableIRQ+0x38>)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	095b      	lsrs	r3, r3, #5
 8000f10:	2001      	movs	r0, #1
 8000f12:	fa00 f202 	lsl.w	r2, r0, r2
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000e100 	.word	0xe000e100

08000f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	6039      	str	r1, [r7, #0]
 8000f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	db0a      	blt.n	8000f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	490c      	ldr	r1, [pc, #48]	@ (8000f78 <__NVIC_SetPriority+0x4c>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	0112      	lsls	r2, r2, #4
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	440b      	add	r3, r1
 8000f50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f54:	e00a      	b.n	8000f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	4908      	ldr	r1, [pc, #32]	@ (8000f7c <__NVIC_SetPriority+0x50>)
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 030f 	and.w	r3, r3, #15
 8000f62:	3b04      	subs	r3, #4
 8000f64:	0112      	lsls	r2, r2, #4
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	440b      	add	r3, r1
 8000f6a:	761a      	strb	r2, [r3, #24]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000e100 	.word	0xe000e100
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b089      	sub	sp, #36	@ 0x24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f1c3 0307 	rsb	r3, r3, #7
 8000f9a:	2b04      	cmp	r3, #4
 8000f9c:	bf28      	it	cs
 8000f9e:	2304      	movcs	r3, #4
 8000fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	2b06      	cmp	r3, #6
 8000fa8:	d902      	bls.n	8000fb0 <NVIC_EncodePriority+0x30>
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3b03      	subs	r3, #3
 8000fae:	e000      	b.n	8000fb2 <NVIC_EncodePriority+0x32>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43da      	mvns	r2, r3
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd2:	43d9      	mvns	r1, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	4313      	orrs	r3, r2
         );
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3724      	adds	r7, #36	@ 0x24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ff8:	d301      	bcc.n	8000ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e00f      	b.n	800101e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8001028 <SysTick_Config+0x40>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001006:	210f      	movs	r1, #15
 8001008:	f04f 30ff 	mov.w	r0, #4294967295
 800100c:	f7ff ff8e 	bl	8000f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <SysTick_Config+0x40>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001016:	4b04      	ldr	r3, [pc, #16]	@ (8001028 <SysTick_Config+0x40>)
 8001018:	2207      	movs	r2, #7
 800101a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	e000e010 	.word	0xe000e010

0800102c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ff29 	bl	8000e8c <__NVIC_SetPriorityGrouping>
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	4603      	mov	r3, r0
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001054:	f7ff ff3e 	bl	8000ed4 <__NVIC_GetPriorityGrouping>
 8001058:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	68b9      	ldr	r1, [r7, #8]
 800105e:	6978      	ldr	r0, [r7, #20]
 8001060:	f7ff ff8e 	bl	8000f80 <NVIC_EncodePriority>
 8001064:	4602      	mov	r2, r0
 8001066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106a:	4611      	mov	r1, r2
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff5d 	bl	8000f2c <__NVIC_SetPriority>
}
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff31 	bl	8000ef0 <__NVIC_EnableIRQ>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ffa2 	bl	8000fe8 <SysTick_Config>
 80010a4:	4603      	mov	r3, r0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b089      	sub	sp, #36	@ 0x24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
 80010ca:	e159      	b.n	8001380 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010cc:	2201      	movs	r2, #1
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	4013      	ands	r3, r2
 80010de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	f040 8148 	bne.w	800137a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 0303 	and.w	r3, r3, #3
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d005      	beq.n	8001102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d130      	bne.n	8001164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	2203      	movs	r2, #3
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001138:	2201      	movs	r2, #1
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	091b      	lsrs	r3, r3, #4
 800114e:	f003 0201 	and.w	r2, r3, #1
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b03      	cmp	r3, #3
 800116e:	d017      	beq.n	80011a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2203      	movs	r2, #3
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	689a      	ldr	r2, [r3, #8]
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0303 	and.w	r3, r3, #3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d123      	bne.n	80011f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	08da      	lsrs	r2, r3, #3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3208      	adds	r2, #8
 80011b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	220f      	movs	r2, #15
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	691a      	ldr	r2, [r3, #16]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	08da      	lsrs	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3208      	adds	r2, #8
 80011ee:	69b9      	ldr	r1, [r7, #24]
 80011f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	2203      	movs	r2, #3
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0203 	and.w	r2, r3, #3
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001230:	2b00      	cmp	r3, #0
 8001232:	f000 80a2 	beq.w	800137a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	4b57      	ldr	r3, [pc, #348]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123e:	4a56      	ldr	r2, [pc, #344]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 8001240:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001244:	6453      	str	r3, [r2, #68]	@ 0x44
 8001246:	4b54      	ldr	r3, [pc, #336]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001252:	4a52      	ldr	r2, [pc, #328]	@ (800139c <HAL_GPIO_Init+0x2ec>)
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3302      	adds	r3, #2
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a49      	ldr	r2, [pc, #292]	@ (80013a0 <HAL_GPIO_Init+0x2f0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d019      	beq.n	80012b2 <HAL_GPIO_Init+0x202>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a48      	ldr	r2, [pc, #288]	@ (80013a4 <HAL_GPIO_Init+0x2f4>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_GPIO_Init+0x1fe>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a47      	ldr	r2, [pc, #284]	@ (80013a8 <HAL_GPIO_Init+0x2f8>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d00d      	beq.n	80012aa <HAL_GPIO_Init+0x1fa>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a46      	ldr	r2, [pc, #280]	@ (80013ac <HAL_GPIO_Init+0x2fc>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d007      	beq.n	80012a6 <HAL_GPIO_Init+0x1f6>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a45      	ldr	r2, [pc, #276]	@ (80013b0 <HAL_GPIO_Init+0x300>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d101      	bne.n	80012a2 <HAL_GPIO_Init+0x1f2>
 800129e:	2304      	movs	r3, #4
 80012a0:	e008      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012a2:	2307      	movs	r3, #7
 80012a4:	e006      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012a6:	2303      	movs	r3, #3
 80012a8:	e004      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012aa:	2302      	movs	r3, #2
 80012ac:	e002      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012b2:	2300      	movs	r3, #0
 80012b4:	69fa      	ldr	r2, [r7, #28]
 80012b6:	f002 0203 	and.w	r2, r2, #3
 80012ba:	0092      	lsls	r2, r2, #2
 80012bc:	4093      	lsls	r3, r2
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012c4:	4935      	ldr	r1, [pc, #212]	@ (800139c <HAL_GPIO_Init+0x2ec>)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	089b      	lsrs	r3, r3, #2
 80012ca:	3302      	adds	r3, #2
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012d2:	4b38      	ldr	r3, [pc, #224]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012f6:	4a2f      	ldr	r2, [pc, #188]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012fc:	4b2d      	ldr	r3, [pc, #180]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d003      	beq.n	8001320 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001320:	4a24      	ldr	r2, [pc, #144]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800134a:	4a1a      	ldr	r2, [pc, #104]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001350:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001374:	4a0f      	ldr	r2, [pc, #60]	@ (80013b4 <HAL_GPIO_Init+0x304>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3301      	adds	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	2b0f      	cmp	r3, #15
 8001384:	f67f aea2 	bls.w	80010cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800
 800139c:	40013800 	.word	0x40013800
 80013a0:	40020000 	.word	0x40020000
 80013a4:	40020400 	.word	0x40020400
 80013a8:	40020800 	.word	0x40020800
 80013ac:	40020c00 	.word	0x40020c00
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40013c00 	.word	0x40013c00

080013b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691a      	ldr	r2, [r3, #16]
 80013c8:	887b      	ldrh	r3, [r7, #2]
 80013ca:	4013      	ands	r3, r2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d002      	beq.n	80013d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013d0:	2301      	movs	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	e001      	b.n	80013da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
 80013f4:	4613      	mov	r3, r2
 80013f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013f8:	787b      	ldrb	r3, [r7, #1]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013fe:	887a      	ldrh	r2, [r7, #2]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001404:	e003      	b.n	800140e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	041a      	lsls	r2, r3, #16
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	619a      	str	r2, [r3, #24]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af02      	add	r7, sp, #8
 8001420:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e101      	b.n	8001630 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	d106      	bne.n	800144c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f006 faca 	bl	80079e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2203      	movs	r2, #3
 8001450:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800145a:	d102      	bne.n	8001462 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4618      	mov	r0, r3
 8001468:	f002 fec3 	bl	80041f2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6818      	ldr	r0, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7c1a      	ldrb	r2, [r3, #16]
 8001474:	f88d 2000 	strb.w	r2, [sp]
 8001478:	3304      	adds	r3, #4
 800147a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800147c:	f002 fda2 	bl	8003fc4 <USB_CoreInit>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d005      	beq.n	8001492 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2202      	movs	r2, #2
 800148a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e0ce      	b.n	8001630 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2100      	movs	r1, #0
 8001498:	4618      	mov	r0, r3
 800149a:	f002 febb 	bl	8004214 <USB_SetCurrentMode>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d005      	beq.n	80014b0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2202      	movs	r2, #2
 80014a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e0bf      	b.n	8001630 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]
 80014b4:	e04a      	b.n	800154c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014b6:	7bfa      	ldrb	r2, [r7, #15]
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	4613      	mov	r3, r2
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	440b      	add	r3, r1
 80014c4:	3315      	adds	r3, #21
 80014c6:	2201      	movs	r2, #1
 80014c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014ca:	7bfa      	ldrb	r2, [r7, #15]
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	4613      	mov	r3, r2
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	3314      	adds	r3, #20
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014de:	7bfa      	ldrb	r2, [r7, #15]
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	b298      	uxth	r0, r3
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	4413      	add	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	332e      	adds	r3, #46	@ 0x2e
 80014f2:	4602      	mov	r2, r0
 80014f4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014f6:	7bfa      	ldrb	r2, [r7, #15]
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	4613      	mov	r3, r2
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	440b      	add	r3, r1
 8001504:	3318      	adds	r3, #24
 8001506:	2200      	movs	r2, #0
 8001508:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800150a:	7bfa      	ldrb	r2, [r7, #15]
 800150c:	6879      	ldr	r1, [r7, #4]
 800150e:	4613      	mov	r3, r2
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	4413      	add	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	440b      	add	r3, r1
 8001518:	331c      	adds	r3, #28
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	6879      	ldr	r1, [r7, #4]
 8001522:	4613      	mov	r3, r2
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	4413      	add	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	3320      	adds	r3, #32
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001532:	7bfa      	ldrb	r2, [r7, #15]
 8001534:	6879      	ldr	r1, [r7, #4]
 8001536:	4613      	mov	r3, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	440b      	add	r3, r1
 8001540:	3324      	adds	r3, #36	@ 0x24
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	3301      	adds	r3, #1
 800154a:	73fb      	strb	r3, [r7, #15]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	791b      	ldrb	r3, [r3, #4]
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	429a      	cmp	r2, r3
 8001554:	d3af      	bcc.n	80014b6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e044      	b.n	80015e6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	4613      	mov	r3, r2
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4413      	add	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	440b      	add	r3, r1
 800156a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001584:	7bfa      	ldrb	r2, [r7, #15]
 8001586:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001588:	7bfa      	ldrb	r2, [r7, #15]
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800159e:	7bfa      	ldrb	r2, [r7, #15]
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015b4:	7bfa      	ldrb	r2, [r7, #15]
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	4413      	add	r3, r2
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015ca:	7bfa      	ldrb	r2, [r7, #15]
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	4613      	mov	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	440b      	add	r3, r1
 80015d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	3301      	adds	r3, #1
 80015e4:	73fb      	strb	r3, [r7, #15]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	791b      	ldrb	r3, [r3, #4]
 80015ea:	7bfa      	ldrb	r2, [r7, #15]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d3b5      	bcc.n	800155c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	7c1a      	ldrb	r2, [r3, #16]
 80015f8:	f88d 2000 	strb.w	r2, [sp]
 80015fc:	3304      	adds	r3, #4
 80015fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001600:	f002 fe54 	bl	80042ac <USB_DevInit>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2202      	movs	r2, #2
 800160e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e00c      	b.n	8001630 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f003 fe98 	bl	800535e <USB_DevDisconnect>

  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800164c:	2b01      	cmp	r3, #1
 800164e:	d101      	bne.n	8001654 <HAL_PCD_Start+0x1c>
 8001650:	2302      	movs	r3, #2
 8001652:	e022      	b.n	800169a <HAL_PCD_Start+0x62>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001664:	2b00      	cmp	r3, #0
 8001666:	d009      	beq.n	800167c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800166c:	2b01      	cmp	r3, #1
 800166e:	d105      	bne.n	800167c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001674:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f002 fda5 	bl	80041d0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f003 fe46 	bl	800531c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80016a2:	b590      	push	{r4, r7, lr}
 80016a4:	b08d      	sub	sp, #52	@ 0x34
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80016b0:	6a3b      	ldr	r3, [r7, #32]
 80016b2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 ff04 	bl	80054c6 <USB_GetMode>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f040 848c 	bne.w	8001fde <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f003 fe68 	bl	80053a0 <USB_ReadInterrupts>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 8482 	beq.w	8001fdc <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	0a1b      	lsrs	r3, r3, #8
 80016e2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 fe55 	bl	80053a0 <USB_ReadInterrupts>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d107      	bne.n	8001710 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	695a      	ldr	r2, [r3, #20]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f002 0202 	and.w	r2, r2, #2
 800170e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f003 fe43 	bl	80053a0 <USB_ReadInterrupts>
 800171a:	4603      	mov	r3, r0
 800171c:	f003 0310 	and.w	r3, r3, #16
 8001720:	2b10      	cmp	r3, #16
 8001722:	d161      	bne.n	80017e8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	699a      	ldr	r2, [r3, #24]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0210 	bic.w	r2, r2, #16
 8001732:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	f003 020f 	and.w	r2, r3, #15
 8001740:	4613      	mov	r3, r2
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4413      	add	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	3304      	adds	r3, #4
 8001752:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	0c5b      	lsrs	r3, r3, #17
 8001758:	f003 030f 	and.w	r3, r3, #15
 800175c:	2b02      	cmp	r3, #2
 800175e:	d124      	bne.n	80017aa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001766:	4013      	ands	r3, r2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d035      	beq.n	80017d8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	091b      	lsrs	r3, r3, #4
 8001774:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001776:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800177a:	b29b      	uxth	r3, r3
 800177c:	461a      	mov	r2, r3
 800177e:	6a38      	ldr	r0, [r7, #32]
 8001780:	f003 fc7a 	bl	8005078 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001790:	441a      	add	r2, r3
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	091b      	lsrs	r3, r3, #4
 800179e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017a2:	441a      	add	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	615a      	str	r2, [r3, #20]
 80017a8:	e016      	b.n	80017d8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	0c5b      	lsrs	r3, r3, #17
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	2b06      	cmp	r3, #6
 80017b4:	d110      	bne.n	80017d8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80017bc:	2208      	movs	r2, #8
 80017be:	4619      	mov	r1, r3
 80017c0:	6a38      	ldr	r0, [r7, #32]
 80017c2:	f003 fc59 	bl	8005078 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	695a      	ldr	r2, [r3, #20]
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017d2:	441a      	add	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	699a      	ldr	r2, [r3, #24]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0210 	orr.w	r2, r2, #16
 80017e6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f003 fdd7 	bl	80053a0 <USB_ReadInterrupts>
 80017f2:	4603      	mov	r3, r0
 80017f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80017fc:	f040 80a7 	bne.w	800194e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f003 fddc 	bl	80053c6 <USB_ReadDevAllOutEpInterrupt>
 800180e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001810:	e099      	b.n	8001946 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 808e 	beq.w	800193a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f003 fe00 	bl	800542e <USB_ReadDevOutEPInterrupt>
 800182e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00c      	beq.n	8001854 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800183a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183c:	015a      	lsls	r2, r3, #5
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	4413      	add	r3, r2
 8001842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001846:	461a      	mov	r2, r3
 8001848:	2301      	movs	r3, #1
 800184a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800184c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 fea2 	bl	8002598 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	f003 0308 	and.w	r3, r3, #8
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00c      	beq.n	8001878 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800185e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001860:	015a      	lsls	r2, r3, #5
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	4413      	add	r3, r2
 8001866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800186a:	461a      	mov	r2, r3
 800186c:	2308      	movs	r3, #8
 800186e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001870:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f000 ff78 	bl	8002768 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	f003 0310 	and.w	r3, r3, #16
 800187e:	2b00      	cmp	r3, #0
 8001880:	d008      	beq.n	8001894 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001884:	015a      	lsls	r2, r3, #5
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	4413      	add	r3, r2
 800188a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800188e:	461a      	mov	r2, r3
 8001890:	2310      	movs	r3, #16
 8001892:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d030      	beq.n	8001900 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a6:	2b80      	cmp	r3, #128	@ 0x80
 80018a8:	d109      	bne.n	80018be <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018bc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80018be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	3304      	adds	r3, #4
 80018d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	78db      	ldrb	r3, [r3, #3]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d108      	bne.n	80018ee <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	2200      	movs	r2, #0
 80018e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	4619      	mov	r1, r3
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f006 f975 	bl	8007bd8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	015a      	lsls	r2, r3, #5
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	4413      	add	r3, r2
 80018f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018fa:	461a      	mov	r2, r3
 80018fc:	2302      	movs	r3, #2
 80018fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	f003 0320 	and.w	r3, r3, #32
 8001906:	2b00      	cmp	r3, #0
 8001908:	d008      	beq.n	800191c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190c:	015a      	lsls	r2, r3, #5
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	4413      	add	r3, r2
 8001912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001916:	461a      	mov	r2, r3
 8001918:	2320      	movs	r3, #32
 800191a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d009      	beq.n	800193a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	015a      	lsls	r2, r3, #5
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4413      	add	r3, r2
 800192e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001932:	461a      	mov	r2, r3
 8001934:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001938:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800193a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193c:	3301      	adds	r3, #1
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001942:	085b      	lsrs	r3, r3, #1
 8001944:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001948:	2b00      	cmp	r3, #0
 800194a:	f47f af62 	bne.w	8001812 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f003 fd24 	bl	80053a0 <USB_ReadInterrupts>
 8001958:	4603      	mov	r3, r0
 800195a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800195e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001962:	f040 80db 	bne.w	8001b1c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f003 fd45 	bl	80053fa <USB_ReadDevAllInEpInterrupt>
 8001970:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001972:	2300      	movs	r3, #0
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001976:	e0cd      	b.n	8001b14 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	f000 80c2 	beq.w	8001b08 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	4611      	mov	r1, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f003 fd6b 	bl	800546a <USB_ReadDevInEPInterrupt>
 8001994:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	2b00      	cmp	r3, #0
 800199e:	d057      	beq.n	8001a50 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80019a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	2201      	movs	r2, #1
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69f9      	ldr	r1, [r7, #28]
 80019bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80019c0:	4013      	ands	r3, r2
 80019c2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80019c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c6:	015a      	lsls	r2, r3, #5
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	4413      	add	r3, r2
 80019cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019d0:	461a      	mov	r2, r3
 80019d2:	2301      	movs	r3, #1
 80019d4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	799b      	ldrb	r3, [r3, #6]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d132      	bne.n	8001a44 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019e2:	4613      	mov	r3, r2
 80019e4:	00db      	lsls	r3, r3, #3
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	440b      	add	r3, r1
 80019ec:	3320      	adds	r3, #32
 80019ee:	6819      	ldr	r1, [r3, #0]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019f4:	4613      	mov	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4413      	add	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4403      	add	r3, r0
 80019fe:	331c      	adds	r3, #28
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4419      	add	r1, r3
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a08:	4613      	mov	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	4413      	add	r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	4403      	add	r3, r0
 8001a12:	3320      	adds	r3, #32
 8001a14:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d113      	bne.n	8001a44 <HAL_PCD_IRQHandler+0x3a2>
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	4413      	add	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	3324      	adds	r3, #36	@ 0x24
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d108      	bne.n	8001a44 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	2101      	movs	r1, #1
 8001a40:	f003 fd72 	bl	8005528 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	4619      	mov	r1, r3
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f006 f849 	bl	8007ae2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	f003 0308 	and.w	r3, r3, #8
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d008      	beq.n	8001a6c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	015a      	lsls	r2, r3, #5
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	4413      	add	r3, r2
 8001a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a66:	461a      	mov	r2, r3
 8001a68:	2308      	movs	r3, #8
 8001a6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	f003 0310 	and.w	r3, r3, #16
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d008      	beq.n	8001a88 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	015a      	lsls	r2, r3, #5
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a82:	461a      	mov	r2, r3
 8001a84:	2310      	movs	r3, #16
 8001a86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d008      	beq.n	8001aa4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	015a      	lsls	r2, r3, #5
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	2340      	movs	r3, #64	@ 0x40
 8001aa2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d023      	beq.n	8001af6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001aae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ab0:	6a38      	ldr	r0, [r7, #32]
 8001ab2:	f002 fd5f 	bl	8004574 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ab8:	4613      	mov	r3, r2
 8001aba:	00db      	lsls	r3, r3, #3
 8001abc:	4413      	add	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	3310      	adds	r3, #16
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	78db      	ldrb	r3, [r3, #3]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d108      	bne.n	8001ae4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	4619      	mov	r1, r3
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f006 f88c 	bl	8007bfc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae6:	015a      	lsls	r2, r3, #5
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001af0:	461a      	mov	r2, r3
 8001af2:	2302      	movs	r3, #2
 8001af4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001b00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 fcbb 	bl	800247e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f47f af2e 	bne.w	8001978 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f003 fc3d 	bl	80053a0 <USB_ReadInterrupts>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b30:	d122      	bne.n	8001b78 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	69fa      	ldr	r2, [r7, #28]
 8001b3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b40:	f023 0301 	bic.w	r3, r3, #1
 8001b44:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d108      	bne.n	8001b62 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001b58:	2100      	movs	r1, #0
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 fea2 	bl	80028a4 <HAL_PCDEx_LPM_Callback>
 8001b60:	e002      	b.n	8001b68 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f006 f82a 	bl	8007bbc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	695a      	ldr	r2, [r3, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001b76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 fc0f 	bl	80053a0 <USB_ReadInterrupts>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b8c:	d112      	bne.n	8001bb4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d102      	bne.n	8001ba4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f005 ffe6 	bl	8007b70 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001bb2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f003 fbf1 	bl	80053a0 <USB_ReadInterrupts>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bc8:	f040 80b7 	bne.w	8001d3a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	69fa      	ldr	r2, [r7, #28]
 8001bd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bda:	f023 0301 	bic.w	r3, r3, #1
 8001bde:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2110      	movs	r1, #16
 8001be6:	4618      	mov	r0, r3
 8001be8:	f002 fcc4 	bl	8004574 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bec:	2300      	movs	r3, #0
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bf0:	e046      	b.n	8001c80 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bf4:	015a      	lsls	r2, r3, #5
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001bfe:	461a      	mov	r2, r3
 8001c00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c04:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c08:	015a      	lsls	r2, r3, #5
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c16:	0151      	lsls	r1, r2, #5
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	440a      	add	r2, r1
 8001c1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001c20:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c24:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c28:	015a      	lsls	r2, r3, #5
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c32:	461a      	mov	r2, r3
 8001c34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c38:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c3c:	015a      	lsls	r2, r3, #5
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	4413      	add	r3, r2
 8001c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c4a:	0151      	lsls	r1, r2, #5
 8001c4c:	69fa      	ldr	r2, [r7, #28]
 8001c4e:	440a      	add	r2, r1
 8001c50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001c54:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c58:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c5c:	015a      	lsls	r2, r3, #5
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	4413      	add	r3, r2
 8001c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c6a:	0151      	lsls	r1, r2, #5
 8001c6c:	69fa      	ldr	r2, [r7, #28]
 8001c6e:	440a      	add	r2, r1
 8001c70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001c74:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001c78:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	791b      	ldrb	r3, [r3, #4]
 8001c84:	461a      	mov	r2, r3
 8001c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d3b2      	bcc.n	8001bf2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c92:	69db      	ldr	r3, [r3, #28]
 8001c94:	69fa      	ldr	r2, [r7, #28]
 8001c96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c9a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001c9e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	7bdb      	ldrb	r3, [r3, #15]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d016      	beq.n	8001cd6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cb8:	f043 030b 	orr.w	r3, r3, #11
 8001cbc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	69fa      	ldr	r2, [r7, #28]
 8001cca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cce:	f043 030b 	orr.w	r3, r3, #11
 8001cd2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd4:	e015      	b.n	8001d02 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	69fa      	ldr	r2, [r7, #28]
 8001ce0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ce4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ce8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001cec:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cfc:	f043 030b 	orr.w	r3, r3, #11
 8001d00:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d10:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001d14:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6818      	ldr	r0, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d24:	461a      	mov	r2, r3
 8001d26:	f003 fbff 	bl	8005528 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	695a      	ldr	r2, [r3, #20]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001d38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 fb2e 	bl	80053a0 <USB_ReadInterrupts>
 8001d44:	4603      	mov	r3, r0
 8001d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d4e:	d123      	bne.n	8001d98 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f003 fbc4 	bl	80054e2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f002 fc81 	bl	8004666 <USB_GetDevSpeed>
 8001d64:	4603      	mov	r3, r0
 8001d66:	461a      	mov	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681c      	ldr	r4, [r3, #0]
 8001d70:	f001 f9c8 	bl	8003104 <HAL_RCC_GetHCLKFreq>
 8001d74:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	f002 f985 	bl	800408c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f005 fed5 	bl	8007b32 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	695a      	ldr	r2, [r3, #20]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001d96:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f003 faff 	bl	80053a0 <USB_ReadInterrupts>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d10a      	bne.n	8001dc2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f005 feb2 	bl	8007b16 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	695a      	ldr	r2, [r3, #20]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f002 0208 	and.w	r2, r2, #8
 8001dc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 faea 	bl	80053a0 <USB_ReadInterrupts>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd2:	2b80      	cmp	r3, #128	@ 0x80
 8001dd4:	d123      	bne.n	8001e1e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001dd6:	6a3b      	ldr	r3, [r7, #32]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001de2:	2301      	movs	r3, #1
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de6:	e014      	b.n	8001e12 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dec:	4613      	mov	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	4413      	add	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d105      	bne.n	8001e0c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	4619      	mov	r1, r3
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 fb08 	bl	800241c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0e:	3301      	adds	r3, #1
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	791b      	ldrb	r3, [r3, #4]
 8001e16:	461a      	mov	r2, r3
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d3e4      	bcc.n	8001de8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 fabc 	bl	80053a0 <USB_ReadInterrupts>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e32:	d13c      	bne.n	8001eae <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e34:	2301      	movs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e38:	e02b      	b.n	8001e92 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3c:	015a      	lsls	r2, r3, #5
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	4413      	add	r3, r2
 8001e42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e4e:	4613      	mov	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	3318      	adds	r3, #24
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d115      	bne.n	8001e8c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001e60:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	da12      	bge.n	8001e8c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	4413      	add	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	440b      	add	r3, r1
 8001e74:	3317      	adds	r3, #23
 8001e76:	2201      	movs	r2, #1
 8001e78:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	4619      	mov	r1, r3
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 fac8 	bl	800241c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8e:	3301      	adds	r3, #1
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	791b      	ldrb	r3, [r3, #4]
 8001e96:	461a      	mov	r2, r3
 8001e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d3cd      	bcc.n	8001e3a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001eac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 fa74 	bl	80053a0 <USB_ReadInterrupts>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ec2:	d156      	bne.n	8001f72 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ec8:	e045      	b.n	8001f56 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	015a      	lsls	r2, r3, #5
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ede:	4613      	mov	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	4413      	add	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d12e      	bne.n	8001f50 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001ef2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	da2b      	bge.n	8001f50 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001f04:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d121      	bne.n	8001f50 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001f0c:	6879      	ldr	r1, [r7, #4]
 8001f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001f1e:	2201      	movs	r2, #1
 8001f20:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001f2a:	6a3b      	ldr	r3, [r7, #32]
 8001f2c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10a      	bne.n	8001f50 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	69fa      	ldr	r2, [r7, #28]
 8001f44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f4c:	6053      	str	r3, [r2, #4]
            break;
 8001f4e:	e008      	b.n	8001f62 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	3301      	adds	r3, #1
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	791b      	ldrb	r3, [r3, #4]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d3b3      	bcc.n	8001eca <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	695a      	ldr	r2, [r3, #20]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001f70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 fa12 	bl	80053a0 <USB_ReadInterrupts>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f86:	d10a      	bne.n	8001f9e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f005 fe49 	bl	8007c20 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	695a      	ldr	r2, [r3, #20]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001f9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 f9fc 	bl	80053a0 <USB_ReadInterrupts>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	2b04      	cmp	r3, #4
 8001fb0:	d115      	bne.n	8001fde <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d002      	beq.n	8001fca <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f005 fe39 	bl	8007c3c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6859      	ldr	r1, [r3, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	e000      	b.n	8001fde <HAL_PCD_IRQHandler+0x93c>
      return;
 8001fdc:	bf00      	nop
    }
  }
}
 8001fde:	3734      	adds	r7, #52	@ 0x34
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd90      	pop	{r4, r7, pc}

08001fe4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d101      	bne.n	8001ffe <HAL_PCD_SetAddress+0x1a>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e012      	b.n	8002024 <HAL_PCD_SetAddress+0x40>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	78fa      	ldrb	r2, [r7, #3]
 800200a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	78fa      	ldrb	r2, [r7, #3]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f003 f95b 	bl	80052d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	4608      	mov	r0, r1
 8002036:	4611      	mov	r1, r2
 8002038:	461a      	mov	r2, r3
 800203a:	4603      	mov	r3, r0
 800203c:	70fb      	strb	r3, [r7, #3]
 800203e:	460b      	mov	r3, r1
 8002040:	803b      	strh	r3, [r7, #0]
 8002042:	4613      	mov	r3, r2
 8002044:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800204a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	da0f      	bge.n	8002072 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	f003 020f 	and.w	r2, r3, #15
 8002058:	4613      	mov	r3, r2
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	4413      	add	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	3310      	adds	r3, #16
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	3304      	adds	r3, #4
 8002068:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2201      	movs	r2, #1
 800206e:	705a      	strb	r2, [r3, #1]
 8002070:	e00f      	b.n	8002092 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002072:	78fb      	ldrb	r3, [r7, #3]
 8002074:	f003 020f 	and.w	r2, r3, #15
 8002078:	4613      	mov	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	3304      	adds	r3, #4
 800208a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002092:	78fb      	ldrb	r3, [r7, #3]
 8002094:	f003 030f 	and.w	r3, r3, #15
 8002098:	b2da      	uxtb	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800209e:	883a      	ldrh	r2, [r7, #0]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	78ba      	ldrb	r2, [r7, #2]
 80020a8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	785b      	ldrb	r3, [r3, #1]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d004      	beq.n	80020bc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	461a      	mov	r2, r3
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80020bc:	78bb      	ldrb	r3, [r7, #2]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d102      	bne.n	80020c8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_PCD_EP_Open+0xaa>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e00e      	b.n	80020f4 <HAL_PCD_EP_Open+0xc8>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68f9      	ldr	r1, [r7, #12]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f002 fae3 	bl	80046b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80020f2:	7afb      	ldrb	r3, [r7, #11]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800210c:	2b00      	cmp	r3, #0
 800210e:	da0f      	bge.n	8002130 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	f003 020f 	and.w	r2, r3, #15
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	3310      	adds	r3, #16
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	3304      	adds	r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	705a      	strb	r2, [r3, #1]
 800212e:	e00f      	b.n	8002150 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	f003 020f 	and.w	r2, r3, #15
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	3304      	adds	r3, #4
 8002148:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	b2da      	uxtb	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002162:	2b01      	cmp	r3, #1
 8002164:	d101      	bne.n	800216a <HAL_PCD_EP_Close+0x6e>
 8002166:	2302      	movs	r3, #2
 8002168:	e00e      	b.n	8002188 <HAL_PCD_EP_Close+0x8c>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68f9      	ldr	r1, [r7, #12]
 8002178:	4618      	mov	r0, r3
 800217a:	f002 fb21 	bl	80047c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	460b      	mov	r3, r1
 800219e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021a0:	7afb      	ldrb	r3, [r7, #11]
 80021a2:	f003 020f 	and.w	r2, r3, #15
 80021a6:	4613      	mov	r3, r2
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4413      	add	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	4413      	add	r3, r2
 80021b6:	3304      	adds	r3, #4
 80021b8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	2200      	movs	r2, #0
 80021ca:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2200      	movs	r2, #0
 80021d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021d2:	7afb      	ldrb	r3, [r7, #11]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	799b      	ldrb	r3, [r3, #6]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d102      	bne.n	80021ec <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6818      	ldr	r0, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	799b      	ldrb	r3, [r3, #6]
 80021f4:	461a      	mov	r2, r3
 80021f6:	6979      	ldr	r1, [r7, #20]
 80021f8:	f002 fbbe 	bl	8004978 <USB_EPStartXfer>

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	f003 020f 	and.w	r2, r3, #15
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	4413      	add	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	440b      	add	r3, r1
 8002224:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002228:	681b      	ldr	r3, [r3, #0]
}
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b086      	sub	sp, #24
 800223a:	af00      	add	r7, sp, #0
 800223c:	60f8      	str	r0, [r7, #12]
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	460b      	mov	r3, r1
 8002244:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002246:	7afb      	ldrb	r3, [r7, #11]
 8002248:	f003 020f 	and.w	r2, r3, #15
 800224c:	4613      	mov	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	3310      	adds	r3, #16
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	4413      	add	r3, r2
 800225a:	3304      	adds	r3, #4
 800225c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	2200      	movs	r2, #0
 800226e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	2201      	movs	r2, #1
 8002274:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002276:	7afb      	ldrb	r3, [r7, #11]
 8002278:	f003 030f 	and.w	r3, r3, #15
 800227c:	b2da      	uxtb	r2, r3
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	799b      	ldrb	r3, [r3, #6]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d102      	bne.n	8002290 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	799b      	ldrb	r3, [r3, #6]
 8002298:	461a      	mov	r2, r3
 800229a:	6979      	ldr	r1, [r7, #20]
 800229c:	f002 fb6c 	bl	8004978 <USB_EPStartXfer>

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
 80022b2:	460b      	mov	r3, r1
 80022b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80022b6:	78fb      	ldrb	r3, [r7, #3]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	7912      	ldrb	r2, [r2, #4]
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e04f      	b.n	8002368 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	da0f      	bge.n	80022f0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	f003 020f 	and.w	r2, r3, #15
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	3310      	adds	r3, #16
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	4413      	add	r3, r2
 80022e4:	3304      	adds	r3, #4
 80022e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2201      	movs	r2, #1
 80022ec:	705a      	strb	r2, [r3, #1]
 80022ee:	e00d      	b.n	800230c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80022f0:	78fa      	ldrb	r2, [r7, #3]
 80022f2:	4613      	mov	r3, r2
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4413      	add	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	3304      	adds	r3, #4
 8002304:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2201      	movs	r2, #1
 8002310:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002312:	78fb      	ldrb	r3, [r7, #3]
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	b2da      	uxtb	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_PCD_EP_SetStall+0x82>
 8002328:	2302      	movs	r3, #2
 800232a:	e01d      	b.n	8002368 <HAL_PCD_EP_SetStall+0xbe>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68f9      	ldr	r1, [r7, #12]
 800233a:	4618      	mov	r0, r3
 800233c:	f002 fef4 	bl	8005128 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6818      	ldr	r0, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7999      	ldrb	r1, [r3, #6]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002358:	461a      	mov	r2, r3
 800235a:	f003 f8e5 	bl	8005528 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800237c:	78fb      	ldrb	r3, [r7, #3]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	7912      	ldrb	r2, [r2, #4]
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e042      	b.n	8002414 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800238e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002392:	2b00      	cmp	r3, #0
 8002394:	da0f      	bge.n	80023b6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002396:	78fb      	ldrb	r3, [r7, #3]
 8002398:	f003 020f 	and.w	r2, r3, #15
 800239c:	4613      	mov	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4413      	add	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	3310      	adds	r3, #16
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	3304      	adds	r3, #4
 80023ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2201      	movs	r2, #1
 80023b2:	705a      	strb	r2, [r3, #1]
 80023b4:	e00f      	b.n	80023d6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	f003 020f 	and.w	r2, r3, #15
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	4413      	add	r3, r2
 80023cc:	3304      	adds	r3, #4
 80023ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023dc:	78fb      	ldrb	r3, [r7, #3]
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d101      	bne.n	80023f6 <HAL_PCD_EP_ClrStall+0x86>
 80023f2:	2302      	movs	r3, #2
 80023f4:	e00e      	b.n	8002414 <HAL_PCD_EP_ClrStall+0xa4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68f9      	ldr	r1, [r7, #12]
 8002404:	4618      	mov	r0, r3
 8002406:	f002 fefd 	bl	8005204 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800242c:	2b00      	cmp	r3, #0
 800242e:	da0c      	bge.n	800244a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002430:	78fb      	ldrb	r3, [r7, #3]
 8002432:	f003 020f 	and.w	r2, r3, #15
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	3310      	adds	r3, #16
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	3304      	adds	r3, #4
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	e00c      	b.n	8002464 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800244a:	78fb      	ldrb	r3, [r7, #3]
 800244c:	f003 020f 	and.w	r2, r3, #15
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	3304      	adds	r3, #4
 8002462:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68f9      	ldr	r1, [r7, #12]
 800246a:	4618      	mov	r0, r3
 800246c:	f002 fd1c 	bl	8004ea8 <USB_EPStopXfer>
 8002470:	4603      	mov	r3, r0
 8002472:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002474:	7afb      	ldrb	r3, [r7, #11]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b08a      	sub	sp, #40	@ 0x28
 8002482:	af02      	add	r7, sp, #8
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	4613      	mov	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	3310      	adds	r3, #16
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	3304      	adds	r3, #4
 80024a4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d901      	bls.n	80024b6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e06b      	b.n	800258e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	691a      	ldr	r2, [r3, #16]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d902      	bls.n	80024d2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	3303      	adds	r3, #3
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80024da:	e02a      	b.n	8002532 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	69fa      	ldr	r2, [r7, #28]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d902      	bls.n	80024f8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	3303      	adds	r3, #3
 80024fc:	089b      	lsrs	r3, r3, #2
 80024fe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	68d9      	ldr	r1, [r3, #12]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	b2da      	uxtb	r2, r3
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	4603      	mov	r3, r0
 8002514:	6978      	ldr	r0, [r7, #20]
 8002516:	f002 fd71 	bl	8004ffc <USB_WritePacket>

    ep->xfer_buff  += len;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	441a      	add	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	695a      	ldr	r2, [r3, #20]
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	441a      	add	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	015a      	lsls	r2, r3, #5
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4413      	add	r3, r2
 800253a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	429a      	cmp	r2, r3
 8002546:	d809      	bhi.n	800255c <PCD_WriteEmptyTxFifo+0xde>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	695a      	ldr	r2, [r3, #20]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002550:	429a      	cmp	r2, r3
 8002552:	d203      	bcs.n	800255c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1bf      	bne.n	80024dc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	429a      	cmp	r2, r3
 8002566:	d811      	bhi.n	800258c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	2201      	movs	r2, #1
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800257c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	43db      	mvns	r3, r3
 8002582:	6939      	ldr	r1, [r7, #16]
 8002584:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002588:	4013      	ands	r3, r2
 800258a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3720      	adds	r7, #32
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b088      	sub	sp, #32
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	333c      	adds	r3, #60	@ 0x3c
 80025b0:	3304      	adds	r3, #4
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	015a      	lsls	r2, r3, #5
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4413      	add	r3, r2
 80025be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	799b      	ldrb	r3, [r3, #6]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d17b      	bne.n	80026c6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d015      	beq.n	8002604 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	4a61      	ldr	r2, [pc, #388]	@ (8002760 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	f240 80b9 	bls.w	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80b3 	beq.w	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	015a      	lsls	r2, r3, #5
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	4413      	add	r3, r2
 80025f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025fa:	461a      	mov	r2, r3
 80025fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002600:	6093      	str	r3, [r2, #8]
 8002602:	e0a7      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	f003 0320 	and.w	r3, r3, #32
 800260a:	2b00      	cmp	r3, #0
 800260c:	d009      	beq.n	8002622 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	015a      	lsls	r2, r3, #5
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	4413      	add	r3, r2
 8002616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800261a:	461a      	mov	r2, r3
 800261c:	2320      	movs	r3, #32
 800261e:	6093      	str	r3, [r2, #8]
 8002620:	e098      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002628:	2b00      	cmp	r3, #0
 800262a:	f040 8093 	bne.w	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	4a4b      	ldr	r2, [pc, #300]	@ (8002760 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d90f      	bls.n	8002656 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00a      	beq.n	8002656 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	015a      	lsls	r2, r3, #5
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	4413      	add	r3, r2
 8002648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800264c:	461a      	mov	r2, r3
 800264e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002652:	6093      	str	r3, [r2, #8]
 8002654:	e07e      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	4613      	mov	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	4413      	add	r3, r2
 8002668:	3304      	adds	r3, #4
 800266a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6a1a      	ldr	r2, [r3, #32]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	0159      	lsls	r1, r3, #5
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	440b      	add	r3, r1
 8002678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002682:	1ad2      	subs	r2, r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d114      	bne.n	80026b8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d109      	bne.n	80026aa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026a0:	461a      	mov	r2, r3
 80026a2:	2101      	movs	r1, #1
 80026a4:	f002 ff40 	bl	8005528 <USB_EP0_OutStart>
 80026a8:	e006      	b.n	80026b8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	441a      	add	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	4619      	mov	r1, r3
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f005 f9f4 	bl	8007aac <HAL_PCD_DataOutStageCallback>
 80026c4:	e046      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	4a26      	ldr	r2, [pc, #152]	@ (8002764 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d124      	bne.n	8002718 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00a      	beq.n	80026ee <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026e4:	461a      	mov	r2, r3
 80026e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ea:	6093      	str	r3, [r2, #8]
 80026ec:	e032      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	f003 0320 	and.w	r3, r3, #32
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d008      	beq.n	800270a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	015a      	lsls	r2, r3, #5
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	4413      	add	r3, r2
 8002700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002704:	461a      	mov	r2, r3
 8002706:	2320      	movs	r3, #32
 8002708:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	4619      	mov	r1, r3
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f005 f9cb 	bl	8007aac <HAL_PCD_DataOutStageCallback>
 8002716:	e01d      	b.n	8002754 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d114      	bne.n	8002748 <PCD_EP_OutXfrComplete_int+0x1b0>
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d108      	bne.n	8002748 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002740:	461a      	mov	r2, r3
 8002742:	2100      	movs	r1, #0
 8002744:	f002 fef0 	bl	8005528 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	4619      	mov	r1, r3
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f005 f9ac 	bl	8007aac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3720      	adds	r7, #32
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	4f54300a 	.word	0x4f54300a
 8002764:	4f54310a 	.word	0x4f54310a

08002768 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	333c      	adds	r3, #60	@ 0x3c
 8002780:	3304      	adds	r3, #4
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4413      	add	r3, r2
 800278e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a15      	ldr	r2, [pc, #84]	@ (80027f0 <PCD_EP_OutSetupPacket_int+0x88>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d90e      	bls.n	80027bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d009      	beq.n	80027bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	015a      	lsls	r2, r3, #5
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4413      	add	r3, r2
 80027b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027b4:	461a      	mov	r2, r3
 80027b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f005 f963 	bl	8007a88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <PCD_EP_OutSetupPacket_int+0x88>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d90c      	bls.n	80027e4 <PCD_EP_OutSetupPacket_int+0x7c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	799b      	ldrb	r3, [r3, #6]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d108      	bne.n	80027e4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80027dc:	461a      	mov	r2, r3
 80027de:	2101      	movs	r1, #1
 80027e0:	f002 fea2 	bl	8005528 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	4f54300a 	.word	0x4f54300a

080027f4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
 8002800:	4613      	mov	r3, r2
 8002802:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002812:	883b      	ldrh	r3, [r7, #0]
 8002814:	0419      	lsls	r1, r3, #16
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	430a      	orrs	r2, r1
 800281e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002820:	e028      	b.n	8002874 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002828:	0c1b      	lsrs	r3, r3, #16
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	4413      	add	r3, r2
 800282e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
 8002834:	e00d      	b.n	8002852 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	3340      	adds	r3, #64	@ 0x40
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	0c1b      	lsrs	r3, r3, #16
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	4413      	add	r3, r2
 800284a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	3301      	adds	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
 8002852:	7bfa      	ldrb	r2, [r7, #15]
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	3b01      	subs	r3, #1
 8002858:	429a      	cmp	r2, r3
 800285a:	d3ec      	bcc.n	8002836 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800285c:	883b      	ldrh	r3, [r7, #0]
 800285e:	0418      	lsls	r0, r3, #16
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6819      	ldr	r1, [r3, #0]
 8002864:	78fb      	ldrb	r3, [r7, #3]
 8002866:	3b01      	subs	r3, #1
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	4302      	orrs	r2, r0
 800286c:	3340      	adds	r3, #64	@ 0x40
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	460b      	mov	r3, r1
 800288c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	887a      	ldrh	r2, [r7, #2]
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e267      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d075      	beq.n	80029c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028da:	4b88      	ldr	r3, [pc, #544]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d00c      	beq.n	8002900 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028e6:	4b85      	ldr	r3, [pc, #532]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d112      	bne.n	8002918 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028f2:	4b82      	ldr	r3, [pc, #520]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028fe:	d10b      	bne.n	8002918 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	4b7e      	ldr	r3, [pc, #504]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d05b      	beq.n	80029c4 <HAL_RCC_OscConfig+0x108>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d157      	bne.n	80029c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e242      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002920:	d106      	bne.n	8002930 <HAL_RCC_OscConfig+0x74>
 8002922:	4b76      	ldr	r3, [pc, #472]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a75      	ldr	r2, [pc, #468]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e01d      	b.n	800296c <HAL_RCC_OscConfig+0xb0>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0x98>
 800293a:	4b70      	ldr	r3, [pc, #448]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6f      	ldr	r2, [pc, #444]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b6d      	ldr	r3, [pc, #436]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6c      	ldr	r2, [pc, #432]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0xb0>
 8002954:	4b69      	ldr	r3, [pc, #420]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a68      	ldr	r2, [pc, #416]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 800295a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4b66      	ldr	r3, [pc, #408]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a65      	ldr	r2, [pc, #404]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800296a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d013      	beq.n	800299c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002974:	f7fe fa5a 	bl	8000e2c <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800297c:	f7fe fa56 	bl	8000e2c <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b64      	cmp	r3, #100	@ 0x64
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e207      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b5b      	ldr	r3, [pc, #364]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0f0      	beq.n	800297c <HAL_RCC_OscConfig+0xc0>
 800299a:	e014      	b.n	80029c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299c:	f7fe fa46 	bl	8000e2c <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029a4:	f7fe fa42 	bl	8000e2c <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e1f3      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029b6:	4b51      	ldr	r3, [pc, #324]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0xe8>
 80029c2:	e000      	b.n	80029c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d063      	beq.n	8002a9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029d2:	4b4a      	ldr	r3, [pc, #296]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00b      	beq.n	80029f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029de:	4b47      	ldr	r3, [pc, #284]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d11c      	bne.n	8002a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ea:	4b44      	ldr	r3, [pc, #272]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d116      	bne.n	8002a24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029f6:	4b41      	ldr	r3, [pc, #260]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d005      	beq.n	8002a0e <HAL_RCC_OscConfig+0x152>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d001      	beq.n	8002a0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e1c7      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4937      	ldr	r1, [pc, #220]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a22:	e03a      	b.n	8002a9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d020      	beq.n	8002a6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a2c:	4b34      	ldr	r3, [pc, #208]	@ (8002b00 <HAL_RCC_OscConfig+0x244>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7fe f9fb 	bl	8000e2c <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7fe f9f7 	bl	8000e2c <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e1a8      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f0      	beq.n	8002a3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a58:	4b28      	ldr	r3, [pc, #160]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	4925      	ldr	r1, [pc, #148]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]
 8002a6c:	e015      	b.n	8002a9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a6e:	4b24      	ldr	r3, [pc, #144]	@ (8002b00 <HAL_RCC_OscConfig+0x244>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7fe f9da 	bl	8000e2c <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a7c:	f7fe f9d6 	bl	8000e2c <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e187      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0308 	and.w	r3, r3, #8
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d036      	beq.n	8002b14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d016      	beq.n	8002adc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aae:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <HAL_RCC_OscConfig+0x248>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab4:	f7fe f9ba 	bl	8000e2c <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002abc:	f7fe f9b6 	bl	8000e2c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e167      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ace:	4b0b      	ldr	r3, [pc, #44]	@ (8002afc <HAL_RCC_OscConfig+0x240>)
 8002ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x200>
 8002ada:	e01b      	b.n	8002b14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002adc:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <HAL_RCC_OscConfig+0x248>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae2:	f7fe f9a3 	bl	8000e2c <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	e00e      	b.n	8002b08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aea:	f7fe f99f 	bl	8000e2c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d907      	bls.n	8002b08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e150      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
 8002afc:	40023800 	.word	0x40023800
 8002b00:	42470000 	.word	0x42470000
 8002b04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b08:	4b88      	ldr	r3, [pc, #544]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1ea      	bne.n	8002aea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8097 	beq.w	8002c50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b26:	4b81      	ldr	r3, [pc, #516]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10f      	bne.n	8002b52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	4b7d      	ldr	r3, [pc, #500]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b42:	4b7a      	ldr	r3, [pc, #488]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b52:	4b77      	ldr	r3, [pc, #476]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d118      	bne.n	8002b90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b5e:	4b74      	ldr	r3, [pc, #464]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a73      	ldr	r2, [pc, #460]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b6a:	f7fe f95f 	bl	8000e2c <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b70:	e008      	b.n	8002b84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b72:	f7fe f95b 	bl	8000e2c <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e10c      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b84:	4b6a      	ldr	r3, [pc, #424]	@ (8002d30 <HAL_RCC_OscConfig+0x474>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f0      	beq.n	8002b72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d106      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x2ea>
 8002b98:	4b64      	ldr	r3, [pc, #400]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9c:	4a63      	ldr	r2, [pc, #396]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002b9e:	f043 0301 	orr.w	r3, r3, #1
 8002ba2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba4:	e01c      	b.n	8002be0 <HAL_RCC_OscConfig+0x324>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x30c>
 8002bae:	4b5f      	ldr	r3, [pc, #380]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb2:	4a5e      	ldr	r2, [pc, #376]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bba:	4b5c      	ldr	r3, [pc, #368]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bbe:	4a5b      	ldr	r2, [pc, #364]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bc0:	f043 0301 	orr.w	r3, r3, #1
 8002bc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bc6:	e00b      	b.n	8002be0 <HAL_RCC_OscConfig+0x324>
 8002bc8:	4b58      	ldr	r3, [pc, #352]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bcc:	4a57      	ldr	r2, [pc, #348]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bce:	f023 0301 	bic.w	r3, r3, #1
 8002bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bd4:	4b55      	ldr	r3, [pc, #340]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd8:	4a54      	ldr	r2, [pc, #336]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002bda:	f023 0304 	bic.w	r3, r3, #4
 8002bde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d015      	beq.n	8002c14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be8:	f7fe f920 	bl	8000e2c <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bee:	e00a      	b.n	8002c06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bf0:	f7fe f91c 	bl	8000e2c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e0cb      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c06:	4b49      	ldr	r3, [pc, #292]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0ee      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x334>
 8002c12:	e014      	b.n	8002c3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c14:	f7fe f90a 	bl	8000e2c <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c1a:	e00a      	b.n	8002c32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c1c:	f7fe f906 	bl	8000e2c <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e0b5      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c32:	4b3e      	ldr	r3, [pc, #248]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1ee      	bne.n	8002c1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c3e:	7dfb      	ldrb	r3, [r7, #23]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d105      	bne.n	8002c50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c44:	4b39      	ldr	r3, [pc, #228]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	4a38      	ldr	r2, [pc, #224]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a1 	beq.w	8002d9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c5a:	4b34      	ldr	r3, [pc, #208]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d05c      	beq.n	8002d20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d141      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6e:	4b31      	ldr	r3, [pc, #196]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe f8da 	bl	8000e2c <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe f8d6 	bl	8000e2c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e087      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8e:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69da      	ldr	r2, [r3, #28]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca8:	019b      	lsls	r3, r3, #6
 8002caa:	431a      	orrs	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	041b      	lsls	r3, r3, #16
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	061b      	lsls	r3, r3, #24
 8002cbe:	491b      	ldr	r1, [pc, #108]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cca:	f7fe f8af 	bl	8000e2c <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cd2:	f7fe f8ab 	bl	8000e2c <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e05c      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce4:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x416>
 8002cf0:	e054      	b.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf2:	4b10      	ldr	r3, [pc, #64]	@ (8002d34 <HAL_RCC_OscConfig+0x478>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7fe f898 	bl	8000e2c <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe f894 	bl	8000e2c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e045      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_RCC_OscConfig+0x470>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x444>
 8002d1e:	e03d      	b.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d107      	bne.n	8002d38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e038      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40007000 	.word	0x40007000
 8002d34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_RCC_OscConfig+0x4ec>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d028      	beq.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d121      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d11a      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d68:	4013      	ands	r3, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d111      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7e:	085b      	lsrs	r3, r3, #1
 8002d80:	3b01      	subs	r3, #1
 8002d82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d107      	bne.n	8002d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40023800 	.word	0x40023800

08002dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0cc      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dc0:	4b68      	ldr	r3, [pc, #416]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d90c      	bls.n	8002de8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dce:	4b65      	ldr	r3, [pc, #404]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd6:	4b63      	ldr	r3, [pc, #396]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0b8      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d020      	beq.n	8002e36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e00:	4b59      	ldr	r3, [pc, #356]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	4a58      	ldr	r2, [pc, #352]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e18:	4b53      	ldr	r3, [pc, #332]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	4a52      	ldr	r2, [pc, #328]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e24:	4b50      	ldr	r3, [pc, #320]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	494d      	ldr	r1, [pc, #308]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d044      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d107      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4a:	4b47      	ldr	r3, [pc, #284]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d119      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e07f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d003      	beq.n	8002e6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d107      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e06f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e067      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e8a:	4b37      	ldr	r3, [pc, #220]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f023 0203 	bic.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4934      	ldr	r1, [pc, #208]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e9c:	f7fd ffc6 	bl	8000e2c <HAL_GetTick>
 8002ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea4:	f7fd ffc2 	bl	8000e2c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e04f      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eba:	4b2b      	ldr	r3, [pc, #172]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 020c 	and.w	r2, r3, #12
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d1eb      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b25      	ldr	r3, [pc, #148]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d20c      	bcs.n	8002ef4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b22      	ldr	r3, [pc, #136]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	b2d2      	uxtb	r2, r2
 8002ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b20      	ldr	r3, [pc, #128]	@ (8002f64 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e032      	b.n	8002f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f00:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4916      	ldr	r1, [pc, #88]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f1e:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	490e      	ldr	r1, [pc, #56]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f32:	f000 f821 	bl	8002f78 <HAL_RCC_GetSysClockFreq>
 8002f36:	4602      	mov	r2, r0
 8002f38:	4b0b      	ldr	r3, [pc, #44]	@ (8002f68 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	490a      	ldr	r1, [pc, #40]	@ (8002f6c <HAL_RCC_ClockConfig+0x1c0>)
 8002f44:	5ccb      	ldrb	r3, [r1, r3]
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	4a09      	ldr	r2, [pc, #36]	@ (8002f70 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f4e:	4b09      	ldr	r3, [pc, #36]	@ (8002f74 <HAL_RCC_ClockConfig+0x1c8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fd ff26 	bl	8000da4 <HAL_InitTick>

  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40023c00 	.word	0x40023c00
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	080089a0 	.word	0x080089a0
 8002f70:	20000000 	.word	0x20000000
 8002f74:	20000004 	.word	0x20000004

08002f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f7c:	b090      	sub	sp, #64	@ 0x40
 8002f7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f80:	2300      	movs	r3, #0
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f84:	2300      	movs	r3, #0
 8002f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f88:	2300      	movs	r3, #0
 8002f8a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f90:	4b59      	ldr	r3, [pc, #356]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 030c 	and.w	r3, r3, #12
 8002f98:	2b08      	cmp	r3, #8
 8002f9a:	d00d      	beq.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x40>
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	f200 80a1 	bhi.w	80030e4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <HAL_RCC_GetSysClockFreq+0x34>
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d003      	beq.n	8002fb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002faa:	e09b      	b.n	80030e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fac:	4b53      	ldr	r3, [pc, #332]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x184>)
 8002fae:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8002fb0:	e09b      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fb2:	4b53      	ldr	r3, [pc, #332]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002fb6:	e098      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fb8:	4b4f      	ldr	r3, [pc, #316]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fc2:	4b4d      	ldr	r3, [pc, #308]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d028      	beq.n	8003020 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fce:	4b4a      	ldr	r3, [pc, #296]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	099b      	lsrs	r3, r3, #6
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	623b      	str	r3, [r7, #32]
 8002fd8:	627a      	str	r2, [r7, #36]	@ 0x24
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4b47      	ldr	r3, [pc, #284]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fe4:	fb03 f201 	mul.w	r2, r3, r1
 8002fe8:	2300      	movs	r3, #0
 8002fea:	fb00 f303 	mul.w	r3, r0, r3
 8002fee:	4413      	add	r3, r2
 8002ff0:	4a43      	ldr	r2, [pc, #268]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ff2:	fba0 1202 	umull	r1, r2, r0, r2
 8002ff6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ff8:	460a      	mov	r2, r1
 8002ffa:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002ffc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ffe:	4413      	add	r3, r2
 8003000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003004:	2200      	movs	r2, #0
 8003006:	61bb      	str	r3, [r7, #24]
 8003008:	61fa      	str	r2, [r7, #28]
 800300a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800300e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003012:	f7fd f93d 	bl	8000290 <__aeabi_uldivmod>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	4613      	mov	r3, r2
 800301c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800301e:	e053      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003020:	4b35      	ldr	r3, [pc, #212]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	099b      	lsrs	r3, r3, #6
 8003026:	2200      	movs	r2, #0
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	617a      	str	r2, [r7, #20]
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003032:	f04f 0b00 	mov.w	fp, #0
 8003036:	4652      	mov	r2, sl
 8003038:	465b      	mov	r3, fp
 800303a:	f04f 0000 	mov.w	r0, #0
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	0159      	lsls	r1, r3, #5
 8003044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003048:	0150      	lsls	r0, r2, #5
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	ebb2 080a 	subs.w	r8, r2, sl
 8003052:	eb63 090b 	sbc.w	r9, r3, fp
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	f04f 0300 	mov.w	r3, #0
 800305e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003062:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003066:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800306a:	ebb2 0408 	subs.w	r4, r2, r8
 800306e:	eb63 0509 	sbc.w	r5, r3, r9
 8003072:	f04f 0200 	mov.w	r2, #0
 8003076:	f04f 0300 	mov.w	r3, #0
 800307a:	00eb      	lsls	r3, r5, #3
 800307c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003080:	00e2      	lsls	r2, r4, #3
 8003082:	4614      	mov	r4, r2
 8003084:	461d      	mov	r5, r3
 8003086:	eb14 030a 	adds.w	r3, r4, sl
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	eb45 030b 	adc.w	r3, r5, fp
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	f04f 0300 	mov.w	r3, #0
 800309a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800309e:	4629      	mov	r1, r5
 80030a0:	028b      	lsls	r3, r1, #10
 80030a2:	4621      	mov	r1, r4
 80030a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030a8:	4621      	mov	r1, r4
 80030aa:	028a      	lsls	r2, r1, #10
 80030ac:	4610      	mov	r0, r2
 80030ae:	4619      	mov	r1, r3
 80030b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b2:	2200      	movs	r2, #0
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	60fa      	str	r2, [r7, #12]
 80030b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030bc:	f7fd f8e8 	bl	8000290 <__aeabi_uldivmod>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4613      	mov	r3, r2
 80030c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	0c1b      	lsrs	r3, r3, #16
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	3301      	adds	r3, #1
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80030d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80030e2:	e002      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030e4:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x184>)
 80030e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80030e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3740      	adds	r7, #64	@ 0x40
 80030f0:	46bd      	mov	sp, r7
 80030f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800
 80030fc:	00f42400 	.word	0x00f42400
 8003100:	016e3600 	.word	0x016e3600

08003104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003108:	4b03      	ldr	r3, [pc, #12]	@ (8003118 <HAL_RCC_GetHCLKFreq+0x14>)
 800310a:	681b      	ldr	r3, [r3, #0]
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	20000000 	.word	0x20000000

0800311c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e041      	b.n	80031b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d106      	bne.n	8003148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7fd fca4 	bl	8000a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2202      	movs	r2, #2
 800314c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3304      	adds	r3, #4
 8003158:	4619      	mov	r1, r3
 800315a:	4610      	mov	r0, r2
 800315c:	f000 fb5c 	bl	8003818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b082      	sub	sp, #8
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e041      	b.n	8003250 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f839 	bl	8003258 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2202      	movs	r2, #2
 80031ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3304      	adds	r3, #4
 80031f6:	4619      	mov	r1, r3
 80031f8:	4610      	mov	r0, r2
 80031fa:	f000 fb0d 	bl	8003818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_TIM_PWM_Start+0x24>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b01      	cmp	r3, #1
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e022      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d109      	bne.n	80032aa <HAL_TIM_PWM_Start+0x3e>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b01      	cmp	r3, #1
 80032a0:	bf14      	ite	ne
 80032a2:	2301      	movne	r3, #1
 80032a4:	2300      	moveq	r3, #0
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	e015      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d109      	bne.n	80032c4 <HAL_TIM_PWM_Start+0x58>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	bf14      	ite	ne
 80032bc:	2301      	movne	r3, #1
 80032be:	2300      	moveq	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e008      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	bf14      	ite	ne
 80032d0:	2301      	movne	r3, #1
 80032d2:	2300      	moveq	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e068      	b.n	80033b0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d104      	bne.n	80032ee <HAL_TIM_PWM_Start+0x82>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032ec:	e013      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d104      	bne.n	80032fe <HAL_TIM_PWM_Start+0x92>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2202      	movs	r2, #2
 80032f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032fc:	e00b      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d104      	bne.n	800330e <HAL_TIM_PWM_Start+0xa2>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800330c:	e003      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2202      	movs	r2, #2
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2201      	movs	r2, #1
 800331c:	6839      	ldr	r1, [r7, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f000 fdbd 	bl	8003e9e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a23      	ldr	r2, [pc, #140]	@ (80033b8 <HAL_TIM_PWM_Start+0x14c>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d107      	bne.n	800333e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800333c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1d      	ldr	r2, [pc, #116]	@ (80033b8 <HAL_TIM_PWM_Start+0x14c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d018      	beq.n	800337a <HAL_TIM_PWM_Start+0x10e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003350:	d013      	beq.n	800337a <HAL_TIM_PWM_Start+0x10e>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a19      	ldr	r2, [pc, #100]	@ (80033bc <HAL_TIM_PWM_Start+0x150>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00e      	beq.n	800337a <HAL_TIM_PWM_Start+0x10e>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a17      	ldr	r2, [pc, #92]	@ (80033c0 <HAL_TIM_PWM_Start+0x154>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d009      	beq.n	800337a <HAL_TIM_PWM_Start+0x10e>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a16      	ldr	r2, [pc, #88]	@ (80033c4 <HAL_TIM_PWM_Start+0x158>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d004      	beq.n	800337a <HAL_TIM_PWM_Start+0x10e>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a14      	ldr	r2, [pc, #80]	@ (80033c8 <HAL_TIM_PWM_Start+0x15c>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d111      	bne.n	800339e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2b06      	cmp	r3, #6
 800338a:	d010      	beq.n	80033ae <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0201 	orr.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339c:	e007      	b.n	80033ae <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40010000 	.word	0x40010000
 80033bc:	40000400 	.word	0x40000400
 80033c0:	40000800 	.word	0x40000800
 80033c4:	40000c00 	.word	0x40000c00
 80033c8:	40014000 	.word	0x40014000

080033cc <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e041      	b.n	8003464 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d106      	bne.n	80033fa <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f839 	bl	800346c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2202      	movs	r2, #2
 80033fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3304      	adds	r3, #4
 800340a:	4619      	mov	r1, r3
 800340c:	4610      	mov	r0, r2
 800340e:	f000 fa03 	bl	8003818 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0208 	bic.w	r2, r2, #8
 8003420:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6819      	ldr	r1, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800349a:	2302      	movs	r3, #2
 800349c:	e0ae      	b.n	80035fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	f200 809f 	bhi.w	80035ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034ae:	a201      	add	r2, pc, #4	@ (adr r2, 80034b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b4:	080034e9 	.word	0x080034e9
 80034b8:	080035ed 	.word	0x080035ed
 80034bc:	080035ed 	.word	0x080035ed
 80034c0:	080035ed 	.word	0x080035ed
 80034c4:	08003529 	.word	0x08003529
 80034c8:	080035ed 	.word	0x080035ed
 80034cc:	080035ed 	.word	0x080035ed
 80034d0:	080035ed 	.word	0x080035ed
 80034d4:	0800356b 	.word	0x0800356b
 80034d8:	080035ed 	.word	0x080035ed
 80034dc:	080035ed 	.word	0x080035ed
 80034e0:	080035ed 	.word	0x080035ed
 80034e4:	080035ab 	.word	0x080035ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68b9      	ldr	r1, [r7, #8]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fa1e 	bl	8003930 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	699a      	ldr	r2, [r3, #24]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f042 0208 	orr.w	r2, r2, #8
 8003502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699a      	ldr	r2, [r3, #24]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0204 	bic.w	r2, r2, #4
 8003512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6999      	ldr	r1, [r3, #24]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	619a      	str	r2, [r3, #24]
      break;
 8003526:	e064      	b.n	80035f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fa64 	bl	80039fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6999      	ldr	r1, [r3, #24]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	021a      	lsls	r2, r3, #8
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	619a      	str	r2, [r3, #24]
      break;
 8003568:	e043      	b.n	80035f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	4618      	mov	r0, r3
 8003572:	f000 faaf 	bl	8003ad4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	69da      	ldr	r2, [r3, #28]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0208 	orr.w	r2, r2, #8
 8003584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	69da      	ldr	r2, [r3, #28]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0204 	bic.w	r2, r2, #4
 8003594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	69d9      	ldr	r1, [r3, #28]
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	691a      	ldr	r2, [r3, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	61da      	str	r2, [r3, #28]
      break;
 80035a8:	e023      	b.n	80035f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 faf9 	bl	8003ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69da      	ldr	r2, [r3, #28]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69d9      	ldr	r1, [r3, #28]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	021a      	lsls	r2, r3, #8
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	61da      	str	r2, [r3, #28]
      break;
 80035ea:	e002      	b.n	80035f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	75fb      	strb	r3, [r7, #23]
      break;
 80035f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003618:	2b01      	cmp	r3, #1
 800361a:	d101      	bne.n	8003620 <HAL_TIM_ConfigClockSource+0x1c>
 800361c:	2302      	movs	r3, #2
 800361e:	e0b4      	b.n	800378a <HAL_TIM_ConfigClockSource+0x186>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800363e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003646:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003658:	d03e      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0xd4>
 800365a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800365e:	f200 8087 	bhi.w	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003666:	f000 8086 	beq.w	8003776 <HAL_TIM_ConfigClockSource+0x172>
 800366a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800366e:	d87f      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003670:	2b70      	cmp	r3, #112	@ 0x70
 8003672:	d01a      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0xa6>
 8003674:	2b70      	cmp	r3, #112	@ 0x70
 8003676:	d87b      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003678:	2b60      	cmp	r3, #96	@ 0x60
 800367a:	d050      	beq.n	800371e <HAL_TIM_ConfigClockSource+0x11a>
 800367c:	2b60      	cmp	r3, #96	@ 0x60
 800367e:	d877      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003680:	2b50      	cmp	r3, #80	@ 0x50
 8003682:	d03c      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0xfa>
 8003684:	2b50      	cmp	r3, #80	@ 0x50
 8003686:	d873      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003688:	2b40      	cmp	r3, #64	@ 0x40
 800368a:	d058      	beq.n	800373e <HAL_TIM_ConfigClockSource+0x13a>
 800368c:	2b40      	cmp	r3, #64	@ 0x40
 800368e:	d86f      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003690:	2b30      	cmp	r3, #48	@ 0x30
 8003692:	d064      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x15a>
 8003694:	2b30      	cmp	r3, #48	@ 0x30
 8003696:	d86b      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 8003698:	2b20      	cmp	r3, #32
 800369a:	d060      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x15a>
 800369c:	2b20      	cmp	r3, #32
 800369e:	d867      	bhi.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d05c      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x15a>
 80036a4:	2b10      	cmp	r3, #16
 80036a6:	d05a      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x15a>
 80036a8:	e062      	b.n	8003770 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036ba:	f000 fbd0 	bl	8003e5e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	609a      	str	r2, [r3, #8]
      break;
 80036d6:	e04f      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036e8:	f000 fbb9 	bl	8003e5e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689a      	ldr	r2, [r3, #8]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036fa:	609a      	str	r2, [r3, #8]
      break;
 80036fc:	e03c      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800370a:	461a      	mov	r2, r3
 800370c:	f000 fb2d 	bl	8003d6a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2150      	movs	r1, #80	@ 0x50
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fb86 	bl	8003e28 <TIM_ITRx_SetConfig>
      break;
 800371c:	e02c      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800372a:	461a      	mov	r2, r3
 800372c:	f000 fb4c 	bl	8003dc8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2160      	movs	r1, #96	@ 0x60
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fb76 	bl	8003e28 <TIM_ITRx_SetConfig>
      break;
 800373c:	e01c      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800374a:	461a      	mov	r2, r3
 800374c:	f000 fb0d 	bl	8003d6a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2140      	movs	r1, #64	@ 0x40
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fb66 	bl	8003e28 <TIM_ITRx_SetConfig>
      break;
 800375c:	e00c      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4619      	mov	r1, r3
 8003768:	4610      	mov	r0, r2
 800376a:	f000 fb5d 	bl	8003e28 <TIM_ITRx_SetConfig>
      break;
 800376e:	e003      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
      break;
 8003774:	e000      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003776:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003788:	7bfb      	ldrb	r3, [r7, #15]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b082      	sub	sp, #8
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
 800379a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d101      	bne.n	80037aa <HAL_TIM_SlaveConfigSynchro+0x18>
 80037a6:	2302      	movs	r3, #2
 80037a8:	e031      	b.n	800380e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2202      	movs	r2, #2
 80037b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80037ba:	6839      	ldr	r1, [r7, #0]
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fa43 	bl	8003c48 <TIM_SlaveTimer_SetConfig>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d009      	beq.n	80037dc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e018      	b.n	800380e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ea:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037fa:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a3a      	ldr	r2, [pc, #232]	@ (8003914 <TIM_Base_SetConfig+0xfc>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d00f      	beq.n	8003850 <TIM_Base_SetConfig+0x38>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003836:	d00b      	beq.n	8003850 <TIM_Base_SetConfig+0x38>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a37      	ldr	r2, [pc, #220]	@ (8003918 <TIM_Base_SetConfig+0x100>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d007      	beq.n	8003850 <TIM_Base_SetConfig+0x38>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a36      	ldr	r2, [pc, #216]	@ (800391c <TIM_Base_SetConfig+0x104>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x38>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a35      	ldr	r2, [pc, #212]	@ (8003920 <TIM_Base_SetConfig+0x108>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a2b      	ldr	r2, [pc, #172]	@ (8003914 <TIM_Base_SetConfig+0xfc>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d01b      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d017      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a28      	ldr	r2, [pc, #160]	@ (8003918 <TIM_Base_SetConfig+0x100>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a27      	ldr	r2, [pc, #156]	@ (800391c <TIM_Base_SetConfig+0x104>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00f      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a26      	ldr	r2, [pc, #152]	@ (8003920 <TIM_Base_SetConfig+0x108>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00b      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a25      	ldr	r2, [pc, #148]	@ (8003924 <TIM_Base_SetConfig+0x10c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d007      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a24      	ldr	r2, [pc, #144]	@ (8003928 <TIM_Base_SetConfig+0x110>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d003      	beq.n	80038a2 <TIM_Base_SetConfig+0x8a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a23      	ldr	r2, [pc, #140]	@ (800392c <TIM_Base_SetConfig+0x114>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d108      	bne.n	80038b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	4313      	orrs	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0e      	ldr	r2, [pc, #56]	@ (8003914 <TIM_Base_SetConfig+0xfc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d103      	bne.n	80038e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d105      	bne.n	8003906 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	f023 0201 	bic.w	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	611a      	str	r2, [r3, #16]
  }
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	40010000 	.word	0x40010000
 8003918:	40000400 	.word	0x40000400
 800391c:	40000800 	.word	0x40000800
 8003920:	40000c00 	.word	0x40000c00
 8003924:	40014000 	.word	0x40014000
 8003928:	40014400 	.word	0x40014400
 800392c:	40014800 	.word	0x40014800

08003930 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f023 0201 	bic.w	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f023 0303 	bic.w	r3, r3, #3
 8003966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f023 0302 	bic.w	r3, r3, #2
 8003978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	4313      	orrs	r3, r2
 8003982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a1c      	ldr	r2, [pc, #112]	@ (80039f8 <TIM_OC1_SetConfig+0xc8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d10c      	bne.n	80039a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f023 0308 	bic.w	r3, r3, #8
 8003992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f023 0304 	bic.w	r3, r3, #4
 80039a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a13      	ldr	r2, [pc, #76]	@ (80039f8 <TIM_OC1_SetConfig+0xc8>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d111      	bne.n	80039d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	621a      	str	r2, [r3, #32]
}
 80039ec:	bf00      	nop
 80039ee:	371c      	adds	r7, #28
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	40010000 	.word	0x40010000

080039fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b087      	sub	sp, #28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	f023 0210 	bic.w	r2, r3, #16
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	021b      	lsls	r3, r3, #8
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f023 0320 	bic.w	r3, r3, #32
 8003a46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad0 <TIM_OC2_SetConfig+0xd4>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d10d      	bne.n	8003a78 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a15      	ldr	r2, [pc, #84]	@ (8003ad0 <TIM_OC2_SetConfig+0xd4>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d113      	bne.n	8003aa8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	621a      	str	r2, [r3, #32]
}
 8003ac2:	bf00      	nop
 8003ac4:	371c      	adds	r7, #28
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	40010000 	.word	0x40010000

08003ad4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f023 0303 	bic.w	r3, r3, #3
 8003b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba4 <TIM_OC3_SetConfig+0xd0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10d      	bne.n	8003b4e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a14      	ldr	r2, [pc, #80]	@ (8003ba4 <TIM_OC3_SetConfig+0xd0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d113      	bne.n	8003b7e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	621a      	str	r2, [r3, #32]
}
 8003b98:	bf00      	nop
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	40010000 	.word	0x40010000

08003ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b087      	sub	sp, #28
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	031b      	lsls	r3, r3, #12
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a10      	ldr	r2, [pc, #64]	@ (8003c44 <TIM_OC4_SetConfig+0x9c>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d109      	bne.n	8003c1c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	019b      	lsls	r3, r3, #6
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	621a      	str	r2, [r3, #32]
}
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40010000 	.word	0x40010000

08003c48 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c64:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f023 0307 	bic.w	r3, r3, #7
 8003c76:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b70      	cmp	r3, #112	@ 0x70
 8003c90:	d01a      	beq.n	8003cc8 <TIM_SlaveTimer_SetConfig+0x80>
 8003c92:	2b70      	cmp	r3, #112	@ 0x70
 8003c94:	d860      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003c96:	2b60      	cmp	r3, #96	@ 0x60
 8003c98:	d054      	beq.n	8003d44 <TIM_SlaveTimer_SetConfig+0xfc>
 8003c9a:	2b60      	cmp	r3, #96	@ 0x60
 8003c9c:	d85c      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003c9e:	2b50      	cmp	r3, #80	@ 0x50
 8003ca0:	d046      	beq.n	8003d30 <TIM_SlaveTimer_SetConfig+0xe8>
 8003ca2:	2b50      	cmp	r3, #80	@ 0x50
 8003ca4:	d858      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	d019      	beq.n	8003cde <TIM_SlaveTimer_SetConfig+0x96>
 8003caa:	2b40      	cmp	r3, #64	@ 0x40
 8003cac:	d854      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003cae:	2b30      	cmp	r3, #48	@ 0x30
 8003cb0:	d055      	beq.n	8003d5e <TIM_SlaveTimer_SetConfig+0x116>
 8003cb2:	2b30      	cmp	r3, #48	@ 0x30
 8003cb4:	d850      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003cb6:	2b20      	cmp	r3, #32
 8003cb8:	d051      	beq.n	8003d5e <TIM_SlaveTimer_SetConfig+0x116>
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d84c      	bhi.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d04d      	beq.n	8003d5e <TIM_SlaveTimer_SetConfig+0x116>
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d04b      	beq.n	8003d5e <TIM_SlaveTimer_SetConfig+0x116>
 8003cc6:	e047      	b.n	8003d58 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8003cd8:	f000 f8c1 	bl	8003e5e <TIM_ETR_SetConfig>
      break;
 8003cdc:	e040      	b.n	8003d60 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d101      	bne.n	8003cea <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e03b      	b.n	8003d62 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6a1a      	ldr	r2, [r3, #32]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0201 	bic.w	r2, r2, #1
 8003d00:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d10:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	621a      	str	r2, [r3, #32]
      break;
 8003d2e:	e017      	b.n	8003d60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	f000 f814 	bl	8003d6a <TIM_TI1_ConfigInputStage>
      break;
 8003d42:	e00d      	b.n	8003d60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d50:	461a      	mov	r2, r3
 8003d52:	f000 f839 	bl	8003dc8 <TIM_TI2_ConfigInputStage>
      break;
 8003d56:	e003      	b.n	8003d60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d5c:	e000      	b.n	8003d60 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003d5e:	bf00      	nop
  }

  return status;
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b087      	sub	sp, #28
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	f023 0201 	bic.w	r2, r3, #1
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f023 030a 	bic.w	r3, r3, #10
 8003da6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	621a      	str	r2, [r3, #32]
}
 8003dbc:	bf00      	nop
 8003dbe:	371c      	adds	r7, #28
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	f023 0210 	bic.w	r2, r3, #16
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	031b      	lsls	r3, r3, #12
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e04:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	011b      	lsls	r3, r3, #4
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	621a      	str	r2, [r3, #32]
}
 8003e1c:	bf00      	nop
 8003e1e:	371c      	adds	r7, #28
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	f043 0307 	orr.w	r3, r3, #7
 8003e4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	609a      	str	r2, [r3, #8]
}
 8003e52:	bf00      	nop
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b087      	sub	sp, #28
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
 8003e6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	021a      	lsls	r2, r3, #8
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	431a      	orrs	r2, r3
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	609a      	str	r2, [r3, #8]
}
 8003e92:	bf00      	nop
 8003e94:	371c      	adds	r7, #28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b087      	sub	sp, #28
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	f003 031f 	and.w	r3, r3, #31
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a1a      	ldr	r2, [r3, #32]
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	401a      	ands	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6a1a      	ldr	r2, [r3, #32]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	6879      	ldr	r1, [r7, #4]
 8003ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	621a      	str	r2, [r3, #32]
}
 8003edc:	bf00      	nop
 8003ede:	371c      	adds	r7, #28
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d101      	bne.n	8003f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003efc:	2302      	movs	r3, #2
 8003efe:	e050      	b.n	8003fa2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d018      	beq.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f4c:	d013      	beq.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a18      	ldr	r2, [pc, #96]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00e      	beq.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a16      	ldr	r2, [pc, #88]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d009      	beq.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a15      	ldr	r2, [pc, #84]	@ (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d004      	beq.n	8003f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a13      	ldr	r2, [pc, #76]	@ (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d10c      	bne.n	8003f90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40010000 	.word	0x40010000
 8003fb4:	40000400 	.word	0x40000400
 8003fb8:	40000800 	.word	0x40000800
 8003fbc:	40000c00 	.word	0x40000c00
 8003fc0:	40014000 	.word	0x40014000

08003fc4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	f107 001c 	add.w	r0, r7, #28
 8003fd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003fd6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d123      	bne.n	8004026 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003ff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004006:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800400a:	2b01      	cmp	r3, #1
 800400c:	d105      	bne.n	800401a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f001 fae2 	bl	80055e4 <USB_CoreReset>
 8004020:	4603      	mov	r3, r0
 8004022:	73fb      	strb	r3, [r7, #15]
 8004024:	e01b      	b.n	800405e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f001 fad6 	bl	80055e4 <USB_CoreReset>
 8004038:	4603      	mov	r3, r0
 800403a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800403c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004040:	2b00      	cmp	r3, #0
 8004042:	d106      	bne.n	8004052 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004048:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004050:	e005      	b.n	800405e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004056:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800405e:	7fbb      	ldrb	r3, [r7, #30]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d10b      	bne.n	800407c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f043 0206 	orr.w	r2, r3, #6
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f043 0220 	orr.w	r2, r3, #32
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800407c:	7bfb      	ldrb	r3, [r7, #15]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004088:	b004      	add	sp, #16
 800408a:	4770      	bx	lr

0800408c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	4613      	mov	r3, r2
 8004098:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800409a:	79fb      	ldrb	r3, [r7, #7]
 800409c:	2b02      	cmp	r3, #2
 800409e:	d165      	bne.n	800416c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4a41      	ldr	r2, [pc, #260]	@ (80041a8 <USB_SetTurnaroundTime+0x11c>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d906      	bls.n	80040b6 <USB_SetTurnaroundTime+0x2a>
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	4a40      	ldr	r2, [pc, #256]	@ (80041ac <USB_SetTurnaroundTime+0x120>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d202      	bcs.n	80040b6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80040b0:	230f      	movs	r3, #15
 80040b2:	617b      	str	r3, [r7, #20]
 80040b4:	e062      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	4a3c      	ldr	r2, [pc, #240]	@ (80041ac <USB_SetTurnaroundTime+0x120>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d306      	bcc.n	80040cc <USB_SetTurnaroundTime+0x40>
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	4a3b      	ldr	r2, [pc, #236]	@ (80041b0 <USB_SetTurnaroundTime+0x124>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d202      	bcs.n	80040cc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80040c6:	230e      	movs	r3, #14
 80040c8:	617b      	str	r3, [r7, #20]
 80040ca:	e057      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	4a38      	ldr	r2, [pc, #224]	@ (80041b0 <USB_SetTurnaroundTime+0x124>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d306      	bcc.n	80040e2 <USB_SetTurnaroundTime+0x56>
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4a37      	ldr	r2, [pc, #220]	@ (80041b4 <USB_SetTurnaroundTime+0x128>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d202      	bcs.n	80040e2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80040dc:	230d      	movs	r3, #13
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	e04c      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	4a33      	ldr	r2, [pc, #204]	@ (80041b4 <USB_SetTurnaroundTime+0x128>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d306      	bcc.n	80040f8 <USB_SetTurnaroundTime+0x6c>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	4a32      	ldr	r2, [pc, #200]	@ (80041b8 <USB_SetTurnaroundTime+0x12c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d802      	bhi.n	80040f8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80040f2:	230c      	movs	r3, #12
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	e041      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4a2f      	ldr	r2, [pc, #188]	@ (80041b8 <USB_SetTurnaroundTime+0x12c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d906      	bls.n	800410e <USB_SetTurnaroundTime+0x82>
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4a2e      	ldr	r2, [pc, #184]	@ (80041bc <USB_SetTurnaroundTime+0x130>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d802      	bhi.n	800410e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004108:	230b      	movs	r3, #11
 800410a:	617b      	str	r3, [r7, #20]
 800410c:	e036      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	4a2a      	ldr	r2, [pc, #168]	@ (80041bc <USB_SetTurnaroundTime+0x130>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d906      	bls.n	8004124 <USB_SetTurnaroundTime+0x98>
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	4a29      	ldr	r2, [pc, #164]	@ (80041c0 <USB_SetTurnaroundTime+0x134>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d802      	bhi.n	8004124 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800411e:	230a      	movs	r3, #10
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	e02b      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	4a26      	ldr	r2, [pc, #152]	@ (80041c0 <USB_SetTurnaroundTime+0x134>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d906      	bls.n	800413a <USB_SetTurnaroundTime+0xae>
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4a25      	ldr	r2, [pc, #148]	@ (80041c4 <USB_SetTurnaroundTime+0x138>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d202      	bcs.n	800413a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004134:	2309      	movs	r3, #9
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	e020      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	4a21      	ldr	r2, [pc, #132]	@ (80041c4 <USB_SetTurnaroundTime+0x138>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d306      	bcc.n	8004150 <USB_SetTurnaroundTime+0xc4>
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	4a20      	ldr	r2, [pc, #128]	@ (80041c8 <USB_SetTurnaroundTime+0x13c>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d802      	bhi.n	8004150 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800414a:	2308      	movs	r3, #8
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	e015      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <USB_SetTurnaroundTime+0x13c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d906      	bls.n	8004166 <USB_SetTurnaroundTime+0xda>
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <USB_SetTurnaroundTime+0x140>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d202      	bcs.n	8004166 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004160:	2307      	movs	r3, #7
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	e00a      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004166:	2306      	movs	r3, #6
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	e007      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004172:	2309      	movs	r3, #9
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	e001      	b.n	800417c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004178:	2309      	movs	r3, #9
 800417a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	029b      	lsls	r3, r3, #10
 8004190:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004194:	431a      	orrs	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	371c      	adds	r7, #28
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	00d8acbf 	.word	0x00d8acbf
 80041ac:	00e4e1c0 	.word	0x00e4e1c0
 80041b0:	00f42400 	.word	0x00f42400
 80041b4:	01067380 	.word	0x01067380
 80041b8:	011a499f 	.word	0x011a499f
 80041bc:	01312cff 	.word	0x01312cff
 80041c0:	014ca43f 	.word	0x014ca43f
 80041c4:	016e3600 	.word	0x016e3600
 80041c8:	01a6ab1f 	.word	0x01a6ab1f
 80041cc:	01e84800 	.word	0x01e84800

080041d0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f043 0201 	orr.w	r2, r3, #1
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b083      	sub	sp, #12
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f023 0201 	bic.w	r2, r3, #1
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004230:	78fb      	ldrb	r3, [r7, #3]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d115      	bne.n	8004262 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004242:	200a      	movs	r0, #10
 8004244:	f7fc fdfe 	bl	8000e44 <HAL_Delay>
      ms += 10U;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	330a      	adds	r3, #10
 800424c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f001 f939 	bl	80054c6 <USB_GetMode>
 8004254:	4603      	mov	r3, r0
 8004256:	2b01      	cmp	r3, #1
 8004258:	d01e      	beq.n	8004298 <USB_SetCurrentMode+0x84>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2bc7      	cmp	r3, #199	@ 0xc7
 800425e:	d9f0      	bls.n	8004242 <USB_SetCurrentMode+0x2e>
 8004260:	e01a      	b.n	8004298 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d115      	bne.n	8004294 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004274:	200a      	movs	r0, #10
 8004276:	f7fc fde5 	bl	8000e44 <HAL_Delay>
      ms += 10U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	330a      	adds	r3, #10
 800427e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f001 f920 	bl	80054c6 <USB_GetMode>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <USB_SetCurrentMode+0x84>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004290:	d9f0      	bls.n	8004274 <USB_SetCurrentMode+0x60>
 8004292:	e001      	b.n	8004298 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e005      	b.n	80042a4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2bc8      	cmp	r3, #200	@ 0xc8
 800429c:	d101      	bne.n	80042a2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042ac:	b084      	sub	sp, #16
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b086      	sub	sp, #24
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80042ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80042c6:	2300      	movs	r3, #0
 80042c8:	613b      	str	r3, [r7, #16]
 80042ca:	e009      	b.n	80042e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	3340      	adds	r3, #64	@ 0x40
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4413      	add	r3, r2
 80042d6:	2200      	movs	r2, #0
 80042d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	3301      	adds	r3, #1
 80042de:	613b      	str	r3, [r7, #16]
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	2b0e      	cmp	r3, #14
 80042e4:	d9f2      	bls.n	80042cc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80042e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d11c      	bne.n	8004328 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042fc:	f043 0302 	orr.w	r3, r3, #2
 8004300:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004306:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004312:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	639a      	str	r2, [r3, #56]	@ 0x38
 8004326:	e00b      	b.n	8004340 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004338:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004346:	461a      	mov	r2, r3
 8004348:	2300      	movs	r3, #0
 800434a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800434c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004350:	2b01      	cmp	r3, #1
 8004352:	d10d      	bne.n	8004370 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004354:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800435c:	2100      	movs	r1, #0
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f968 	bl	8004634 <USB_SetDevSpeed>
 8004364:	e008      	b.n	8004378 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004366:	2101      	movs	r1, #1
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f963 	bl	8004634 <USB_SetDevSpeed>
 800436e:	e003      	b.n	8004378 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004370:	2103      	movs	r1, #3
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f95e 	bl	8004634 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004378:	2110      	movs	r1, #16
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f8fa 	bl	8004574 <USB_FlushTxFifo>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f924 	bl	80045d8 <USB_FlushRxFifo>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043a0:	461a      	mov	r2, r3
 80043a2:	2300      	movs	r3, #0
 80043a4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043ac:	461a      	mov	r2, r3
 80043ae:	2300      	movs	r3, #0
 80043b0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043b8:	461a      	mov	r2, r3
 80043ba:	2300      	movs	r3, #0
 80043bc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043be:	2300      	movs	r3, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	e043      	b.n	800444c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	015a      	lsls	r2, r3, #5
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4413      	add	r3, r2
 80043cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043da:	d118      	bne.n	800440e <USB_DevInit+0x162>
    {
      if (i == 0U)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10a      	bne.n	80043f8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	015a      	lsls	r2, r3, #5
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4413      	add	r3, r2
 80043ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043ee:	461a      	mov	r2, r3
 80043f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	e013      	b.n	8004420 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	015a      	lsls	r2, r3, #5
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4413      	add	r3, r2
 8004400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004404:	461a      	mov	r2, r3
 8004406:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	e008      	b.n	8004420 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	015a      	lsls	r2, r3, #5
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	4413      	add	r3, r2
 8004416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800441a:	461a      	mov	r2, r3
 800441c:	2300      	movs	r3, #0
 800441e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800442c:	461a      	mov	r2, r3
 800442e:	2300      	movs	r3, #0
 8004430:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800443e:	461a      	mov	r2, r3
 8004440:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004444:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	3301      	adds	r3, #1
 800444a:	613b      	str	r3, [r7, #16]
 800444c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004450:	461a      	mov	r2, r3
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	4293      	cmp	r3, r2
 8004456:	d3b5      	bcc.n	80043c4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004458:	2300      	movs	r3, #0
 800445a:	613b      	str	r3, [r7, #16]
 800445c:	e043      	b.n	80044e6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	015a      	lsls	r2, r3, #5
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4413      	add	r3, r2
 8004466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004470:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004474:	d118      	bne.n	80044a8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4413      	add	r3, r2
 8004484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004488:	461a      	mov	r2, r3
 800448a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	e013      	b.n	80044ba <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	015a      	lsls	r2, r3, #5
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4413      	add	r3, r2
 800449a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800449e:	461a      	mov	r2, r3
 80044a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80044a4:	6013      	str	r3, [r2, #0]
 80044a6:	e008      	b.n	80044ba <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	015a      	lsls	r2, r3, #5
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4413      	add	r3, r2
 80044b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b4:	461a      	mov	r2, r3
 80044b6:	2300      	movs	r3, #0
 80044b8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	015a      	lsls	r2, r3, #5
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044c6:	461a      	mov	r2, r3
 80044c8:	2300      	movs	r3, #0
 80044ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	015a      	lsls	r2, r3, #5
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044d8:	461a      	mov	r2, r3
 80044da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80044de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	3301      	adds	r3, #1
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044ea:	461a      	mov	r2, r3
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d3b5      	bcc.n	800445e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004504:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004512:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004514:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004518:	2b00      	cmp	r3, #0
 800451a:	d105      	bne.n	8004528 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	f043 0210 	orr.w	r2, r3, #16
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699a      	ldr	r2, [r3, #24]
 800452c:	4b10      	ldr	r3, [pc, #64]	@ (8004570 <USB_DevInit+0x2c4>)
 800452e:	4313      	orrs	r3, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004534:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	f043 0208 	orr.w	r2, r3, #8
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004548:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800454c:	2b01      	cmp	r3, #1
 800454e:	d107      	bne.n	8004560 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004558:	f043 0304 	orr.w	r3, r3, #4
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004560:	7dfb      	ldrb	r3, [r7, #23]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800456c:	b004      	add	sp, #16
 800456e:	4770      	bx	lr
 8004570:	803c3800 	.word	0x803c3800

08004574 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	3301      	adds	r3, #1
 8004586:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800458e:	d901      	bls.n	8004594 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e01b      	b.n	80045cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	daf2      	bge.n	8004582 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	019b      	lsls	r3, r3, #6
 80045a4:	f043 0220 	orr.w	r2, r3, #32
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	3301      	adds	r3, #1
 80045b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80045b8:	d901      	bls.n	80045be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e006      	b.n	80045cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	d0f0      	beq.n	80045ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	3301      	adds	r3, #1
 80045e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80045f0:	d901      	bls.n	80045f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e018      	b.n	8004628 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	daf2      	bge.n	80045e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2210      	movs	r2, #16
 8004606:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3301      	adds	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004614:	d901      	bls.n	800461a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e006      	b.n	8004628 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	2b10      	cmp	r3, #16
 8004624:	d0f0      	beq.n	8004608 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	78fb      	ldrb	r3, [r7, #3]
 800464e:	68f9      	ldr	r1, [r7, #12]
 8004650:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004654:	4313      	orrs	r3, r2
 8004656:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004666:	b480      	push	{r7}
 8004668:	b087      	sub	sp, #28
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0306 	and.w	r3, r3, #6
 800467e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d102      	bne.n	800468c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004686:	2300      	movs	r3, #0
 8004688:	75fb      	strb	r3, [r7, #23]
 800468a:	e00a      	b.n	80046a2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d002      	beq.n	8004698 <USB_GetDevSpeed+0x32>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2b06      	cmp	r3, #6
 8004696:	d102      	bne.n	800469e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004698:	2302      	movs	r3, #2
 800469a:	75fb      	strb	r3, [r7, #23]
 800469c:	e001      	b.n	80046a2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800469e:	230f      	movs	r3, #15
 80046a0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80046a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	371c      	adds	r7, #28
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	785b      	ldrb	r3, [r3, #1]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d13a      	bne.n	8004742 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d2:	69da      	ldr	r2, [r3, #28]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	f003 030f 	and.w	r3, r3, #15
 80046dc:	2101      	movs	r1, #1
 80046de:	fa01 f303 	lsl.w	r3, r1, r3
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	68f9      	ldr	r1, [r7, #12]
 80046e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046ea:	4313      	orrs	r3, r2
 80046ec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	015a      	lsls	r2, r3, #5
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4413      	add	r3, r2
 80046f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d155      	bne.n	80047b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	4413      	add	r3, r2
 800470c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	791b      	ldrb	r3, [r3, #4]
 800471e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004720:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	059b      	lsls	r3, r3, #22
 8004726:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004728:	4313      	orrs	r3, r2
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	0151      	lsls	r1, r2, #5
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	440a      	add	r2, r1
 8004732:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800473a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	e036      	b.n	80047b0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004748:	69da      	ldr	r2, [r3, #28]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	2101      	movs	r1, #1
 8004754:	fa01 f303 	lsl.w	r3, r1, r3
 8004758:	041b      	lsls	r3, r3, #16
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004760:	4313      	orrs	r3, r2
 8004762:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	015a      	lsls	r2, r3, #5
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	4413      	add	r3, r2
 800476c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d11a      	bne.n	80047b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	791b      	ldrb	r3, [r3, #4]
 8004794:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004796:	430b      	orrs	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	0151      	lsls	r1, r2, #5
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	440a      	add	r2, r1
 80047a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047ae:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3714      	adds	r7, #20
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
	...

080047c0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	785b      	ldrb	r3, [r3, #1]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d161      	bne.n	80048a0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047f2:	d11f      	bne.n	8004834 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	015a      	lsls	r2, r3, #5
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	0151      	lsls	r1, r2, #5
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	440a      	add	r2, r1
 800480a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800480e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004812:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	015a      	lsls	r2, r3, #5
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	0151      	lsls	r1, r2, #5
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	440a      	add	r2, r1
 800482a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800482e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004832:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800483a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	f003 030f 	and.w	r3, r3, #15
 8004844:	2101      	movs	r1, #1
 8004846:	fa01 f303 	lsl.w	r3, r1, r3
 800484a:	b29b      	uxth	r3, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	68f9      	ldr	r1, [r7, #12]
 8004850:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004854:	4013      	ands	r3, r2
 8004856:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800485e:	69da      	ldr	r2, [r3, #28]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	f003 030f 	and.w	r3, r3, #15
 8004868:	2101      	movs	r1, #1
 800486a:	fa01 f303 	lsl.w	r3, r1, r3
 800486e:	b29b      	uxth	r3, r3
 8004870:	43db      	mvns	r3, r3
 8004872:	68f9      	ldr	r1, [r7, #12]
 8004874:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004878:	4013      	ands	r3, r2
 800487a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	0159      	lsls	r1, r3, #5
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	440b      	add	r3, r1
 8004892:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004896:	4619      	mov	r1, r3
 8004898:	4b35      	ldr	r3, [pc, #212]	@ (8004970 <USB_DeactivateEndpoint+0x1b0>)
 800489a:	4013      	ands	r3, r2
 800489c:	600b      	str	r3, [r1, #0]
 800489e:	e060      	b.n	8004962 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048b6:	d11f      	bne.n	80048f8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	0151      	lsls	r1, r2, #5
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	440a      	add	r2, r1
 80048ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80048d6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	015a      	lsls	r2, r3, #5
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4413      	add	r3, r2
 80048e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	0151      	lsls	r1, r2, #5
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	440a      	add	r2, r1
 80048ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80048f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	2101      	movs	r1, #1
 800490a:	fa01 f303 	lsl.w	r3, r1, r3
 800490e:	041b      	lsls	r3, r3, #16
 8004910:	43db      	mvns	r3, r3
 8004912:	68f9      	ldr	r1, [r7, #12]
 8004914:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004918:	4013      	ands	r3, r2
 800491a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004922:	69da      	ldr	r2, [r3, #28]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	f003 030f 	and.w	r3, r3, #15
 800492c:	2101      	movs	r1, #1
 800492e:	fa01 f303 	lsl.w	r3, r1, r3
 8004932:	041b      	lsls	r3, r3, #16
 8004934:	43db      	mvns	r3, r3
 8004936:	68f9      	ldr	r1, [r7, #12]
 8004938:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800493c:	4013      	ands	r3, r2
 800493e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4413      	add	r3, r2
 8004948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	0159      	lsls	r1, r3, #5
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	440b      	add	r3, r1
 8004956:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800495a:	4619      	mov	r1, r3
 800495c:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <USB_DeactivateEndpoint+0x1b4>)
 800495e:	4013      	ands	r3, r2
 8004960:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr
 8004970:	ec337800 	.word	0xec337800
 8004974:	eff37800 	.word	0xeff37800

08004978 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	@ 0x28
 800497c:	af02      	add	r7, sp, #8
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	4613      	mov	r3, r2
 8004984:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	785b      	ldrb	r3, [r3, #1]
 8004994:	2b01      	cmp	r3, #1
 8004996:	f040 817a 	bne.w	8004c8e <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d132      	bne.n	8004a08 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	015a      	lsls	r2, r3, #5
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	4413      	add	r3, r2
 80049aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	0151      	lsls	r1, r2, #5
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	440a      	add	r2, r1
 80049b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049bc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80049c0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80049c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	015a      	lsls	r2, r3, #5
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	4413      	add	r3, r2
 80049ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	0151      	lsls	r1, r2, #5
 80049d8:	69fa      	ldr	r2, [r7, #28]
 80049da:	440a      	add	r2, r1
 80049dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80049e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	015a      	lsls	r2, r3, #5
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	0151      	lsls	r1, r2, #5
 80049f8:	69fa      	ldr	r2, [r7, #28]
 80049fa:	440a      	add	r2, r1
 80049fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a00:	0cdb      	lsrs	r3, r3, #19
 8004a02:	04db      	lsls	r3, r3, #19
 8004a04:	6113      	str	r3, [r2, #16]
 8004a06:	e092      	b.n	8004b2e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	69ba      	ldr	r2, [r7, #24]
 8004a18:	0151      	lsls	r1, r2, #5
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	440a      	add	r2, r1
 8004a1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a22:	0cdb      	lsrs	r3, r3, #19
 8004a24:	04db      	lsls	r3, r3, #19
 8004a26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	0151      	lsls	r1, r2, #5
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	440a      	add	r2, r1
 8004a3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a42:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004a46:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004a4a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d11a      	bne.n	8004a88 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	691a      	ldr	r2, [r3, #16]
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d903      	bls.n	8004a66 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	689a      	ldr	r2, [r3, #8]
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	0151      	lsls	r1, r2, #5
 8004a78:	69fa      	ldr	r2, [r7, #28]
 8004a7a:	440a      	add	r2, r1
 8004a7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a80:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a84:	6113      	str	r3, [r2, #16]
 8004a86:	e01b      	b.n	8004ac0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	015a      	lsls	r2, r3, #5
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	4413      	add	r3, r2
 8004a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a94:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	6919      	ldr	r1, [r3, #16]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	440b      	add	r3, r1
 8004aa0:	1e59      	subs	r1, r3, #1
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004aaa:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004aac:	4ba2      	ldr	r3, [pc, #648]	@ (8004d38 <USB_EPStartXfer+0x3c0>)
 8004aae:	400b      	ands	r3, r1
 8004ab0:	69b9      	ldr	r1, [r7, #24]
 8004ab2:	0148      	lsls	r0, r1, #5
 8004ab4:	69f9      	ldr	r1, [r7, #28]
 8004ab6:	4401      	add	r1, r0
 8004ab8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004abc:	4313      	orrs	r3, r2
 8004abe:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004acc:	691a      	ldr	r2, [r3, #16]
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ad6:	69b9      	ldr	r1, [r7, #24]
 8004ad8:	0148      	lsls	r0, r1, #5
 8004ada:	69f9      	ldr	r1, [r7, #28]
 8004adc:	4401      	add	r1, r0
 8004ade:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	791b      	ldrb	r3, [r3, #4]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d11f      	bne.n	8004b2e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	015a      	lsls	r2, r3, #5
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	0151      	lsls	r1, r2, #5
 8004b00:	69fa      	ldr	r2, [r7, #28]
 8004b02:	440a      	add	r2, r1
 8004b04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b08:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004b0c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	015a      	lsls	r2, r3, #5
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	4413      	add	r3, r2
 8004b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	0151      	lsls	r1, r2, #5
 8004b20:	69fa      	ldr	r2, [r7, #28]
 8004b22:	440a      	add	r2, r1
 8004b24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b2c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d14b      	bne.n	8004bcc <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d009      	beq.n	8004b50 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b48:	461a      	mov	r2, r3
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	791b      	ldrb	r3, [r3, #4]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d128      	bne.n	8004baa <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d110      	bne.n	8004b8a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	015a      	lsls	r2, r3, #5
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	4413      	add	r3, r2
 8004b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	0151      	lsls	r1, r2, #5
 8004b7a:	69fa      	ldr	r2, [r7, #28]
 8004b7c:	440a      	add	r2, r1
 8004b7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b82:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	e00f      	b.n	8004baa <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	0151      	lsls	r1, r2, #5
 8004b9c:	69fa      	ldr	r2, [r7, #28]
 8004b9e:	440a      	add	r2, r1
 8004ba0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	0151      	lsls	r1, r2, #5
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	440a      	add	r2, r1
 8004bc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bc4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	e165      	b.n	8004e98 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	0151      	lsls	r1, r2, #5
 8004bde:	69fa      	ldr	r2, [r7, #28]
 8004be0:	440a      	add	r2, r1
 8004be2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004be6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004bea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	791b      	ldrb	r3, [r3, #4]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d015      	beq.n	8004c20 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 814d 	beq.w	8004e98 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	2101      	movs	r1, #1
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	69f9      	ldr	r1, [r7, #28]
 8004c16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	634b      	str	r3, [r1, #52]	@ 0x34
 8004c1e:	e13b      	b.n	8004e98 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d110      	bne.n	8004c52 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	015a      	lsls	r2, r3, #5
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	4413      	add	r3, r2
 8004c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	0151      	lsls	r1, r2, #5
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	440a      	add	r2, r1
 8004c46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004c4e:	6013      	str	r3, [r2, #0]
 8004c50:	e00f      	b.n	8004c72 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	015a      	lsls	r2, r3, #5
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	4413      	add	r3, r2
 8004c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	0151      	lsls	r1, r2, #5
 8004c64:	69fa      	ldr	r2, [r7, #28]
 8004c66:	440a      	add	r2, r1
 8004c68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c70:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	68d9      	ldr	r1, [r3, #12]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	781a      	ldrb	r2, [r3, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	b298      	uxth	r0, r3
 8004c80:	79fb      	ldrb	r3, [r7, #7]
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	4603      	mov	r3, r0
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 f9b8 	bl	8004ffc <USB_WritePacket>
 8004c8c:	e104      	b.n	8004e98 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	015a      	lsls	r2, r3, #5
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	0151      	lsls	r1, r2, #5
 8004ca0:	69fa      	ldr	r2, [r7, #28]
 8004ca2:	440a      	add	r2, r1
 8004ca4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca8:	0cdb      	lsrs	r3, r3, #19
 8004caa:	04db      	lsls	r3, r3, #19
 8004cac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	0151      	lsls	r1, r2, #5
 8004cc0:	69fa      	ldr	r2, [r7, #28]
 8004cc2:	440a      	add	r2, r1
 8004cc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cc8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ccc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004cd0:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d131      	bne.n	8004d3c <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	689a      	ldr	r2, [r3, #8]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cfc:	691a      	ldr	r2, [r3, #16]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d06:	69b9      	ldr	r1, [r7, #24]
 8004d08:	0148      	lsls	r0, r1, #5
 8004d0a:	69f9      	ldr	r1, [r7, #28]
 8004d0c:	4401      	add	r1, r0
 8004d0e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004d12:	4313      	orrs	r3, r2
 8004d14:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	015a      	lsls	r2, r3, #5
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	0151      	lsls	r1, r2, #5
 8004d28:	69fa      	ldr	r2, [r7, #28]
 8004d2a:	440a      	add	r2, r1
 8004d2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d30:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d34:	6113      	str	r3, [r2, #16]
 8004d36:	e061      	b.n	8004dfc <USB_EPStartXfer+0x484>
 8004d38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d123      	bne.n	8004d8c <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d5a:	69b9      	ldr	r1, [r7, #24]
 8004d5c:	0148      	lsls	r0, r1, #5
 8004d5e:	69f9      	ldr	r1, [r7, #28]
 8004d60:	4401      	add	r1, r0
 8004d62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004d66:	4313      	orrs	r3, r2
 8004d68:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	0151      	lsls	r1, r2, #5
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	440a      	add	r2, r1
 8004d80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d88:	6113      	str	r3, [r2, #16]
 8004d8a:	e037      	b.n	8004dfc <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	4413      	add	r3, r2
 8004d96:	1e5a      	subs	r2, r3, #1
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	8afa      	ldrh	r2, [r7, #22]
 8004da8:	fb03 f202 	mul.w	r2, r3, r2
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	015a      	lsls	r2, r3, #5
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	4413      	add	r3, r2
 8004db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dbc:	691a      	ldr	r2, [r3, #16]
 8004dbe:	8afb      	ldrh	r3, [r7, #22]
 8004dc0:	04d9      	lsls	r1, r3, #19
 8004dc2:	4b38      	ldr	r3, [pc, #224]	@ (8004ea4 <USB_EPStartXfer+0x52c>)
 8004dc4:	400b      	ands	r3, r1
 8004dc6:	69b9      	ldr	r1, [r7, #24]
 8004dc8:	0148      	lsls	r0, r1, #5
 8004dca:	69f9      	ldr	r1, [r7, #28]
 8004dcc:	4401      	add	r1, r0
 8004dce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dec:	69b9      	ldr	r1, [r7, #24]
 8004dee:	0148      	lsls	r0, r1, #5
 8004df0:	69f9      	ldr	r1, [r7, #28]
 8004df2:	4401      	add	r1, r0
 8004df4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004dfc:	79fb      	ldrb	r3, [r7, #7]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d10d      	bne.n	8004e1e <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	68d9      	ldr	r1, [r3, #12]
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e1a:	460a      	mov	r2, r1
 8004e1c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	791b      	ldrb	r3, [r3, #4]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d128      	bne.n	8004e78 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d110      	bne.n	8004e58 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	0151      	lsls	r1, r2, #5
 8004e48:	69fa      	ldr	r2, [r7, #28]
 8004e4a:	440a      	add	r2, r1
 8004e4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	e00f      	b.n	8004e78 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	0151      	lsls	r1, r2, #5
 8004e6a:	69fa      	ldr	r2, [r7, #28]
 8004e6c:	440a      	add	r2, r1
 8004e6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e76:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	0151      	lsls	r1, r2, #5
 8004e8a:	69fa      	ldr	r2, [r7, #28]
 8004e8c:	440a      	add	r2, r1
 8004e8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e92:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004e96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	1ff80000 	.word	0x1ff80000

08004ea8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	785b      	ldrb	r3, [r3, #1]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d14a      	bne.n	8004f5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004eda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ede:	f040 8086 	bne.w	8004fee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	7812      	ldrb	r2, [r2, #0]
 8004ef6:	0151      	lsls	r1, r2, #5
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	440a      	add	r2, r1
 8004efc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	7812      	ldrb	r2, [r2, #0]
 8004f1a:	0151      	lsls	r1, r2, #5
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	440a      	add	r2, r1
 8004f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d902      	bls.n	8004f40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	75fb      	strb	r3, [r7, #23]
          break;
 8004f3e:	e056      	b.n	8004fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f58:	d0e7      	beq.n	8004f2a <USB_EPStopXfer+0x82>
 8004f5a:	e048      	b.n	8004fee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f74:	d13b      	bne.n	8004fee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	015a      	lsls	r2, r3, #5
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	7812      	ldrb	r2, [r2, #0]
 8004f8a:	0151      	lsls	r1, r2, #5
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	440a      	add	r2, r1
 8004f90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	015a      	lsls	r2, r3, #5
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	7812      	ldrb	r2, [r2, #0]
 8004fae:	0151      	lsls	r1, r2, #5
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	440a      	add	r2, r1
 8004fb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d902      	bls.n	8004fd4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	75fb      	strb	r3, [r7, #23]
          break;
 8004fd2:	e00c      	b.n	8004fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fec:	d0e7      	beq.n	8004fbe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	371c      	adds	r7, #28
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b089      	sub	sp, #36	@ 0x24
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	4611      	mov	r1, r2
 8005008:	461a      	mov	r2, r3
 800500a:	460b      	mov	r3, r1
 800500c:	71fb      	strb	r3, [r7, #7]
 800500e:	4613      	mov	r3, r2
 8005010:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800501a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800501e:	2b00      	cmp	r3, #0
 8005020:	d123      	bne.n	800506a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005022:	88bb      	ldrh	r3, [r7, #4]
 8005024:	3303      	adds	r3, #3
 8005026:	089b      	lsrs	r3, r3, #2
 8005028:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800502a:	2300      	movs	r3, #0
 800502c:	61bb      	str	r3, [r7, #24]
 800502e:	e018      	b.n	8005062 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	031a      	lsls	r2, r3, #12
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	4413      	add	r3, r2
 8005038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800503c:	461a      	mov	r2, r3
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	3301      	adds	r3, #1
 8005048:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	3301      	adds	r3, #1
 800504e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	3301      	adds	r3, #1
 8005054:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	3301      	adds	r3, #1
 800505a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	3301      	adds	r3, #1
 8005060:	61bb      	str	r3, [r7, #24]
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	429a      	cmp	r2, r3
 8005068:	d3e2      	bcc.n	8005030 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3724      	adds	r7, #36	@ 0x24
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005078:	b480      	push	{r7}
 800507a:	b08b      	sub	sp, #44	@ 0x2c
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	4613      	mov	r3, r2
 8005084:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800508e:	88fb      	ldrh	r3, [r7, #6]
 8005090:	089b      	lsrs	r3, r3, #2
 8005092:	b29b      	uxth	r3, r3
 8005094:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005096:	88fb      	ldrh	r3, [r7, #6]
 8005098:	f003 0303 	and.w	r3, r3, #3
 800509c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800509e:	2300      	movs	r3, #0
 80050a0:	623b      	str	r3, [r7, #32]
 80050a2:	e014      	b.n	80050ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	3301      	adds	r3, #1
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80050b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b8:	3301      	adds	r3, #1
 80050ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	3301      	adds	r3, #1
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80050c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c4:	3301      	adds	r3, #1
 80050c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80050c8:	6a3b      	ldr	r3, [r7, #32]
 80050ca:	3301      	adds	r3, #1
 80050cc:	623b      	str	r3, [r7, #32]
 80050ce:	6a3a      	ldr	r2, [r7, #32]
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d3e6      	bcc.n	80050a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80050d6:	8bfb      	ldrh	r3, [r7, #30]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01e      	beq.n	800511a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80050dc:	2300      	movs	r3, #0
 80050de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050e6:	461a      	mov	r2, r3
 80050e8:	f107 0310 	add.w	r3, r7, #16
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	00db      	lsls	r3, r3, #3
 80050f8:	fa22 f303 	lsr.w	r3, r2, r3
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	701a      	strb	r2, [r3, #0]
      i++;
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	3301      	adds	r3, #1
 8005106:	623b      	str	r3, [r7, #32]
      pDest++;
 8005108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510a:	3301      	adds	r3, #1
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800510e:	8bfb      	ldrh	r3, [r7, #30]
 8005110:	3b01      	subs	r3, #1
 8005112:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005114:	8bfb      	ldrh	r3, [r7, #30]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1ea      	bne.n	80050f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800511a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800511c:	4618      	mov	r0, r3
 800511e:	372c      	adds	r7, #44	@ 0x2c
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	785b      	ldrb	r3, [r3, #1]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d12c      	bne.n	800519e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	015a      	lsls	r2, r3, #5
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	4413      	add	r3, r2
 800514c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	db12      	blt.n	800517c <USB_EPSetStall+0x54>
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00f      	beq.n	800517c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	015a      	lsls	r2, r3, #5
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4413      	add	r3, r2
 8005164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	0151      	lsls	r1, r2, #5
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	440a      	add	r2, r1
 8005172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005176:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800517a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	4413      	add	r3, r2
 8005184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	0151      	lsls	r1, r2, #5
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	440a      	add	r2, r1
 8005192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005196:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	e02b      	b.n	80051f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	015a      	lsls	r2, r3, #5
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4413      	add	r3, r2
 80051a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	db12      	blt.n	80051d6 <USB_EPSetStall+0xae>
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00f      	beq.n	80051d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	015a      	lsls	r2, r3, #5
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4413      	add	r3, r2
 80051be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	0151      	lsls	r1, r2, #5
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	440a      	add	r2, r1
 80051cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	0151      	lsls	r1, r2, #5
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	440a      	add	r2, r1
 80051ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80051f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	785b      	ldrb	r3, [r3, #1]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d128      	bne.n	8005272 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	015a      	lsls	r2, r3, #5
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4413      	add	r3, r2
 8005228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68ba      	ldr	r2, [r7, #8]
 8005230:	0151      	lsls	r1, r2, #5
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	440a      	add	r2, r1
 8005236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800523a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800523e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	791b      	ldrb	r3, [r3, #4]
 8005244:	2b03      	cmp	r3, #3
 8005246:	d003      	beq.n	8005250 <USB_EPClearStall+0x4c>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	791b      	ldrb	r3, [r3, #4]
 800524c:	2b02      	cmp	r3, #2
 800524e:	d138      	bne.n	80052c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	015a      	lsls	r2, r3, #5
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4413      	add	r3, r2
 8005258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	0151      	lsls	r1, r2, #5
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	440a      	add	r2, r1
 8005266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800526a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800526e:	6013      	str	r3, [r2, #0]
 8005270:	e027      	b.n	80052c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	015a      	lsls	r2, r3, #5
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4413      	add	r3, r2
 800527a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	0151      	lsls	r1, r2, #5
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	440a      	add	r2, r1
 8005288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800528c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005290:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	791b      	ldrb	r3, [r3, #4]
 8005296:	2b03      	cmp	r3, #3
 8005298:	d003      	beq.n	80052a2 <USB_EPClearStall+0x9e>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	791b      	ldrb	r3, [r3, #4]
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d10f      	bne.n	80052c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	015a      	lsls	r2, r3, #5
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	4413      	add	r3, r2
 80052aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	0151      	lsls	r1, r2, #5
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	440a      	add	r2, r1
 80052b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	460b      	mov	r3, r1
 80052da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80052f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	78fb      	ldrb	r3, [r7, #3]
 80052fe:	011b      	lsls	r3, r3, #4
 8005300:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005304:	68f9      	ldr	r1, [r7, #12]
 8005306:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800530a:	4313      	orrs	r3, r2
 800530c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005336:	f023 0303 	bic.w	r3, r3, #3
 800533a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800534a:	f023 0302 	bic.w	r3, r3, #2
 800534e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800535e:	b480      	push	{r7}
 8005360:	b085      	sub	sp, #20
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005378:	f023 0303 	bic.w	r3, r3, #3
 800537c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800538c:	f043 0302 	orr.w	r3, r3, #2
 8005390:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4013      	ands	r3, r2
 80053b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80053b8:	68fb      	ldr	r3, [r7, #12]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b085      	sub	sp, #20
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	4013      	ands	r3, r2
 80053e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	0c1b      	lsrs	r3, r3, #16
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b085      	sub	sp, #20
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	4013      	ands	r3, r2
 800541c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	b29b      	uxth	r3, r3
}
 8005422:	4618      	mov	r0, r3
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr

0800542e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800542e:	b480      	push	{r7}
 8005430:	b085      	sub	sp, #20
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
 8005436:	460b      	mov	r3, r1
 8005438:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800543e:	78fb      	ldrb	r3, [r7, #3]
 8005440:	015a      	lsls	r2, r3, #5
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4413      	add	r3, r2
 8005446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	4013      	ands	r3, r2
 800545a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800545c:	68bb      	ldr	r3, [r7, #8]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr

0800546a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800546a:	b480      	push	{r7}
 800546c:	b087      	sub	sp, #28
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	460b      	mov	r3, r1
 8005474:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800548a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800548e:	78fb      	ldrb	r3, [r7, #3]
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	fa22 f303 	lsr.w	r3, r2, r3
 800549a:	01db      	lsls	r3, r3, #7
 800549c:	b2db      	uxtb	r3, r3
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80054a4:	78fb      	ldrb	r3, [r7, #3]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4013      	ands	r3, r2
 80054b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80054b8:	68bb      	ldr	r3, [r7, #8]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	371c      	adds	r7, #28
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f003 0301 	and.w	r3, r3, #1
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b085      	sub	sp, #20
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054fc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005500:	f023 0307 	bic.w	r3, r3, #7
 8005504:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005518:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3714      	adds	r7, #20
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	460b      	mov	r3, r1
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	333c      	adds	r3, #60	@ 0x3c
 800553e:	3304      	adds	r3, #4
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	4a26      	ldr	r2, [pc, #152]	@ (80055e0 <USB_EP0_OutStart+0xb8>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d90a      	bls.n	8005562 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800555c:	d101      	bne.n	8005562 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	e037      	b.n	80055d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005568:	461a      	mov	r2, r3
 800556a:	2300      	movs	r3, #0
 800556c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800557c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005580:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005590:	f043 0318 	orr.w	r3, r3, #24
 8005594:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055a4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80055a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80055aa:	7afb      	ldrb	r3, [r7, #11]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d10f      	bne.n	80055d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055b6:	461a      	mov	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055ca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80055ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	371c      	adds	r7, #28
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	4f54300a 	.word	0x4f54300a

080055e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	3301      	adds	r3, #1
 80055f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055fc:	d901      	bls.n	8005602 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e01b      	b.n	800563a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	2b00      	cmp	r3, #0
 8005608:	daf2      	bge.n	80055f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800560a:	2300      	movs	r3, #0
 800560c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f043 0201 	orr.w	r2, r3, #1
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3301      	adds	r3, #1
 800561e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005626:	d901      	bls.n	800562c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e006      	b.n	800563a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b01      	cmp	r3, #1
 8005636:	d0f0      	beq.n	800561a <USB_CoreReset+0x36>

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3714      	adds	r7, #20
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
	...

08005648 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	460b      	mov	r3, r1
 8005652:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005654:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005658:	f002 fc88 	bl	8007f6c <USBD_static_malloc>
 800565c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d109      	bne.n	8005678 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	32b0      	adds	r2, #176	@ 0xb0
 800566e:	2100      	movs	r1, #0
 8005670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005674:	2302      	movs	r3, #2
 8005676:	e0d4      	b.n	8005822 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005678:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800567c:	2100      	movs	r1, #0
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f002 fcd8 	bl	8008034 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	32b0      	adds	r2, #176	@ 0xb0
 800568e:	68f9      	ldr	r1, [r7, #12]
 8005690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	32b0      	adds	r2, #176	@ 0xb0
 800569e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	7c1b      	ldrb	r3, [r3, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d138      	bne.n	8005722 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80056b0:	4b5e      	ldr	r3, [pc, #376]	@ (800582c <USBD_CDC_Init+0x1e4>)
 80056b2:	7819      	ldrb	r1, [r3, #0]
 80056b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056b8:	2202      	movs	r2, #2
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f002 fb33 	bl	8007d26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80056c0:	4b5a      	ldr	r3, [pc, #360]	@ (800582c <USBD_CDC_Init+0x1e4>)
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	f003 020f 	and.w	r2, r3, #15
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4413      	add	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	440b      	add	r3, r1
 80056d4:	3324      	adds	r3, #36	@ 0x24
 80056d6:	2201      	movs	r2, #1
 80056d8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80056da:	4b55      	ldr	r3, [pc, #340]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 80056dc:	7819      	ldrb	r1, [r3, #0]
 80056de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056e2:	2202      	movs	r2, #2
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f002 fb1e 	bl	8007d26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80056ea:	4b51      	ldr	r3, [pc, #324]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	f003 020f 	and.w	r2, r3, #15
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005702:	2201      	movs	r2, #1
 8005704:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005706:	4b4b      	ldr	r3, [pc, #300]	@ (8005834 <USBD_CDC_Init+0x1ec>)
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	f003 020f 	and.w	r2, r3, #15
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4613      	mov	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	440b      	add	r3, r1
 800571a:	3326      	adds	r3, #38	@ 0x26
 800571c:	2210      	movs	r2, #16
 800571e:	801a      	strh	r2, [r3, #0]
 8005720:	e035      	b.n	800578e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005722:	4b42      	ldr	r3, [pc, #264]	@ (800582c <USBD_CDC_Init+0x1e4>)
 8005724:	7819      	ldrb	r1, [r3, #0]
 8005726:	2340      	movs	r3, #64	@ 0x40
 8005728:	2202      	movs	r2, #2
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f002 fafb 	bl	8007d26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005730:	4b3e      	ldr	r3, [pc, #248]	@ (800582c <USBD_CDC_Init+0x1e4>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	f003 020f 	and.w	r2, r3, #15
 8005738:	6879      	ldr	r1, [r7, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	440b      	add	r3, r1
 8005744:	3324      	adds	r3, #36	@ 0x24
 8005746:	2201      	movs	r2, #1
 8005748:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800574a:	4b39      	ldr	r3, [pc, #228]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 800574c:	7819      	ldrb	r1, [r3, #0]
 800574e:	2340      	movs	r3, #64	@ 0x40
 8005750:	2202      	movs	r2, #2
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f002 fae7 	bl	8007d26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005758:	4b35      	ldr	r3, [pc, #212]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	f003 020f 	and.w	r2, r3, #15
 8005760:	6879      	ldr	r1, [r7, #4]
 8005762:	4613      	mov	r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	440b      	add	r3, r1
 800576c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005770:	2201      	movs	r2, #1
 8005772:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005774:	4b2f      	ldr	r3, [pc, #188]	@ (8005834 <USBD_CDC_Init+0x1ec>)
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	f003 020f 	and.w	r2, r3, #15
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	4613      	mov	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	440b      	add	r3, r1
 8005788:	3326      	adds	r3, #38	@ 0x26
 800578a:	2210      	movs	r2, #16
 800578c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800578e:	4b29      	ldr	r3, [pc, #164]	@ (8005834 <USBD_CDC_Init+0x1ec>)
 8005790:	7819      	ldrb	r1, [r3, #0]
 8005792:	2308      	movs	r3, #8
 8005794:	2203      	movs	r2, #3
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f002 fac5 	bl	8007d26 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800579c:	4b25      	ldr	r3, [pc, #148]	@ (8005834 <USBD_CDC_Init+0x1ec>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	f003 020f 	and.w	r2, r3, #15
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4413      	add	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	3324      	adds	r3, #36	@ 0x24
 80057b2:	2201      	movs	r2, #1
 80057b4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	33b0      	adds	r3, #176	@ 0xb0
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80057ec:	2302      	movs	r3, #2
 80057ee:	e018      	b.n	8005822 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	7c1b      	ldrb	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80057f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 80057fa:	7819      	ldrb	r1, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005802:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f002 fb7c 	bl	8007f04 <USBD_LL_PrepareReceive>
 800580c:	e008      	b.n	8005820 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800580e:	4b08      	ldr	r3, [pc, #32]	@ (8005830 <USBD_CDC_Init+0x1e8>)
 8005810:	7819      	ldrb	r1, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005818:	2340      	movs	r3, #64	@ 0x40
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f002 fb72 	bl	8007f04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000093 	.word	0x20000093
 8005830:	20000094 	.word	0x20000094
 8005834:	20000095 	.word	0x20000095

08005838 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	460b      	mov	r3, r1
 8005842:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005844:	4b3a      	ldr	r3, [pc, #232]	@ (8005930 <USBD_CDC_DeInit+0xf8>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	4619      	mov	r1, r3
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f002 fa91 	bl	8007d72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005850:	4b37      	ldr	r3, [pc, #220]	@ (8005930 <USBD_CDC_DeInit+0xf8>)
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	f003 020f 	and.w	r2, r3, #15
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	440b      	add	r3, r1
 8005864:	3324      	adds	r3, #36	@ 0x24
 8005866:	2200      	movs	r2, #0
 8005868:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800586a:	4b32      	ldr	r3, [pc, #200]	@ (8005934 <USBD_CDC_DeInit+0xfc>)
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	4619      	mov	r1, r3
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f002 fa7e 	bl	8007d72 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005876:	4b2f      	ldr	r3, [pc, #188]	@ (8005934 <USBD_CDC_DeInit+0xfc>)
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	f003 020f 	and.w	r2, r3, #15
 800587e:	6879      	ldr	r1, [r7, #4]
 8005880:	4613      	mov	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	4413      	add	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	440b      	add	r3, r1
 800588a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800588e:	2200      	movs	r2, #0
 8005890:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005892:	4b29      	ldr	r3, [pc, #164]	@ (8005938 <USBD_CDC_DeInit+0x100>)
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	4619      	mov	r1, r3
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f002 fa6a 	bl	8007d72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800589e:	4b26      	ldr	r3, [pc, #152]	@ (8005938 <USBD_CDC_DeInit+0x100>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	f003 020f 	and.w	r2, r3, #15
 80058a6:	6879      	ldr	r1, [r7, #4]
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	440b      	add	r3, r1
 80058b2:	3324      	adds	r3, #36	@ 0x24
 80058b4:	2200      	movs	r2, #0
 80058b6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80058b8:	4b1f      	ldr	r3, [pc, #124]	@ (8005938 <USBD_CDC_DeInit+0x100>)
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	f003 020f 	and.w	r2, r3, #15
 80058c0:	6879      	ldr	r1, [r7, #4]
 80058c2:	4613      	mov	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	440b      	add	r3, r1
 80058cc:	3326      	adds	r3, #38	@ 0x26
 80058ce:	2200      	movs	r2, #0
 80058d0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	32b0      	adds	r2, #176	@ 0xb0
 80058dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d01f      	beq.n	8005924 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	33b0      	adds	r3, #176	@ 0xb0
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4413      	add	r3, r2
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	32b0      	adds	r2, #176	@ 0xb0
 8005902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005906:	4618      	mov	r0, r3
 8005908:	f002 fb3e 	bl	8007f88 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	32b0      	adds	r2, #176	@ 0xb0
 8005916:	2100      	movs	r1, #0
 8005918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	20000093 	.word	0x20000093
 8005934:	20000094 	.word	0x20000094
 8005938:	20000095 	.word	0x20000095

0800593c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	32b0      	adds	r2, #176	@ 0xb0
 8005950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005954:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800595e:	2300      	movs	r3, #0
 8005960:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005968:	2303      	movs	r3, #3
 800596a:	e0bf      	b.n	8005aec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005974:	2b00      	cmp	r3, #0
 8005976:	d050      	beq.n	8005a1a <USBD_CDC_Setup+0xde>
 8005978:	2b20      	cmp	r3, #32
 800597a:	f040 80af 	bne.w	8005adc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	88db      	ldrh	r3, [r3, #6]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d03a      	beq.n	80059fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	b25b      	sxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	da1b      	bge.n	80059c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	33b0      	adds	r3, #176	@ 0xb0
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80059a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	88d2      	ldrh	r2, [r2, #6]
 80059ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	88db      	ldrh	r3, [r3, #6]
 80059b2:	2b07      	cmp	r3, #7
 80059b4:	bf28      	it	cs
 80059b6:	2307      	movcs	r3, #7
 80059b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	89fa      	ldrh	r2, [r7, #14]
 80059be:	4619      	mov	r1, r3
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f001 fd87 	bl	80074d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80059c6:	e090      	b.n	8005aea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	785a      	ldrb	r2, [r3, #1]
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	88db      	ldrh	r3, [r3, #6]
 80059d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80059d8:	d803      	bhi.n	80059e2 <USBD_CDC_Setup+0xa6>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	88db      	ldrh	r3, [r3, #6]
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	e000      	b.n	80059e4 <USBD_CDC_Setup+0xa8>
 80059e2:	2240      	movs	r2, #64	@ 0x40
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80059ea:	6939      	ldr	r1, [r7, #16]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80059f2:	461a      	mov	r2, r3
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f001 fd99 	bl	800752c <USBD_CtlPrepareRx>
      break;
 80059fa:	e076      	b.n	8005aea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	33b0      	adds	r3, #176	@ 0xb0
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	683a      	ldr	r2, [r7, #0]
 8005a10:	7850      	ldrb	r0, [r2, #1]
 8005a12:	2200      	movs	r2, #0
 8005a14:	6839      	ldr	r1, [r7, #0]
 8005a16:	4798      	blx	r3
      break;
 8005a18:	e067      	b.n	8005aea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	785b      	ldrb	r3, [r3, #1]
 8005a1e:	2b0b      	cmp	r3, #11
 8005a20:	d851      	bhi.n	8005ac6 <USBD_CDC_Setup+0x18a>
 8005a22:	a201      	add	r2, pc, #4	@ (adr r2, 8005a28 <USBD_CDC_Setup+0xec>)
 8005a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a28:	08005a59 	.word	0x08005a59
 8005a2c:	08005ad5 	.word	0x08005ad5
 8005a30:	08005ac7 	.word	0x08005ac7
 8005a34:	08005ac7 	.word	0x08005ac7
 8005a38:	08005ac7 	.word	0x08005ac7
 8005a3c:	08005ac7 	.word	0x08005ac7
 8005a40:	08005ac7 	.word	0x08005ac7
 8005a44:	08005ac7 	.word	0x08005ac7
 8005a48:	08005ac7 	.word	0x08005ac7
 8005a4c:	08005ac7 	.word	0x08005ac7
 8005a50:	08005a83 	.word	0x08005a83
 8005a54:	08005aad 	.word	0x08005aad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d107      	bne.n	8005a74 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005a64:	f107 030a 	add.w	r3, r7, #10
 8005a68:	2202      	movs	r2, #2
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f001 fd31 	bl	80074d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a72:	e032      	b.n	8005ada <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005a74:	6839      	ldr	r1, [r7, #0]
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f001 fcbb 	bl	80073f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	75fb      	strb	r3, [r7, #23]
          break;
 8005a80:	e02b      	b.n	8005ada <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d107      	bne.n	8005a9e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005a8e:	f107 030d 	add.w	r3, r7, #13
 8005a92:	2201      	movs	r2, #1
 8005a94:	4619      	mov	r1, r3
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f001 fd1c 	bl	80074d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a9c:	e01d      	b.n	8005ada <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005a9e:	6839      	ldr	r1, [r7, #0]
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f001 fca6 	bl	80073f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	75fb      	strb	r3, [r7, #23]
          break;
 8005aaa:	e016      	b.n	8005ada <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d00f      	beq.n	8005ad8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005ab8:	6839      	ldr	r1, [r7, #0]
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f001 fc99 	bl	80073f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005ac4:	e008      	b.n	8005ad8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005ac6:	6839      	ldr	r1, [r7, #0]
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f001 fc92 	bl	80073f2 <USBD_CtlError>
          ret = USBD_FAIL;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	75fb      	strb	r3, [r7, #23]
          break;
 8005ad2:	e002      	b.n	8005ada <USBD_CDC_Setup+0x19e>
          break;
 8005ad4:	bf00      	nop
 8005ad6:	e008      	b.n	8005aea <USBD_CDC_Setup+0x1ae>
          break;
 8005ad8:	bf00      	nop
      }
      break;
 8005ada:	e006      	b.n	8005aea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f001 fc87 	bl	80073f2 <USBD_CtlError>
      ret = USBD_FAIL;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ae8:	bf00      	nop
  }

  return (uint8_t)ret;
 8005aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3718      	adds	r7, #24
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	460b      	mov	r3, r1
 8005afe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005b06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	32b0      	adds	r2, #176	@ 0xb0
 8005b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d101      	bne.n	8005b1e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e065      	b.n	8005bea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	32b0      	adds	r2, #176	@ 0xb0
 8005b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b2c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005b2e:	78fb      	ldrb	r3, [r7, #3]
 8005b30:	f003 020f 	and.w	r2, r3, #15
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	440b      	add	r3, r1
 8005b40:	3318      	adds	r3, #24
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d02f      	beq.n	8005ba8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005b48:	78fb      	ldrb	r3, [r7, #3]
 8005b4a:	f003 020f 	and.w	r2, r3, #15
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	3318      	adds	r3, #24
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	78fb      	ldrb	r3, [r7, #3]
 8005b60:	f003 010f 	and.w	r1, r3, #15
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	460b      	mov	r3, r1
 8005b68:	00db      	lsls	r3, r3, #3
 8005b6a:	440b      	add	r3, r1
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4403      	add	r3, r0
 8005b70:	331c      	adds	r3, #28
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	fbb2 f1f3 	udiv	r1, r2, r3
 8005b78:	fb01 f303 	mul.w	r3, r1, r3
 8005b7c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d112      	bne.n	8005ba8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005b82:	78fb      	ldrb	r3, [r7, #3]
 8005b84:	f003 020f 	and.w	r2, r3, #15
 8005b88:	6879      	ldr	r1, [r7, #4]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	440b      	add	r3, r1
 8005b94:	3318      	adds	r3, #24
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005b9a:	78f9      	ldrb	r1, [r7, #3]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f002 f98e 	bl	8007ec2 <USBD_LL_Transmit>
 8005ba6:	e01f      	b.n	8005be8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	33b0      	adds	r3, #176	@ 0xb0
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d010      	beq.n	8005be8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	33b0      	adds	r3, #176	@ 0xb0
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4413      	add	r3, r2
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005be4:	78fa      	ldrb	r2, [r7, #3]
 8005be6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b084      	sub	sp, #16
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	32b0      	adds	r2, #176	@ 0xb0
 8005c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c0c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	32b0      	adds	r2, #176	@ 0xb0
 8005c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d101      	bne.n	8005c24 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e01a      	b.n	8005c5a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005c24:	78fb      	ldrb	r3, [r7, #3]
 8005c26:	4619      	mov	r1, r3
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f002 f98c 	bl	8007f46 <USBD_LL_GetRxDataSize>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	33b0      	adds	r3, #176	@ 0xb0
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005c54:	4611      	mov	r1, r2
 8005c56:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b084      	sub	sp, #16
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	32b0      	adds	r2, #176	@ 0xb0
 8005c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c78:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e024      	b.n	8005cce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	33b0      	adds	r3, #176	@ 0xb0
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	4413      	add	r3, r2
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d019      	beq.n	8005ccc <USBD_CDC_EP0_RxReady+0x6a>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005c9e:	2bff      	cmp	r3, #255	@ 0xff
 8005ca0:	d014      	beq.n	8005ccc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	33b0      	adds	r3, #176	@ 0xb0
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005cba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005cc2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	22ff      	movs	r2, #255	@ 0xff
 8005cc8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
	...

08005cd8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ce0:	2182      	movs	r1, #130	@ 0x82
 8005ce2:	4818      	ldr	r0, [pc, #96]	@ (8005d44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ce4:	f000 fd4f 	bl	8006786 <USBD_GetEpDesc>
 8005ce8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005cea:	2101      	movs	r1, #1
 8005cec:	4815      	ldr	r0, [pc, #84]	@ (8005d44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005cee:	f000 fd4a 	bl	8006786 <USBD_GetEpDesc>
 8005cf2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005cf4:	2181      	movs	r1, #129	@ 0x81
 8005cf6:	4813      	ldr	r0, [pc, #76]	@ (8005d44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005cf8:	f000 fd45 	bl	8006786 <USBD_GetEpDesc>
 8005cfc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d002      	beq.n	8005d0a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	2210      	movs	r2, #16
 8005d08:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d006      	beq.n	8005d1e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d18:	711a      	strb	r2, [r3, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d006      	beq.n	8005d32 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d2c:	711a      	strb	r2, [r3, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2243      	movs	r2, #67	@ 0x43
 8005d36:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005d38:	4b02      	ldr	r3, [pc, #8]	@ (8005d44 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3718      	adds	r7, #24
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000050 	.word	0x20000050

08005d48 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005d50:	2182      	movs	r1, #130	@ 0x82
 8005d52:	4818      	ldr	r0, [pc, #96]	@ (8005db4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005d54:	f000 fd17 	bl	8006786 <USBD_GetEpDesc>
 8005d58:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	4815      	ldr	r0, [pc, #84]	@ (8005db4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005d5e:	f000 fd12 	bl	8006786 <USBD_GetEpDesc>
 8005d62:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005d64:	2181      	movs	r1, #129	@ 0x81
 8005d66:	4813      	ldr	r0, [pc, #76]	@ (8005db4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005d68:	f000 fd0d 	bl	8006786 <USBD_GetEpDesc>
 8005d6c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2210      	movs	r2, #16
 8005d78:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d006      	beq.n	8005d8e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	2200      	movs	r2, #0
 8005d84:	711a      	strb	r2, [r3, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f042 0202 	orr.w	r2, r2, #2
 8005d8c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d006      	beq.n	8005da2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	711a      	strb	r2, [r3, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f042 0202 	orr.w	r2, r2, #2
 8005da0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2243      	movs	r2, #67	@ 0x43
 8005da6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005da8:	4b02      	ldr	r3, [pc, #8]	@ (8005db4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3718      	adds	r7, #24
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	20000050 	.word	0x20000050

08005db8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b086      	sub	sp, #24
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005dc0:	2182      	movs	r1, #130	@ 0x82
 8005dc2:	4818      	ldr	r0, [pc, #96]	@ (8005e24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005dc4:	f000 fcdf 	bl	8006786 <USBD_GetEpDesc>
 8005dc8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005dca:	2101      	movs	r1, #1
 8005dcc:	4815      	ldr	r0, [pc, #84]	@ (8005e24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005dce:	f000 fcda 	bl	8006786 <USBD_GetEpDesc>
 8005dd2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005dd4:	2181      	movs	r1, #129	@ 0x81
 8005dd6:	4813      	ldr	r0, [pc, #76]	@ (8005e24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005dd8:	f000 fcd5 	bl	8006786 <USBD_GetEpDesc>
 8005ddc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2210      	movs	r2, #16
 8005de8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d006      	beq.n	8005dfe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005df8:	711a      	strb	r2, [r3, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d006      	beq.n	8005e12 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e0c:	711a      	strb	r2, [r3, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2243      	movs	r2, #67	@ 0x43
 8005e16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005e18:	4b02      	ldr	r3, [pc, #8]	@ (8005e24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000050 	.word	0x20000050

08005e28 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	220a      	movs	r2, #10
 8005e34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005e36:	4b03      	ldr	r3, [pc, #12]	@ (8005e44 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	2000000c 	.word	0x2000000c

08005e48 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e009      	b.n	8005e70 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	33b0      	adds	r3, #176	@ 0xb0
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	32b0      	adds	r2, #176	@ 0xb0
 8005e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e96:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e008      	b.n	8005eb4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	371c      	adds	r7, #28
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	32b0      	adds	r2, #176	@ 0xb0
 8005ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ed8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d101      	bne.n	8005ee4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e004      	b.n	8005eee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
	...

08005efc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	32b0      	adds	r2, #176	@ 0xb0
 8005f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f12:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005f14:	2301      	movs	r3, #1
 8005f16:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e025      	b.n	8005f6e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d11f      	bne.n	8005f6c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005f34:	4b10      	ldr	r3, [pc, #64]	@ (8005f78 <USBD_CDC_TransmitPacket+0x7c>)
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	f003 020f 	and.w	r2, r3, #15
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	4613      	mov	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4413      	add	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4403      	add	r3, r0
 8005f4e:	3318      	adds	r3, #24
 8005f50:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005f52:	4b09      	ldr	r3, [pc, #36]	@ (8005f78 <USBD_CDC_TransmitPacket+0x7c>)
 8005f54:	7819      	ldrb	r1, [r3, #0]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f001 ffad 	bl	8007ec2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	20000093 	.word	0x20000093

08005f7c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	32b0      	adds	r2, #176	@ 0xb0
 8005f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f92:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	32b0      	adds	r2, #176	@ 0xb0
 8005f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e018      	b.n	8005fdc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	7c1b      	ldrb	r3, [r3, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d10a      	bne.n	8005fc8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe4 <USBD_CDC_ReceivePacket+0x68>)
 8005fb4:	7819      	ldrb	r1, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005fbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f001 ff9f 	bl	8007f04 <USBD_LL_PrepareReceive>
 8005fc6:	e008      	b.n	8005fda <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005fc8:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <USBD_CDC_ReceivePacket+0x68>)
 8005fca:	7819      	ldrb	r1, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005fd2:	2340      	movs	r3, #64	@ 0x40
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f001 ff95 	bl	8007f04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	20000094 	.word	0x20000094

08005fe8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e01f      	b.n	8006040 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	68ba      	ldr	r2, [r7, #8]
 8006022:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	79fa      	ldrb	r2, [r7, #7]
 8006032:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f001 fe0f 	bl	8007c58 <USBD_LL_Init>
 800603a:	4603      	mov	r3, r0
 800603c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800603e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3718      	adds	r7, #24
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800605c:	2303      	movs	r3, #3
 800605e:	e025      	b.n	80060ac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	32ae      	adds	r2, #174	@ 0xae
 8006072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00f      	beq.n	800609c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	32ae      	adds	r2, #174	@ 0xae
 8006086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800608a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800608c:	f107 020e 	add.w	r2, r7, #14
 8006090:	4610      	mov	r0, r2
 8006092:	4798      	blx	r3
 8006094:	4602      	mov	r2, r0
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b082      	sub	sp, #8
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f001 fe17 	bl	8007cf0 <USBD_LL_Start>
 80060c2:	4603      	mov	r3, r0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80060d4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	460b      	mov	r3, r1
 80060ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80060ee:	2300      	movs	r3, #0
 80060f0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d009      	beq.n	8006110 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	78fa      	ldrb	r2, [r7, #3]
 8006106:	4611      	mov	r1, r2
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	4798      	blx	r3
 800610c:	4603      	mov	r3, r0
 800610e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	460b      	mov	r3, r1
 8006124:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	78fa      	ldrb	r2, [r7, #3]
 8006134:	4611      	mov	r1, r2
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	4798      	blx	r3
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006140:	2303      	movs	r3, #3
 8006142:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006144:	7bfb      	ldrb	r3, [r7, #15]
}
 8006146:	4618      	mov	r0, r3
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800615e:	6839      	ldr	r1, [r7, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f001 f90c 	bl	800737e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006174:	461a      	mov	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006182:	f003 031f 	and.w	r3, r3, #31
 8006186:	2b02      	cmp	r3, #2
 8006188:	d01a      	beq.n	80061c0 <USBD_LL_SetupStage+0x72>
 800618a:	2b02      	cmp	r3, #2
 800618c:	d822      	bhi.n	80061d4 <USBD_LL_SetupStage+0x86>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <USBD_LL_SetupStage+0x4a>
 8006192:	2b01      	cmp	r3, #1
 8006194:	d00a      	beq.n	80061ac <USBD_LL_SetupStage+0x5e>
 8006196:	e01d      	b.n	80061d4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800619e:	4619      	mov	r1, r3
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 fb63 	bl	800686c <USBD_StdDevReq>
 80061a6:	4603      	mov	r3, r0
 80061a8:	73fb      	strb	r3, [r7, #15]
      break;
 80061aa:	e020      	b.n	80061ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 fbcb 	bl	8006950 <USBD_StdItfReq>
 80061ba:	4603      	mov	r3, r0
 80061bc:	73fb      	strb	r3, [r7, #15]
      break;
 80061be:	e016      	b.n	80061ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80061c6:	4619      	mov	r1, r3
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 fc2d 	bl	8006a28 <USBD_StdEPReq>
 80061ce:	4603      	mov	r3, r0
 80061d0:	73fb      	strb	r3, [r7, #15]
      break;
 80061d2:	e00c      	b.n	80061ee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80061da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	4619      	mov	r1, r3
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f001 fde4 	bl	8007db0 <USBD_LL_StallEP>
 80061e8:	4603      	mov	r3, r0
 80061ea:	73fb      	strb	r3, [r7, #15]
      break;
 80061ec:	bf00      	nop
  }

  return ret;
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	460b      	mov	r3, r1
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006206:	2300      	movs	r3, #0
 8006208:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800620a:	7afb      	ldrb	r3, [r7, #11]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d16e      	bne.n	80062ee <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006216:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800621e:	2b03      	cmp	r3, #3
 8006220:	f040 8098 	bne.w	8006354 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	689a      	ldr	r2, [r3, #8]
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	429a      	cmp	r2, r3
 800622e:	d913      	bls.n	8006258 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	689a      	ldr	r2, [r3, #8]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	1ad2      	subs	r2, r2, r3
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	4293      	cmp	r3, r2
 8006248:	bf28      	it	cs
 800624a:	4613      	movcs	r3, r2
 800624c:	461a      	mov	r2, r3
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f001 f988 	bl	8007566 <USBD_CtlContinueRx>
 8006256:	e07d      	b.n	8006354 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800625e:	f003 031f 	and.w	r3, r3, #31
 8006262:	2b02      	cmp	r3, #2
 8006264:	d014      	beq.n	8006290 <USBD_LL_DataOutStage+0x98>
 8006266:	2b02      	cmp	r3, #2
 8006268:	d81d      	bhi.n	80062a6 <USBD_LL_DataOutStage+0xae>
 800626a:	2b00      	cmp	r3, #0
 800626c:	d002      	beq.n	8006274 <USBD_LL_DataOutStage+0x7c>
 800626e:	2b01      	cmp	r3, #1
 8006270:	d003      	beq.n	800627a <USBD_LL_DataOutStage+0x82>
 8006272:	e018      	b.n	80062a6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	75bb      	strb	r3, [r7, #22]
            break;
 8006278:	e018      	b.n	80062ac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006280:	b2db      	uxtb	r3, r3
 8006282:	4619      	mov	r1, r3
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 fa64 	bl	8006752 <USBD_CoreFindIF>
 800628a:	4603      	mov	r3, r0
 800628c:	75bb      	strb	r3, [r7, #22]
            break;
 800628e:	e00d      	b.n	80062ac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006296:	b2db      	uxtb	r3, r3
 8006298:	4619      	mov	r1, r3
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 fa66 	bl	800676c <USBD_CoreFindEP>
 80062a0:	4603      	mov	r3, r0
 80062a2:	75bb      	strb	r3, [r7, #22]
            break;
 80062a4:	e002      	b.n	80062ac <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	75bb      	strb	r3, [r7, #22]
            break;
 80062aa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80062ac:	7dbb      	ldrb	r3, [r7, #22]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d119      	bne.n	80062e6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	d113      	bne.n	80062e6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80062be:	7dba      	ldrb	r2, [r7, #22]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	32ae      	adds	r2, #174	@ 0xae
 80062c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80062ce:	7dba      	ldrb	r2, [r7, #22]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80062d6:	7dba      	ldrb	r2, [r7, #22]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	32ae      	adds	r2, #174	@ 0xae
 80062dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f001 f94e 	bl	8007588 <USBD_CtlSendStatus>
 80062ec:	e032      	b.n	8006354 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80062ee:	7afb      	ldrb	r3, [r7, #11]
 80062f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	4619      	mov	r1, r3
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f000 fa37 	bl	800676c <USBD_CoreFindEP>
 80062fe:	4603      	mov	r3, r0
 8006300:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006302:	7dbb      	ldrb	r3, [r7, #22]
 8006304:	2bff      	cmp	r3, #255	@ 0xff
 8006306:	d025      	beq.n	8006354 <USBD_LL_DataOutStage+0x15c>
 8006308:	7dbb      	ldrb	r3, [r7, #22]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d122      	bne.n	8006354 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b03      	cmp	r3, #3
 8006318:	d117      	bne.n	800634a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800631a:	7dba      	ldrb	r2, [r7, #22]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	32ae      	adds	r2, #174	@ 0xae
 8006320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00f      	beq.n	800634a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800632a:	7dba      	ldrb	r2, [r7, #22]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006332:	7dba      	ldrb	r2, [r7, #22]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	32ae      	adds	r2, #174	@ 0xae
 8006338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	7afa      	ldrb	r2, [r7, #11]
 8006340:	4611      	mov	r1, r2
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	4798      	blx	r3
 8006346:	4603      	mov	r3, r0
 8006348:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800634a:	7dfb      	ldrb	r3, [r7, #23]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006350:	7dfb      	ldrb	r3, [r7, #23]
 8006352:	e000      	b.n	8006356 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800635e:	b580      	push	{r7, lr}
 8006360:	b086      	sub	sp, #24
 8006362:	af00      	add	r7, sp, #0
 8006364:	60f8      	str	r0, [r7, #12]
 8006366:	460b      	mov	r3, r1
 8006368:	607a      	str	r2, [r7, #4]
 800636a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800636c:	7afb      	ldrb	r3, [r7, #11]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d16f      	bne.n	8006452 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3314      	adds	r3, #20
 8006376:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800637e:	2b02      	cmp	r3, #2
 8006380:	d15a      	bne.n	8006438 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	689a      	ldr	r2, [r3, #8]
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	429a      	cmp	r2, r3
 800638c:	d914      	bls.n	80063b8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	689a      	ldr	r2, [r3, #8]
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	1ad2      	subs	r2, r2, r3
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	461a      	mov	r2, r3
 80063a2:	6879      	ldr	r1, [r7, #4]
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f001 f8b0 	bl	800750a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063aa:	2300      	movs	r3, #0
 80063ac:	2200      	movs	r2, #0
 80063ae:	2100      	movs	r1, #0
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f001 fda7 	bl	8007f04 <USBD_LL_PrepareReceive>
 80063b6:	e03f      	b.n	8006438 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d11c      	bne.n	80063fe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d316      	bcc.n	80063fe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80063da:	429a      	cmp	r2, r3
 80063dc:	d20f      	bcs.n	80063fe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80063de:	2200      	movs	r2, #0
 80063e0:	2100      	movs	r1, #0
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f001 f891 	bl	800750a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063f0:	2300      	movs	r3, #0
 80063f2:	2200      	movs	r2, #0
 80063f4:	2100      	movs	r1, #0
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f001 fd84 	bl	8007f04 <USBD_LL_PrepareReceive>
 80063fc:	e01c      	b.n	8006438 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b03      	cmp	r3, #3
 8006408:	d10f      	bne.n	800642a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d009      	beq.n	800642a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800642a:	2180      	movs	r1, #128	@ 0x80
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f001 fcbf 	bl	8007db0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f001 f8bb 	bl	80075ae <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d03a      	beq.n	80064b8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f7ff fe42 	bl	80060cc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006450:	e032      	b.n	80064b8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006452:	7afb      	ldrb	r3, [r7, #11]
 8006454:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006458:	b2db      	uxtb	r3, r3
 800645a:	4619      	mov	r1, r3
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f000 f985 	bl	800676c <USBD_CoreFindEP>
 8006462:	4603      	mov	r3, r0
 8006464:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006466:	7dfb      	ldrb	r3, [r7, #23]
 8006468:	2bff      	cmp	r3, #255	@ 0xff
 800646a:	d025      	beq.n	80064b8 <USBD_LL_DataInStage+0x15a>
 800646c:	7dfb      	ldrb	r3, [r7, #23]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d122      	bne.n	80064b8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b03      	cmp	r3, #3
 800647c:	d11c      	bne.n	80064b8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800647e:	7dfa      	ldrb	r2, [r7, #23]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	32ae      	adds	r2, #174	@ 0xae
 8006484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d014      	beq.n	80064b8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800648e:	7dfa      	ldrb	r2, [r7, #23]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006496:	7dfa      	ldrb	r2, [r7, #23]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	32ae      	adds	r2, #174	@ 0xae
 800649c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	7afa      	ldrb	r2, [r7, #11]
 80064a4:	4611      	mov	r1, r2
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	4798      	blx	r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80064ae:	7dbb      	ldrb	r3, [r7, #22]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d001      	beq.n	80064b8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80064b4:	7dbb      	ldrb	r3, [r7, #22]
 80064b6:	e000      	b.n	80064ba <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b084      	sub	sp, #16
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80064ca:	2300      	movs	r3, #0
 80064cc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d014      	beq.n	8006528 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00e      	beq.n	8006528 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	6852      	ldr	r2, [r2, #4]
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	4611      	mov	r1, r2
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	4798      	blx	r3
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d001      	beq.n	8006528 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006524:	2303      	movs	r3, #3
 8006526:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006528:	2340      	movs	r3, #64	@ 0x40
 800652a:	2200      	movs	r2, #0
 800652c:	2100      	movs	r1, #0
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f001 fbf9 	bl	8007d26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2240      	movs	r2, #64	@ 0x40
 8006540:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006544:	2340      	movs	r3, #64	@ 0x40
 8006546:	2200      	movs	r2, #0
 8006548:	2180      	movs	r1, #128	@ 0x80
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f001 fbeb 	bl	8007d26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2240      	movs	r2, #64	@ 0x40
 800655a:	621a      	str	r2, [r3, #32]

  return ret;
 800655c:	7bfb      	ldrb	r3, [r7, #15]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006566:	b480      	push	{r7}
 8006568:	b083      	sub	sp, #12
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	460b      	mov	r3, r1
 8006570:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	78fa      	ldrb	r2, [r7, #3]
 8006576:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	370c      	adds	r7, #12
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006586:	b480      	push	{r7}
 8006588:	b083      	sub	sp, #12
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b04      	cmp	r3, #4
 8006598:	d006      	beq.n	80065a8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2204      	movs	r2, #4
 80065ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr

080065be <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d106      	bne.n	80065e0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80065ee:	b580      	push	{r7, lr}
 80065f0:	b082      	sub	sp, #8
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b03      	cmp	r3, #3
 8006600:	d110      	bne.n	8006624 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00b      	beq.n	8006624 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d005      	beq.n	8006624 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800661e:	69db      	ldr	r3, [r3, #28]
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
 8006636:	460b      	mov	r3, r1
 8006638:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	32ae      	adds	r2, #174	@ 0xae
 8006644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d101      	bne.n	8006650 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800664c:	2303      	movs	r3, #3
 800664e:	e01c      	b.n	800668a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006656:	b2db      	uxtb	r3, r3
 8006658:	2b03      	cmp	r3, #3
 800665a:	d115      	bne.n	8006688 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	32ae      	adds	r2, #174	@ 0xae
 8006666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	32ae      	adds	r2, #174	@ 0xae
 800667a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	78fa      	ldrb	r2, [r7, #3]
 8006682:	4611      	mov	r1, r2
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b082      	sub	sp, #8
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	460b      	mov	r3, r1
 800669c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	32ae      	adds	r2, #174	@ 0xae
 80066a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d101      	bne.n	80066b4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e01c      	b.n	80066ee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d115      	bne.n	80066ec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	32ae      	adds	r2, #174	@ 0xae
 80066ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00b      	beq.n	80066ec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	32ae      	adds	r2, #174	@ 0xae
 80066de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e4:	78fa      	ldrb	r2, [r7, #3]
 80066e6:	4611      	mov	r1, r2
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00e      	beq.n	8006748 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	6852      	ldr	r2, [r2, #4]
 8006736:	b2d2      	uxtb	r2, r2
 8006738:	4611      	mov	r1, r2
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	4798      	blx	r3
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d001      	beq.n	8006748 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006744:	2303      	movs	r3, #3
 8006746:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006748:	7bfb      	ldrb	r3, [r7, #15]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006752:	b480      	push	{r7}
 8006754:	b083      	sub	sp, #12
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
 800675a:	460b      	mov	r3, r1
 800675c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800675e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006760:	4618      	mov	r0, r3
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	460b      	mov	r3, r1
 8006776:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006778:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800677a:	4618      	mov	r0, r3
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b086      	sub	sp, #24
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
 800678e:	460b      	mov	r3, r1
 8006790:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800679a:	2300      	movs	r3, #0
 800679c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	885b      	ldrh	r3, [r3, #2]
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	7812      	ldrb	r2, [r2, #0]
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d91f      	bls.n	80067ec <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80067b2:	e013      	b.n	80067dc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80067b4:	f107 030a 	add.w	r3, r7, #10
 80067b8:	4619      	mov	r1, r3
 80067ba:	6978      	ldr	r0, [r7, #20]
 80067bc:	f000 f81b 	bl	80067f6 <USBD_GetNextDesc>
 80067c0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	785b      	ldrb	r3, [r3, #1]
 80067c6:	2b05      	cmp	r3, #5
 80067c8:	d108      	bne.n	80067dc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	789b      	ldrb	r3, [r3, #2]
 80067d2:	78fa      	ldrb	r2, [r7, #3]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d008      	beq.n	80067ea <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80067d8:	2300      	movs	r3, #0
 80067da:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	885b      	ldrh	r3, [r3, #2]
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	897b      	ldrh	r3, [r7, #10]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d8e5      	bhi.n	80067b4 <USBD_GetEpDesc+0x2e>
 80067e8:	e000      	b.n	80067ec <USBD_GetEpDesc+0x66>
          break;
 80067ea:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80067ec:	693b      	ldr	r3, [r7, #16]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b085      	sub	sp, #20
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
 80067fe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	7812      	ldrb	r2, [r2, #0]
 800680c:	4413      	add	r3, r2
 800680e:	b29a      	uxth	r2, r3
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	461a      	mov	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4413      	add	r3, r2
 800681e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006820:	68fb      	ldr	r3, [r7, #12]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800682e:	b480      	push	{r7}
 8006830:	b087      	sub	sp, #28
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	3301      	adds	r3, #1
 8006844:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800684c:	8a3b      	ldrh	r3, [r7, #16]
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	b21a      	sxth	r2, r3
 8006852:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006856:	4313      	orrs	r3, r2
 8006858:	b21b      	sxth	r3, r3
 800685a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800685c:	89fb      	ldrh	r3, [r7, #14]
}
 800685e:	4618      	mov	r0, r3
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
	...

0800686c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006876:	2300      	movs	r3, #0
 8006878:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006882:	2b40      	cmp	r3, #64	@ 0x40
 8006884:	d005      	beq.n	8006892 <USBD_StdDevReq+0x26>
 8006886:	2b40      	cmp	r3, #64	@ 0x40
 8006888:	d857      	bhi.n	800693a <USBD_StdDevReq+0xce>
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00f      	beq.n	80068ae <USBD_StdDevReq+0x42>
 800688e:	2b20      	cmp	r3, #32
 8006890:	d153      	bne.n	800693a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	32ae      	adds	r2, #174	@ 0xae
 800689c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	6839      	ldr	r1, [r7, #0]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	4798      	blx	r3
 80068a8:	4603      	mov	r3, r0
 80068aa:	73fb      	strb	r3, [r7, #15]
      break;
 80068ac:	e04a      	b.n	8006944 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	785b      	ldrb	r3, [r3, #1]
 80068b2:	2b09      	cmp	r3, #9
 80068b4:	d83b      	bhi.n	800692e <USBD_StdDevReq+0xc2>
 80068b6:	a201      	add	r2, pc, #4	@ (adr r2, 80068bc <USBD_StdDevReq+0x50>)
 80068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068bc:	08006911 	.word	0x08006911
 80068c0:	08006925 	.word	0x08006925
 80068c4:	0800692f 	.word	0x0800692f
 80068c8:	0800691b 	.word	0x0800691b
 80068cc:	0800692f 	.word	0x0800692f
 80068d0:	080068ef 	.word	0x080068ef
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	0800692f 	.word	0x0800692f
 80068dc:	08006907 	.word	0x08006907
 80068e0:	080068f9 	.word	0x080068f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fa3c 	bl	8006d64 <USBD_GetDescriptor>
          break;
 80068ec:	e024      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fba1 	bl	8007038 <USBD_SetAddress>
          break;
 80068f6:	e01f      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fbe0 	bl	80070c0 <USBD_SetConfig>
 8006900:	4603      	mov	r3, r0
 8006902:	73fb      	strb	r3, [r7, #15]
          break;
 8006904:	e018      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006906:	6839      	ldr	r1, [r7, #0]
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fc83 	bl	8007214 <USBD_GetConfig>
          break;
 800690e:	e013      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006910:	6839      	ldr	r1, [r7, #0]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fcb4 	bl	8007280 <USBD_GetStatus>
          break;
 8006918:	e00e      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800691a:	6839      	ldr	r1, [r7, #0]
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fce3 	bl	80072e8 <USBD_SetFeature>
          break;
 8006922:	e009      	b.n	8006938 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006924:	6839      	ldr	r1, [r7, #0]
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fd07 	bl	800733a <USBD_ClrFeature>
          break;
 800692c:	e004      	b.n	8006938 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 fd5e 	bl	80073f2 <USBD_CtlError>
          break;
 8006936:	bf00      	nop
      }
      break;
 8006938:	e004      	b.n	8006944 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800693a:	6839      	ldr	r1, [r7, #0]
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 fd58 	bl	80073f2 <USBD_CtlError>
      break;
 8006942:	bf00      	nop
  }

  return ret;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop

08006950 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006966:	2b40      	cmp	r3, #64	@ 0x40
 8006968:	d005      	beq.n	8006976 <USBD_StdItfReq+0x26>
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d852      	bhi.n	8006a14 <USBD_StdItfReq+0xc4>
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <USBD_StdItfReq+0x26>
 8006972:	2b20      	cmp	r3, #32
 8006974:	d14e      	bne.n	8006a14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800697c:	b2db      	uxtb	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	2b02      	cmp	r3, #2
 8006982:	d840      	bhi.n	8006a06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	889b      	ldrh	r3, [r3, #4]
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b01      	cmp	r3, #1
 800698c:	d836      	bhi.n	80069fc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	889b      	ldrh	r3, [r3, #4]
 8006992:	b2db      	uxtb	r3, r3
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff fedb 	bl	8006752 <USBD_CoreFindIF>
 800699c:	4603      	mov	r3, r0
 800699e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80069a0:	7bbb      	ldrb	r3, [r7, #14]
 80069a2:	2bff      	cmp	r3, #255	@ 0xff
 80069a4:	d01d      	beq.n	80069e2 <USBD_StdItfReq+0x92>
 80069a6:	7bbb      	ldrb	r3, [r7, #14]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d11a      	bne.n	80069e2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80069ac:	7bba      	ldrb	r2, [r7, #14]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	32ae      	adds	r2, #174	@ 0xae
 80069b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00f      	beq.n	80069dc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80069bc:	7bba      	ldrb	r2, [r7, #14]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80069c4:	7bba      	ldrb	r2, [r7, #14]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	32ae      	adds	r2, #174	@ 0xae
 80069ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	6839      	ldr	r1, [r7, #0]
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	4798      	blx	r3
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80069da:	e004      	b.n	80069e6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80069dc:	2303      	movs	r3, #3
 80069de:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80069e0:	e001      	b.n	80069e6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80069e2:	2303      	movs	r3, #3
 80069e4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	88db      	ldrh	r3, [r3, #6]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d110      	bne.n	8006a10 <USBD_StdItfReq+0xc0>
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10d      	bne.n	8006a10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 fdc7 	bl	8007588 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80069fa:	e009      	b.n	8006a10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80069fc:	6839      	ldr	r1, [r7, #0]
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fcf7 	bl	80073f2 <USBD_CtlError>
          break;
 8006a04:	e004      	b.n	8006a10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 fcf2 	bl	80073f2 <USBD_CtlError>
          break;
 8006a0e:	e000      	b.n	8006a12 <USBD_StdItfReq+0xc2>
          break;
 8006a10:	bf00      	nop
      }
      break;
 8006a12:	e004      	b.n	8006a1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fceb 	bl	80073f2 <USBD_CtlError>
      break;
 8006a1c:	bf00      	nop
  }

  return ret;
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006a32:	2300      	movs	r3, #0
 8006a34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	889b      	ldrh	r3, [r3, #4]
 8006a3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a44:	2b40      	cmp	r3, #64	@ 0x40
 8006a46:	d007      	beq.n	8006a58 <USBD_StdEPReq+0x30>
 8006a48:	2b40      	cmp	r3, #64	@ 0x40
 8006a4a:	f200 817f 	bhi.w	8006d4c <USBD_StdEPReq+0x324>
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d02a      	beq.n	8006aa8 <USBD_StdEPReq+0x80>
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	f040 817a 	bne.w	8006d4c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006a58:	7bbb      	ldrb	r3, [r7, #14]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7ff fe85 	bl	800676c <USBD_CoreFindEP>
 8006a62:	4603      	mov	r3, r0
 8006a64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a66:	7b7b      	ldrb	r3, [r7, #13]
 8006a68:	2bff      	cmp	r3, #255	@ 0xff
 8006a6a:	f000 8174 	beq.w	8006d56 <USBD_StdEPReq+0x32e>
 8006a6e:	7b7b      	ldrb	r3, [r7, #13]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f040 8170 	bne.w	8006d56 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006a76:	7b7a      	ldrb	r2, [r7, #13]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006a7e:	7b7a      	ldrb	r2, [r7, #13]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	32ae      	adds	r2, #174	@ 0xae
 8006a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f000 8163 	beq.w	8006d56 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006a90:	7b7a      	ldrb	r2, [r7, #13]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	32ae      	adds	r2, #174	@ 0xae
 8006a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	6839      	ldr	r1, [r7, #0]
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	4798      	blx	r3
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006aa6:	e156      	b.n	8006d56 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	785b      	ldrb	r3, [r3, #1]
 8006aac:	2b03      	cmp	r3, #3
 8006aae:	d008      	beq.n	8006ac2 <USBD_StdEPReq+0x9a>
 8006ab0:	2b03      	cmp	r3, #3
 8006ab2:	f300 8145 	bgt.w	8006d40 <USBD_StdEPReq+0x318>
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f000 809b 	beq.w	8006bf2 <USBD_StdEPReq+0x1ca>
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d03c      	beq.n	8006b3a <USBD_StdEPReq+0x112>
 8006ac0:	e13e      	b.n	8006d40 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d002      	beq.n	8006ad4 <USBD_StdEPReq+0xac>
 8006ace:	2b03      	cmp	r3, #3
 8006ad0:	d016      	beq.n	8006b00 <USBD_StdEPReq+0xd8>
 8006ad2:	e02c      	b.n	8006b2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ad4:	7bbb      	ldrb	r3, [r7, #14]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00d      	beq.n	8006af6 <USBD_StdEPReq+0xce>
 8006ada:	7bbb      	ldrb	r3, [r7, #14]
 8006adc:	2b80      	cmp	r3, #128	@ 0x80
 8006ade:	d00a      	beq.n	8006af6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ae0:	7bbb      	ldrb	r3, [r7, #14]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f001 f963 	bl	8007db0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006aea:	2180      	movs	r1, #128	@ 0x80
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f001 f95f 	bl	8007db0 <USBD_LL_StallEP>
 8006af2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006af4:	e020      	b.n	8006b38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006af6:	6839      	ldr	r1, [r7, #0]
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fc7a 	bl	80073f2 <USBD_CtlError>
              break;
 8006afe:	e01b      	b.n	8006b38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	885b      	ldrh	r3, [r3, #2]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10e      	bne.n	8006b26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006b08:	7bbb      	ldrb	r3, [r7, #14]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00b      	beq.n	8006b26 <USBD_StdEPReq+0xfe>
 8006b0e:	7bbb      	ldrb	r3, [r7, #14]
 8006b10:	2b80      	cmp	r3, #128	@ 0x80
 8006b12:	d008      	beq.n	8006b26 <USBD_StdEPReq+0xfe>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	88db      	ldrh	r3, [r3, #6]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d104      	bne.n	8006b26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006b1c:	7bbb      	ldrb	r3, [r7, #14]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 f945 	bl	8007db0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fd2e 	bl	8007588 <USBD_CtlSendStatus>

              break;
 8006b2c:	e004      	b.n	8006b38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006b2e:	6839      	ldr	r1, [r7, #0]
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fc5e 	bl	80073f2 <USBD_CtlError>
              break;
 8006b36:	bf00      	nop
          }
          break;
 8006b38:	e107      	b.n	8006d4a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d002      	beq.n	8006b4c <USBD_StdEPReq+0x124>
 8006b46:	2b03      	cmp	r3, #3
 8006b48:	d016      	beq.n	8006b78 <USBD_StdEPReq+0x150>
 8006b4a:	e04b      	b.n	8006be4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b4c:	7bbb      	ldrb	r3, [r7, #14]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00d      	beq.n	8006b6e <USBD_StdEPReq+0x146>
 8006b52:	7bbb      	ldrb	r3, [r7, #14]
 8006b54:	2b80      	cmp	r3, #128	@ 0x80
 8006b56:	d00a      	beq.n	8006b6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006b58:	7bbb      	ldrb	r3, [r7, #14]
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f001 f927 	bl	8007db0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b62:	2180      	movs	r1, #128	@ 0x80
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f001 f923 	bl	8007db0 <USBD_LL_StallEP>
 8006b6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006b6c:	e040      	b.n	8006bf0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006b6e:	6839      	ldr	r1, [r7, #0]
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fc3e 	bl	80073f2 <USBD_CtlError>
              break;
 8006b76:	e03b      	b.n	8006bf0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	885b      	ldrh	r3, [r3, #2]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d136      	bne.n	8006bee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006b80:	7bbb      	ldrb	r3, [r7, #14]
 8006b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d004      	beq.n	8006b94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006b8a:	7bbb      	ldrb	r3, [r7, #14]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f001 f92d 	bl	8007dee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fcf7 	bl	8007588 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b9a:	7bbb      	ldrb	r3, [r7, #14]
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7ff fde4 	bl	800676c <USBD_CoreFindEP>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ba8:	7b7b      	ldrb	r3, [r7, #13]
 8006baa:	2bff      	cmp	r3, #255	@ 0xff
 8006bac:	d01f      	beq.n	8006bee <USBD_StdEPReq+0x1c6>
 8006bae:	7b7b      	ldrb	r3, [r7, #13]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d11c      	bne.n	8006bee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006bb4:	7b7a      	ldrb	r2, [r7, #13]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006bbc:	7b7a      	ldrb	r2, [r7, #13]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	32ae      	adds	r2, #174	@ 0xae
 8006bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d010      	beq.n	8006bee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006bcc:	7b7a      	ldrb	r2, [r7, #13]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	32ae      	adds	r2, #174	@ 0xae
 8006bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	6839      	ldr	r1, [r7, #0]
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	4798      	blx	r3
 8006bde:	4603      	mov	r3, r0
 8006be0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006be2:	e004      	b.n	8006bee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006be4:	6839      	ldr	r1, [r7, #0]
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 fc03 	bl	80073f2 <USBD_CtlError>
              break;
 8006bec:	e000      	b.n	8006bf0 <USBD_StdEPReq+0x1c8>
              break;
 8006bee:	bf00      	nop
          }
          break;
 8006bf0:	e0ab      	b.n	8006d4a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d002      	beq.n	8006c04 <USBD_StdEPReq+0x1dc>
 8006bfe:	2b03      	cmp	r3, #3
 8006c00:	d032      	beq.n	8006c68 <USBD_StdEPReq+0x240>
 8006c02:	e097      	b.n	8006d34 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c04:	7bbb      	ldrb	r3, [r7, #14]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d007      	beq.n	8006c1a <USBD_StdEPReq+0x1f2>
 8006c0a:	7bbb      	ldrb	r3, [r7, #14]
 8006c0c:	2b80      	cmp	r3, #128	@ 0x80
 8006c0e:	d004      	beq.n	8006c1a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006c10:	6839      	ldr	r1, [r7, #0]
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 fbed 	bl	80073f2 <USBD_CtlError>
                break;
 8006c18:	e091      	b.n	8006d3e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	da0b      	bge.n	8006c3a <USBD_StdEPReq+0x212>
 8006c22:	7bbb      	ldrb	r3, [r7, #14]
 8006c24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006c28:	4613      	mov	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	4413      	add	r3, r2
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	3310      	adds	r3, #16
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	4413      	add	r3, r2
 8006c36:	3304      	adds	r3, #4
 8006c38:	e00b      	b.n	8006c52 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c3a:	7bbb      	ldrb	r3, [r7, #14]
 8006c3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	4413      	add	r3, r2
 8006c50:	3304      	adds	r3, #4
 8006c52:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2200      	movs	r2, #0
 8006c58:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fc37 	bl	80074d4 <USBD_CtlSendData>
              break;
 8006c66:	e06a      	b.n	8006d3e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006c68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	da11      	bge.n	8006c94 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c70:	7bbb      	ldrb	r3, [r7, #14]
 8006c72:	f003 020f 	and.w	r2, r3, #15
 8006c76:	6879      	ldr	r1, [r7, #4]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	440b      	add	r3, r1
 8006c82:	3324      	adds	r3, #36	@ 0x24
 8006c84:	881b      	ldrh	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d117      	bne.n	8006cba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006c8a:	6839      	ldr	r1, [r7, #0]
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fbb0 	bl	80073f2 <USBD_CtlError>
                  break;
 8006c92:	e054      	b.n	8006d3e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006c94:	7bbb      	ldrb	r3, [r7, #14]
 8006c96:	f003 020f 	and.w	r2, r3, #15
 8006c9a:	6879      	ldr	r1, [r7, #4]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	440b      	add	r3, r1
 8006ca6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006caa:	881b      	ldrh	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d104      	bne.n	8006cba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 fb9d 	bl	80073f2 <USBD_CtlError>
                  break;
 8006cb8:	e041      	b.n	8006d3e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	da0b      	bge.n	8006cda <USBD_StdEPReq+0x2b2>
 8006cc2:	7bbb      	ldrb	r3, [r7, #14]
 8006cc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cc8:	4613      	mov	r3, r2
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	4413      	add	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	3310      	adds	r3, #16
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	e00b      	b.n	8006cf2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	4413      	add	r3, r2
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006cf4:	7bbb      	ldrb	r3, [r7, #14]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <USBD_StdEPReq+0x2d8>
 8006cfa:	7bbb      	ldrb	r3, [r7, #14]
 8006cfc:	2b80      	cmp	r3, #128	@ 0x80
 8006cfe:	d103      	bne.n	8006d08 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	e00e      	b.n	8006d26 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006d08:	7bbb      	ldrb	r3, [r7, #14]
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f001 f88d 	bl	8007e2c <USBD_LL_IsStallEP>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	601a      	str	r2, [r3, #0]
 8006d1e:	e002      	b.n	8006d26 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	2202      	movs	r2, #2
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fbd1 	bl	80074d4 <USBD_CtlSendData>
              break;
 8006d32:	e004      	b.n	8006d3e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fb5b 	bl	80073f2 <USBD_CtlError>
              break;
 8006d3c:	bf00      	nop
          }
          break;
 8006d3e:	e004      	b.n	8006d4a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006d40:	6839      	ldr	r1, [r7, #0]
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fb55 	bl	80073f2 <USBD_CtlError>
          break;
 8006d48:	bf00      	nop
      }
      break;
 8006d4a:	e005      	b.n	8006d58 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006d4c:	6839      	ldr	r1, [r7, #0]
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fb4f 	bl	80073f2 <USBD_CtlError>
      break;
 8006d54:	e000      	b.n	8006d58 <USBD_StdEPReq+0x330>
      break;
 8006d56:	bf00      	nop
  }

  return ret;
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006d76:	2300      	movs	r3, #0
 8006d78:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	885b      	ldrh	r3, [r3, #2]
 8006d7e:	0a1b      	lsrs	r3, r3, #8
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	3b01      	subs	r3, #1
 8006d84:	2b06      	cmp	r3, #6
 8006d86:	f200 8128 	bhi.w	8006fda <USBD_GetDescriptor+0x276>
 8006d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d90 <USBD_GetDescriptor+0x2c>)
 8006d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d90:	08006dad 	.word	0x08006dad
 8006d94:	08006dc5 	.word	0x08006dc5
 8006d98:	08006e05 	.word	0x08006e05
 8006d9c:	08006fdb 	.word	0x08006fdb
 8006da0:	08006fdb 	.word	0x08006fdb
 8006da4:	08006f7b 	.word	0x08006f7b
 8006da8:	08006fa7 	.word	0x08006fa7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	7c12      	ldrb	r2, [r2, #16]
 8006db8:	f107 0108 	add.w	r1, r7, #8
 8006dbc:	4610      	mov	r0, r2
 8006dbe:	4798      	blx	r3
 8006dc0:	60f8      	str	r0, [r7, #12]
      break;
 8006dc2:	e112      	b.n	8006fea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	7c1b      	ldrb	r3, [r3, #16]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10d      	bne.n	8006de8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd4:	f107 0208 	add.w	r2, r7, #8
 8006dd8:	4610      	mov	r0, r2
 8006dda:	4798      	blx	r3
 8006ddc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3301      	adds	r3, #1
 8006de2:	2202      	movs	r2, #2
 8006de4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006de6:	e100      	b.n	8006fea <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df0:	f107 0208 	add.w	r2, r7, #8
 8006df4:	4610      	mov	r0, r2
 8006df6:	4798      	blx	r3
 8006df8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	2202      	movs	r2, #2
 8006e00:	701a      	strb	r2, [r3, #0]
      break;
 8006e02:	e0f2      	b.n	8006fea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	885b      	ldrh	r3, [r3, #2]
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b05      	cmp	r3, #5
 8006e0c:	f200 80ac 	bhi.w	8006f68 <USBD_GetDescriptor+0x204>
 8006e10:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <USBD_GetDescriptor+0xb4>)
 8006e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e16:	bf00      	nop
 8006e18:	08006e31 	.word	0x08006e31
 8006e1c:	08006e65 	.word	0x08006e65
 8006e20:	08006e99 	.word	0x08006e99
 8006e24:	08006ecd 	.word	0x08006ecd
 8006e28:	08006f01 	.word	0x08006f01
 8006e2c:	08006f35 	.word	0x08006f35
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00b      	beq.n	8006e54 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	7c12      	ldrb	r2, [r2, #16]
 8006e48:	f107 0108 	add.w	r1, r7, #8
 8006e4c:	4610      	mov	r0, r2
 8006e4e:	4798      	blx	r3
 8006e50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e52:	e091      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e54:	6839      	ldr	r1, [r7, #0]
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 facb 	bl	80073f2 <USBD_CtlError>
            err++;
 8006e5c:	7afb      	ldrb	r3, [r7, #11]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	72fb      	strb	r3, [r7, #11]
          break;
 8006e62:	e089      	b.n	8006f78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	7c12      	ldrb	r2, [r2, #16]
 8006e7c:	f107 0108 	add.w	r1, r7, #8
 8006e80:	4610      	mov	r0, r2
 8006e82:	4798      	blx	r3
 8006e84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e86:	e077      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fab1 	bl	80073f2 <USBD_CtlError>
            err++;
 8006e90:	7afb      	ldrb	r3, [r7, #11]
 8006e92:	3301      	adds	r3, #1
 8006e94:	72fb      	strb	r3, [r7, #11]
          break;
 8006e96:	e06f      	b.n	8006f78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00b      	beq.n	8006ebc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	7c12      	ldrb	r2, [r2, #16]
 8006eb0:	f107 0108 	add.w	r1, r7, #8
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	4798      	blx	r3
 8006eb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006eba:	e05d      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ebc:	6839      	ldr	r1, [r7, #0]
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fa97 	bl	80073f2 <USBD_CtlError>
            err++;
 8006ec4:	7afb      	ldrb	r3, [r7, #11]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	72fb      	strb	r3, [r7, #11]
          break;
 8006eca:	e055      	b.n	8006f78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	7c12      	ldrb	r2, [r2, #16]
 8006ee4:	f107 0108 	add.w	r1, r7, #8
 8006ee8:	4610      	mov	r0, r2
 8006eea:	4798      	blx	r3
 8006eec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006eee:	e043      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ef0:	6839      	ldr	r1, [r7, #0]
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fa7d 	bl	80073f2 <USBD_CtlError>
            err++;
 8006ef8:	7afb      	ldrb	r3, [r7, #11]
 8006efa:	3301      	adds	r3, #1
 8006efc:	72fb      	strb	r3, [r7, #11]
          break;
 8006efe:	e03b      	b.n	8006f78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00b      	beq.n	8006f24 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	7c12      	ldrb	r2, [r2, #16]
 8006f18:	f107 0108 	add.w	r1, r7, #8
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	4798      	blx	r3
 8006f20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f22:	e029      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f24:	6839      	ldr	r1, [r7, #0]
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fa63 	bl	80073f2 <USBD_CtlError>
            err++;
 8006f2c:	7afb      	ldrb	r3, [r7, #11]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	72fb      	strb	r3, [r7, #11]
          break;
 8006f32:	e021      	b.n	8006f78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f46:	699b      	ldr	r3, [r3, #24]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	7c12      	ldrb	r2, [r2, #16]
 8006f4c:	f107 0108 	add.w	r1, r7, #8
 8006f50:	4610      	mov	r0, r2
 8006f52:	4798      	blx	r3
 8006f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f56:	e00f      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f58:	6839      	ldr	r1, [r7, #0]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa49 	bl	80073f2 <USBD_CtlError>
            err++;
 8006f60:	7afb      	ldrb	r3, [r7, #11]
 8006f62:	3301      	adds	r3, #1
 8006f64:	72fb      	strb	r3, [r7, #11]
          break;
 8006f66:	e007      	b.n	8006f78 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006f68:	6839      	ldr	r1, [r7, #0]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 fa41 	bl	80073f2 <USBD_CtlError>
          err++;
 8006f70:	7afb      	ldrb	r3, [r7, #11]
 8006f72:	3301      	adds	r3, #1
 8006f74:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006f76:	bf00      	nop
      }
      break;
 8006f78:	e037      	b.n	8006fea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	7c1b      	ldrb	r3, [r3, #16]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d109      	bne.n	8006f96 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8a:	f107 0208 	add.w	r2, r7, #8
 8006f8e:	4610      	mov	r0, r2
 8006f90:	4798      	blx	r3
 8006f92:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f94:	e029      	b.n	8006fea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fa2a 	bl	80073f2 <USBD_CtlError>
        err++;
 8006f9e:	7afb      	ldrb	r3, [r7, #11]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	72fb      	strb	r3, [r7, #11]
      break;
 8006fa4:	e021      	b.n	8006fea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	7c1b      	ldrb	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10d      	bne.n	8006fca <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb6:	f107 0208 	add.w	r2, r7, #8
 8006fba:	4610      	mov	r0, r2
 8006fbc:	4798      	blx	r3
 8006fbe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	2207      	movs	r2, #7
 8006fc6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006fc8:	e00f      	b.n	8006fea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006fca:	6839      	ldr	r1, [r7, #0]
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fa10 	bl	80073f2 <USBD_CtlError>
        err++;
 8006fd2:	7afb      	ldrb	r3, [r7, #11]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	72fb      	strb	r3, [r7, #11]
      break;
 8006fd8:	e007      	b.n	8006fea <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006fda:	6839      	ldr	r1, [r7, #0]
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fa08 	bl	80073f2 <USBD_CtlError>
      err++;
 8006fe2:	7afb      	ldrb	r3, [r7, #11]
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	72fb      	strb	r3, [r7, #11]
      break;
 8006fe8:	bf00      	nop
  }

  if (err != 0U)
 8006fea:	7afb      	ldrb	r3, [r7, #11]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d11e      	bne.n	800702e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	88db      	ldrh	r3, [r3, #6]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d016      	beq.n	8007026 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006ff8:	893b      	ldrh	r3, [r7, #8]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00e      	beq.n	800701c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	88da      	ldrh	r2, [r3, #6]
 8007002:	893b      	ldrh	r3, [r7, #8]
 8007004:	4293      	cmp	r3, r2
 8007006:	bf28      	it	cs
 8007008:	4613      	movcs	r3, r2
 800700a:	b29b      	uxth	r3, r3
 800700c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800700e:	893b      	ldrh	r3, [r7, #8]
 8007010:	461a      	mov	r2, r3
 8007012:	68f9      	ldr	r1, [r7, #12]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 fa5d 	bl	80074d4 <USBD_CtlSendData>
 800701a:	e009      	b.n	8007030 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f9e7 	bl	80073f2 <USBD_CtlError>
 8007024:	e004      	b.n	8007030 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 faae 	bl	8007588 <USBD_CtlSendStatus>
 800702c:	e000      	b.n	8007030 <USBD_GetDescriptor+0x2cc>
    return;
 800702e:	bf00      	nop
  }
}
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop

08007038 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	889b      	ldrh	r3, [r3, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d131      	bne.n	80070ae <USBD_SetAddress+0x76>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	88db      	ldrh	r3, [r3, #6]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d12d      	bne.n	80070ae <USBD_SetAddress+0x76>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	885b      	ldrh	r3, [r3, #2]
 8007056:	2b7f      	cmp	r3, #127	@ 0x7f
 8007058:	d829      	bhi.n	80070ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	885b      	ldrh	r3, [r3, #2]
 800705e:	b2db      	uxtb	r3, r3
 8007060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007064:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b03      	cmp	r3, #3
 8007070:	d104      	bne.n	800707c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007072:	6839      	ldr	r1, [r7, #0]
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f9bc 	bl	80073f2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800707a:	e01d      	b.n	80070b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	7bfa      	ldrb	r2, [r7, #15]
 8007080:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	4619      	mov	r1, r3
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 fefb 	bl	8007e84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa7a 	bl	8007588 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d004      	beq.n	80070a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2202      	movs	r2, #2
 800709e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070a2:	e009      	b.n	80070b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070ac:	e004      	b.n	80070b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80070ae:	6839      	ldr	r1, [r7, #0]
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f000 f99e 	bl	80073f2 <USBD_CtlError>
  }
}
 80070b6:	bf00      	nop
 80070b8:	bf00      	nop
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80070ca:	2300      	movs	r3, #0
 80070cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	885b      	ldrh	r3, [r3, #2]
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	4b4e      	ldr	r3, [pc, #312]	@ (8007210 <USBD_SetConfig+0x150>)
 80070d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80070d8:	4b4d      	ldr	r3, [pc, #308]	@ (8007210 <USBD_SetConfig+0x150>)
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d905      	bls.n	80070ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80070e0:	6839      	ldr	r1, [r7, #0]
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f985 	bl	80073f2 <USBD_CtlError>
    return USBD_FAIL;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e08c      	b.n	8007206 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d002      	beq.n	80070fe <USBD_SetConfig+0x3e>
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	d029      	beq.n	8007150 <USBD_SetConfig+0x90>
 80070fc:	e075      	b.n	80071ea <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80070fe:	4b44      	ldr	r3, [pc, #272]	@ (8007210 <USBD_SetConfig+0x150>)
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d020      	beq.n	8007148 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007106:	4b42      	ldr	r3, [pc, #264]	@ (8007210 <USBD_SetConfig+0x150>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	461a      	mov	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007110:	4b3f      	ldr	r3, [pc, #252]	@ (8007210 <USBD_SetConfig+0x150>)
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	4619      	mov	r1, r3
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f7fe ffe3 	bl	80060e2 <USBD_SetClassConfig>
 800711c:	4603      	mov	r3, r0
 800711e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007120:	7bfb      	ldrb	r3, [r7, #15]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d008      	beq.n	8007138 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007126:	6839      	ldr	r1, [r7, #0]
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f962 	bl	80073f2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2202      	movs	r2, #2
 8007132:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007136:	e065      	b.n	8007204 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fa25 	bl	8007588 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2203      	movs	r2, #3
 8007142:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007146:	e05d      	b.n	8007204 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fa1d 	bl	8007588 <USBD_CtlSendStatus>
      break;
 800714e:	e059      	b.n	8007204 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007150:	4b2f      	ldr	r3, [pc, #188]	@ (8007210 <USBD_SetConfig+0x150>)
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d112      	bne.n	800717e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007160:	4b2b      	ldr	r3, [pc, #172]	@ (8007210 <USBD_SetConfig+0x150>)
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800716a:	4b29      	ldr	r3, [pc, #164]	@ (8007210 <USBD_SetConfig+0x150>)
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	4619      	mov	r1, r3
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f7fe ffd2 	bl	800611a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fa06 	bl	8007588 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800717c:	e042      	b.n	8007204 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800717e:	4b24      	ldr	r3, [pc, #144]	@ (8007210 <USBD_SetConfig+0x150>)
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	429a      	cmp	r2, r3
 800718a:	d02a      	beq.n	80071e2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	b2db      	uxtb	r3, r3
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f7fe ffc0 	bl	800611a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800719a:	4b1d      	ldr	r3, [pc, #116]	@ (8007210 <USBD_SetConfig+0x150>)
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80071a4:	4b1a      	ldr	r3, [pc, #104]	@ (8007210 <USBD_SetConfig+0x150>)
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7fe ff99 	bl	80060e2 <USBD_SetClassConfig>
 80071b0:	4603      	mov	r3, r0
 80071b2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80071b4:	7bfb      	ldrb	r3, [r7, #15]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00f      	beq.n	80071da <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f918 	bl	80073f2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	4619      	mov	r1, r3
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fe ffa5 	bl	800611a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80071d8:	e014      	b.n	8007204 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f9d4 	bl	8007588 <USBD_CtlSendStatus>
      break;
 80071e0:	e010      	b.n	8007204 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f9d0 	bl	8007588 <USBD_CtlSendStatus>
      break;
 80071e8:	e00c      	b.n	8007204 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80071ea:	6839      	ldr	r1, [r7, #0]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f900 	bl	80073f2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80071f2:	4b07      	ldr	r3, [pc, #28]	@ (8007210 <USBD_SetConfig+0x150>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	4619      	mov	r1, r3
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f7fe ff8e 	bl	800611a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80071fe:	2303      	movs	r3, #3
 8007200:	73fb      	strb	r3, [r7, #15]
      break;
 8007202:	bf00      	nop
  }

  return ret;
 8007204:	7bfb      	ldrb	r3, [r7, #15]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000238 	.word	0x20000238

08007214 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	88db      	ldrh	r3, [r3, #6]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d004      	beq.n	8007230 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007226:	6839      	ldr	r1, [r7, #0]
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f8e2 	bl	80073f2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800722e:	e023      	b.n	8007278 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b02      	cmp	r3, #2
 800723a:	dc02      	bgt.n	8007242 <USBD_GetConfig+0x2e>
 800723c:	2b00      	cmp	r3, #0
 800723e:	dc03      	bgt.n	8007248 <USBD_GetConfig+0x34>
 8007240:	e015      	b.n	800726e <USBD_GetConfig+0x5a>
 8007242:	2b03      	cmp	r3, #3
 8007244:	d00b      	beq.n	800725e <USBD_GetConfig+0x4a>
 8007246:	e012      	b.n	800726e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	3308      	adds	r3, #8
 8007252:	2201      	movs	r2, #1
 8007254:	4619      	mov	r1, r3
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f93c 	bl	80074d4 <USBD_CtlSendData>
        break;
 800725c:	e00c      	b.n	8007278 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	3304      	adds	r3, #4
 8007262:	2201      	movs	r2, #1
 8007264:	4619      	mov	r1, r3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f934 	bl	80074d4 <USBD_CtlSendData>
        break;
 800726c:	e004      	b.n	8007278 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800726e:	6839      	ldr	r1, [r7, #0]
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 f8be 	bl	80073f2 <USBD_CtlError>
        break;
 8007276:	bf00      	nop
}
 8007278:	bf00      	nop
 800727a:	3708      	adds	r7, #8
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007290:	b2db      	uxtb	r3, r3
 8007292:	3b01      	subs	r3, #1
 8007294:	2b02      	cmp	r3, #2
 8007296:	d81e      	bhi.n	80072d6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	88db      	ldrh	r3, [r3, #6]
 800729c:	2b02      	cmp	r3, #2
 800729e:	d004      	beq.n	80072aa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80072a0:	6839      	ldr	r1, [r7, #0]
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f8a5 	bl	80073f2 <USBD_CtlError>
        break;
 80072a8:	e01a      	b.n	80072e0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d005      	beq.n	80072c6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	f043 0202 	orr.w	r2, r3, #2
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	330c      	adds	r3, #12
 80072ca:	2202      	movs	r2, #2
 80072cc:	4619      	mov	r1, r3
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f900 	bl	80074d4 <USBD_CtlSendData>
      break;
 80072d4:	e004      	b.n	80072e0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f88a 	bl	80073f2 <USBD_CtlError>
      break;
 80072de:	bf00      	nop
  }
}
 80072e0:	bf00      	nop
 80072e2:	3708      	adds	r7, #8
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	885b      	ldrh	r3, [r3, #2]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d107      	bne.n	800730a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f940 	bl	8007588 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007308:	e013      	b.n	8007332 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	885b      	ldrh	r3, [r3, #2]
 800730e:	2b02      	cmp	r3, #2
 8007310:	d10b      	bne.n	800732a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	889b      	ldrh	r3, [r3, #4]
 8007316:	0a1b      	lsrs	r3, r3, #8
 8007318:	b29b      	uxth	r3, r3
 800731a:	b2da      	uxtb	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f930 	bl	8007588 <USBD_CtlSendStatus>
}
 8007328:	e003      	b.n	8007332 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800732a:	6839      	ldr	r1, [r7, #0]
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 f860 	bl	80073f2 <USBD_CtlError>
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b082      	sub	sp, #8
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800734a:	b2db      	uxtb	r3, r3
 800734c:	3b01      	subs	r3, #1
 800734e:	2b02      	cmp	r3, #2
 8007350:	d80b      	bhi.n	800736a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	885b      	ldrh	r3, [r3, #2]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d10c      	bne.n	8007374 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f910 	bl	8007588 <USBD_CtlSendStatus>
      }
      break;
 8007368:	e004      	b.n	8007374 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800736a:	6839      	ldr	r1, [r7, #0]
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 f840 	bl	80073f2 <USBD_CtlError>
      break;
 8007372:	e000      	b.n	8007376 <USBD_ClrFeature+0x3c>
      break;
 8007374:	bf00      	nop
  }
}
 8007376:	bf00      	nop
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	781a      	ldrb	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	3301      	adds	r3, #1
 8007398:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	781a      	ldrb	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3301      	adds	r3, #1
 80073a6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f7ff fa40 	bl	800682e <SWAPBYTE>
 80073ae:	4603      	mov	r3, r0
 80073b0:	461a      	mov	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	3301      	adds	r3, #1
 80073ba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	3301      	adds	r3, #1
 80073c0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f7ff fa33 	bl	800682e <SWAPBYTE>
 80073c8:	4603      	mov	r3, r0
 80073ca:	461a      	mov	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	3301      	adds	r3, #1
 80073d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	3301      	adds	r3, #1
 80073da:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f7ff fa26 	bl	800682e <SWAPBYTE>
 80073e2:	4603      	mov	r3, r0
 80073e4:	461a      	mov	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	80da      	strh	r2, [r3, #6]
}
 80073ea:	bf00      	nop
 80073ec:	3710      	adds	r7, #16
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b082      	sub	sp, #8
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80073fc:	2180      	movs	r1, #128	@ 0x80
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fcd6 	bl	8007db0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007404:	2100      	movs	r1, #0
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fcd2 	bl	8007db0 <USBD_LL_StallEP>
}
 800740c:	bf00      	nop
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007420:	2300      	movs	r3, #0
 8007422:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d036      	beq.n	8007498 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800742e:	6938      	ldr	r0, [r7, #16]
 8007430:	f000 f836 	bl	80074a0 <USBD_GetLen>
 8007434:	4603      	mov	r3, r0
 8007436:	3301      	adds	r3, #1
 8007438:	b29b      	uxth	r3, r3
 800743a:	005b      	lsls	r3, r3, #1
 800743c:	b29a      	uxth	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007442:	7dfb      	ldrb	r3, [r7, #23]
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	4413      	add	r3, r2
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	7812      	ldrb	r2, [r2, #0]
 800744c:	701a      	strb	r2, [r3, #0]
  idx++;
 800744e:	7dfb      	ldrb	r3, [r7, #23]
 8007450:	3301      	adds	r3, #1
 8007452:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	4413      	add	r3, r2
 800745a:	2203      	movs	r2, #3
 800745c:	701a      	strb	r2, [r3, #0]
  idx++;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	3301      	adds	r3, #1
 8007462:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007464:	e013      	b.n	800748e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007466:	7dfb      	ldrb	r3, [r7, #23]
 8007468:	68ba      	ldr	r2, [r7, #8]
 800746a:	4413      	add	r3, r2
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	7812      	ldrb	r2, [r2, #0]
 8007470:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	3301      	adds	r3, #1
 8007476:	613b      	str	r3, [r7, #16]
    idx++;
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	3301      	adds	r3, #1
 800747c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800747e:	7dfb      	ldrb	r3, [r7, #23]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	4413      	add	r3, r2
 8007484:	2200      	movs	r2, #0
 8007486:	701a      	strb	r2, [r3, #0]
    idx++;
 8007488:	7dfb      	ldrb	r3, [r7, #23]
 800748a:	3301      	adds	r3, #1
 800748c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1e7      	bne.n	8007466 <USBD_GetString+0x52>
 8007496:	e000      	b.n	800749a <USBD_GetString+0x86>
    return;
 8007498:	bf00      	nop
  }
}
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80074a8:	2300      	movs	r3, #0
 80074aa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80074b0:	e005      	b.n	80074be <USBD_GetLen+0x1e>
  {
    len++;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
 80074b4:	3301      	adds	r3, #1
 80074b6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	3301      	adds	r3, #1
 80074bc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1f5      	bne.n	80074b2 <USBD_GetLen+0x12>
  }

  return len;
 80074c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3714      	adds	r7, #20
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2202      	movs	r2, #2
 80074e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	2100      	movs	r1, #0
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 fce1 	bl	8007ec2 <USBD_LL_Transmit>

  return USBD_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	2100      	movs	r1, #0
 800751c:	68f8      	ldr	r0, [r7, #12]
 800751e:	f000 fcd0 	bl	8007ec2 <USBD_LL_Transmit>

  return USBD_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2203      	movs	r2, #3
 800753c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	2100      	movs	r1, #0
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f000 fcd4 	bl	8007f04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b084      	sub	sp, #16
 800756a:	af00      	add	r7, sp, #0
 800756c:	60f8      	str	r0, [r7, #12]
 800756e:	60b9      	str	r1, [r7, #8]
 8007570:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	2100      	movs	r1, #0
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 fcc3 	bl	8007f04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2204      	movs	r2, #4
 8007594:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007598:	2300      	movs	r3, #0
 800759a:	2200      	movs	r2, #0
 800759c:	2100      	movs	r1, #0
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fc8f 	bl	8007ec2 <USBD_LL_Transmit>

  return USBD_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b082      	sub	sp, #8
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2205      	movs	r2, #5
 80075ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075be:	2300      	movs	r3, #0
 80075c0:	2200      	movs	r2, #0
 80075c2:	2100      	movs	r1, #0
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 fc9d 	bl	8007f04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80075d8:	2200      	movs	r2, #0
 80075da:	4912      	ldr	r1, [pc, #72]	@ (8007624 <MX_USB_DEVICE_Init+0x50>)
 80075dc:	4812      	ldr	r0, [pc, #72]	@ (8007628 <MX_USB_DEVICE_Init+0x54>)
 80075de:	f7fe fd03 	bl	8005fe8 <USBD_Init>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d001      	beq.n	80075ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80075e8:	f7f9 fa24 	bl	8000a34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80075ec:	490f      	ldr	r1, [pc, #60]	@ (800762c <MX_USB_DEVICE_Init+0x58>)
 80075ee:	480e      	ldr	r0, [pc, #56]	@ (8007628 <MX_USB_DEVICE_Init+0x54>)
 80075f0:	f7fe fd2a 	bl	8006048 <USBD_RegisterClass>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80075fa:	f7f9 fa1b 	bl	8000a34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80075fe:	490c      	ldr	r1, [pc, #48]	@ (8007630 <MX_USB_DEVICE_Init+0x5c>)
 8007600:	4809      	ldr	r0, [pc, #36]	@ (8007628 <MX_USB_DEVICE_Init+0x54>)
 8007602:	f7fe fc21 	bl	8005e48 <USBD_CDC_RegisterInterface>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800760c:	f7f9 fa12 	bl	8000a34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007610:	4805      	ldr	r0, [pc, #20]	@ (8007628 <MX_USB_DEVICE_Init+0x54>)
 8007612:	f7fe fd4f 	bl	80060b4 <USBD_Start>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d001      	beq.n	8007620 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800761c:	f7f9 fa0a 	bl	8000a34 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007620:	bf00      	nop
 8007622:	bd80      	pop	{r7, pc}
 8007624:	200000ac 	.word	0x200000ac
 8007628:	2000023c 	.word	0x2000023c
 800762c:	20000018 	.word	0x20000018
 8007630:	20000098 	.word	0x20000098

08007634 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007638:	2200      	movs	r2, #0
 800763a:	4905      	ldr	r1, [pc, #20]	@ (8007650 <CDC_Init_FS+0x1c>)
 800763c:	4805      	ldr	r0, [pc, #20]	@ (8007654 <CDC_Init_FS+0x20>)
 800763e:	f7fe fc1d 	bl	8005e7c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007642:	4905      	ldr	r1, [pc, #20]	@ (8007658 <CDC_Init_FS+0x24>)
 8007644:	4803      	ldr	r0, [pc, #12]	@ (8007654 <CDC_Init_FS+0x20>)
 8007646:	f7fe fc3b 	bl	8005ec0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800764a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	20000d18 	.word	0x20000d18
 8007654:	2000023c 	.word	0x2000023c
 8007658:	20000518 	.word	0x20000518

0800765c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800765c:	b480      	push	{r7}
 800765e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007660:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007662:	4618      	mov	r0, r3
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	6039      	str	r1, [r7, #0]
 8007676:	71fb      	strb	r3, [r7, #7]
 8007678:	4613      	mov	r3, r2
 800767a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800767c:	79fb      	ldrb	r3, [r7, #7]
 800767e:	2b23      	cmp	r3, #35	@ 0x23
 8007680:	d84a      	bhi.n	8007718 <CDC_Control_FS+0xac>
 8007682:	a201      	add	r2, pc, #4	@ (adr r2, 8007688 <CDC_Control_FS+0x1c>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	08007719 	.word	0x08007719
 800768c:	08007719 	.word	0x08007719
 8007690:	08007719 	.word	0x08007719
 8007694:	08007719 	.word	0x08007719
 8007698:	08007719 	.word	0x08007719
 800769c:	08007719 	.word	0x08007719
 80076a0:	08007719 	.word	0x08007719
 80076a4:	08007719 	.word	0x08007719
 80076a8:	08007719 	.word	0x08007719
 80076ac:	08007719 	.word	0x08007719
 80076b0:	08007719 	.word	0x08007719
 80076b4:	08007719 	.word	0x08007719
 80076b8:	08007719 	.word	0x08007719
 80076bc:	08007719 	.word	0x08007719
 80076c0:	08007719 	.word	0x08007719
 80076c4:	08007719 	.word	0x08007719
 80076c8:	08007719 	.word	0x08007719
 80076cc:	08007719 	.word	0x08007719
 80076d0:	08007719 	.word	0x08007719
 80076d4:	08007719 	.word	0x08007719
 80076d8:	08007719 	.word	0x08007719
 80076dc:	08007719 	.word	0x08007719
 80076e0:	08007719 	.word	0x08007719
 80076e4:	08007719 	.word	0x08007719
 80076e8:	08007719 	.word	0x08007719
 80076ec:	08007719 	.word	0x08007719
 80076f0:	08007719 	.word	0x08007719
 80076f4:	08007719 	.word	0x08007719
 80076f8:	08007719 	.word	0x08007719
 80076fc:	08007719 	.word	0x08007719
 8007700:	08007719 	.word	0x08007719
 8007704:	08007719 	.word	0x08007719
 8007708:	08007719 	.word	0x08007719
 800770c:	08007719 	.word	0x08007719
 8007710:	08007719 	.word	0x08007719
 8007714:	08007719 	.word	0x08007719
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007718:	bf00      	nop
  }

  return (USBD_OK);
 800771a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800771c:	4618      	mov	r0, r3
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007732:	6879      	ldr	r1, [r7, #4]
 8007734:	4805      	ldr	r0, [pc, #20]	@ (800774c <CDC_Receive_FS+0x24>)
 8007736:	f7fe fbc3 	bl	8005ec0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800773a:	4804      	ldr	r0, [pc, #16]	@ (800774c <CDC_Receive_FS+0x24>)
 800773c:	f7fe fc1e 	bl	8005f7c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007740:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007742:	4618      	mov	r0, r3
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	2000023c 	.word	0x2000023c

08007750 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	460b      	mov	r3, r1
 800775a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800775c:	2300      	movs	r3, #0
 800775e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007760:	4b0d      	ldr	r3, [pc, #52]	@ (8007798 <CDC_Transmit_FS+0x48>)
 8007762:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007766:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800776e:	2b00      	cmp	r3, #0
 8007770:	d001      	beq.n	8007776 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007772:	2301      	movs	r3, #1
 8007774:	e00b      	b.n	800778e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007776:	887b      	ldrh	r3, [r7, #2]
 8007778:	461a      	mov	r2, r3
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	4806      	ldr	r0, [pc, #24]	@ (8007798 <CDC_Transmit_FS+0x48>)
 800777e:	f7fe fb7d 	bl	8005e7c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007782:	4805      	ldr	r0, [pc, #20]	@ (8007798 <CDC_Transmit_FS+0x48>)
 8007784:	f7fe fbba 	bl	8005efc <USBD_CDC_TransmitPacket>
 8007788:	4603      	mov	r3, r0
 800778a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800778c:	7bfb      	ldrb	r3, [r7, #15]
}
 800778e:	4618      	mov	r0, r3
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	2000023c 	.word	0x2000023c

0800779c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800779c:	b480      	push	{r7}
 800779e:	b087      	sub	sp, #28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	4613      	mov	r3, r2
 80077a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80077ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	371c      	adds	r7, #28
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
	...

080077c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	4603      	mov	r3, r0
 80077c8:	6039      	str	r1, [r7, #0]
 80077ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	2212      	movs	r2, #18
 80077d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80077d2:	4b03      	ldr	r3, [pc, #12]	@ (80077e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	200000c8 	.word	0x200000c8

080077e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4603      	mov	r3, r0
 80077ec:	6039      	str	r1, [r7, #0]
 80077ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2204      	movs	r2, #4
 80077f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80077f6:	4b03      	ldr	r3, [pc, #12]	@ (8007804 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr
 8007804:	200000dc 	.word	0x200000dc

08007808 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	6039      	str	r1, [r7, #0]
 8007812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007814:	79fb      	ldrb	r3, [r7, #7]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d105      	bne.n	8007826 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	4907      	ldr	r1, [pc, #28]	@ (800783c <USBD_FS_ProductStrDescriptor+0x34>)
 800781e:	4808      	ldr	r0, [pc, #32]	@ (8007840 <USBD_FS_ProductStrDescriptor+0x38>)
 8007820:	f7ff fdf8 	bl	8007414 <USBD_GetString>
 8007824:	e004      	b.n	8007830 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	4904      	ldr	r1, [pc, #16]	@ (800783c <USBD_FS_ProductStrDescriptor+0x34>)
 800782a:	4805      	ldr	r0, [pc, #20]	@ (8007840 <USBD_FS_ProductStrDescriptor+0x38>)
 800782c:	f7ff fdf2 	bl	8007414 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007830:	4b02      	ldr	r3, [pc, #8]	@ (800783c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007832:	4618      	mov	r0, r3
 8007834:	3708      	adds	r7, #8
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	20001518 	.word	0x20001518
 8007840:	08008958 	.word	0x08008958

08007844 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	6039      	str	r1, [r7, #0]
 800784e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	4904      	ldr	r1, [pc, #16]	@ (8007864 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007854:	4804      	ldr	r0, [pc, #16]	@ (8007868 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007856:	f7ff fddd 	bl	8007414 <USBD_GetString>
  return USBD_StrDesc;
 800785a:	4b02      	ldr	r3, [pc, #8]	@ (8007864 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800785c:	4618      	mov	r0, r3
 800785e:	3708      	adds	r7, #8
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	20001518 	.word	0x20001518
 8007868:	08008970 	.word	0x08008970

0800786c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	6039      	str	r1, [r7, #0]
 8007876:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	221a      	movs	r2, #26
 800787c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800787e:	f000 f843 	bl	8007908 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007882:	4b02      	ldr	r3, [pc, #8]	@ (800788c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007884:	4618      	mov	r0, r3
 8007886:	3708      	adds	r7, #8
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	200000e0 	.word	0x200000e0

08007890 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	4603      	mov	r3, r0
 8007898:	6039      	str	r1, [r7, #0]
 800789a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800789c:	79fb      	ldrb	r3, [r7, #7]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d105      	bne.n	80078ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	4907      	ldr	r1, [pc, #28]	@ (80078c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078a6:	4808      	ldr	r0, [pc, #32]	@ (80078c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80078a8:	f7ff fdb4 	bl	8007414 <USBD_GetString>
 80078ac:	e004      	b.n	80078b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	4904      	ldr	r1, [pc, #16]	@ (80078c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078b2:	4805      	ldr	r0, [pc, #20]	@ (80078c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80078b4:	f7ff fdae 	bl	8007414 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078b8:	4b02      	ldr	r3, [pc, #8]	@ (80078c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20001518 	.word	0x20001518
 80078c8:	08008984 	.word	0x08008984

080078cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4603      	mov	r3, r0
 80078d4:	6039      	str	r1, [r7, #0]
 80078d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80078d8:	79fb      	ldrb	r3, [r7, #7]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d105      	bne.n	80078ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	4907      	ldr	r1, [pc, #28]	@ (8007900 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80078e2:	4808      	ldr	r0, [pc, #32]	@ (8007904 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80078e4:	f7ff fd96 	bl	8007414 <USBD_GetString>
 80078e8:	e004      	b.n	80078f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	4904      	ldr	r1, [pc, #16]	@ (8007900 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80078ee:	4805      	ldr	r0, [pc, #20]	@ (8007904 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80078f0:	f7ff fd90 	bl	8007414 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078f4:	4b02      	ldr	r3, [pc, #8]	@ (8007900 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3708      	adds	r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	20001518 	.word	0x20001518
 8007904:	08008990 	.word	0x08008990

08007908 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800790e:	4b0f      	ldr	r3, [pc, #60]	@ (800794c <Get_SerialNum+0x44>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007914:	4b0e      	ldr	r3, [pc, #56]	@ (8007950 <Get_SerialNum+0x48>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800791a:	4b0e      	ldr	r3, [pc, #56]	@ (8007954 <Get_SerialNum+0x4c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4413      	add	r3, r2
 8007926:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d009      	beq.n	8007942 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800792e:	2208      	movs	r2, #8
 8007930:	4909      	ldr	r1, [pc, #36]	@ (8007958 <Get_SerialNum+0x50>)
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	f000 f814 	bl	8007960 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007938:	2204      	movs	r2, #4
 800793a:	4908      	ldr	r1, [pc, #32]	@ (800795c <Get_SerialNum+0x54>)
 800793c:	68b8      	ldr	r0, [r7, #8]
 800793e:	f000 f80f 	bl	8007960 <IntToUnicode>
  }
}
 8007942:	bf00      	nop
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	1fff7a10 	.word	0x1fff7a10
 8007950:	1fff7a14 	.word	0x1fff7a14
 8007954:	1fff7a18 	.word	0x1fff7a18
 8007958:	200000e2 	.word	0x200000e2
 800795c:	200000f2 	.word	0x200000f2

08007960 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	4613      	mov	r3, r2
 800796c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800796e:	2300      	movs	r3, #0
 8007970:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007972:	2300      	movs	r3, #0
 8007974:	75fb      	strb	r3, [r7, #23]
 8007976:	e027      	b.n	80079c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	0f1b      	lsrs	r3, r3, #28
 800797c:	2b09      	cmp	r3, #9
 800797e:	d80b      	bhi.n	8007998 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	0f1b      	lsrs	r3, r3, #28
 8007984:	b2da      	uxtb	r2, r3
 8007986:	7dfb      	ldrb	r3, [r7, #23]
 8007988:	005b      	lsls	r3, r3, #1
 800798a:	4619      	mov	r1, r3
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	440b      	add	r3, r1
 8007990:	3230      	adds	r2, #48	@ 0x30
 8007992:	b2d2      	uxtb	r2, r2
 8007994:	701a      	strb	r2, [r3, #0]
 8007996:	e00a      	b.n	80079ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	0f1b      	lsrs	r3, r3, #28
 800799c:	b2da      	uxtb	r2, r3
 800799e:	7dfb      	ldrb	r3, [r7, #23]
 80079a0:	005b      	lsls	r3, r3, #1
 80079a2:	4619      	mov	r1, r3
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	440b      	add	r3, r1
 80079a8:	3237      	adds	r2, #55	@ 0x37
 80079aa:	b2d2      	uxtb	r2, r2
 80079ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80079b4:	7dfb      	ldrb	r3, [r7, #23]
 80079b6:	005b      	lsls	r3, r3, #1
 80079b8:	3301      	adds	r3, #1
 80079ba:	68ba      	ldr	r2, [r7, #8]
 80079bc:	4413      	add	r3, r2
 80079be:	2200      	movs	r2, #0
 80079c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80079c2:	7dfb      	ldrb	r3, [r7, #23]
 80079c4:	3301      	adds	r3, #1
 80079c6:	75fb      	strb	r3, [r7, #23]
 80079c8:	7dfa      	ldrb	r2, [r7, #23]
 80079ca:	79fb      	ldrb	r3, [r7, #7]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d3d3      	bcc.n	8007978 <IntToUnicode+0x18>
  }
}
 80079d0:	bf00      	nop
 80079d2:	bf00      	nop
 80079d4:	371c      	adds	r7, #28
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
	...

080079e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08a      	sub	sp, #40	@ 0x28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079e8:	f107 0314 	add.w	r3, r7, #20
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	605a      	str	r2, [r3, #4]
 80079f2:	609a      	str	r2, [r3, #8]
 80079f4:	60da      	str	r2, [r3, #12]
 80079f6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a00:	d13a      	bne.n	8007a78 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a02:	2300      	movs	r3, #0
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	4b1e      	ldr	r3, [pc, #120]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a0c:	f043 0301 	orr.w	r3, r3, #1
 8007a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a12:	4b1b      	ldr	r3, [pc, #108]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	613b      	str	r3, [r7, #16]
 8007a1c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007a1e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a24:	2302      	movs	r3, #2
 8007a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007a30:	230a      	movs	r3, #10
 8007a32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a34:	f107 0314 	add.w	r3, r7, #20
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4812      	ldr	r0, [pc, #72]	@ (8007a84 <HAL_PCD_MspInit+0xa4>)
 8007a3c:	f7f9 fb38 	bl	80010b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007a40:	4b0f      	ldr	r3, [pc, #60]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a44:	4a0e      	ldr	r2, [pc, #56]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a4a:	6353      	str	r3, [r2, #52]	@ 0x34
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	4b0b      	ldr	r3, [pc, #44]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a54:	4a0a      	ldr	r2, [pc, #40]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8007a5c:	4b08      	ldr	r3, [pc, #32]	@ (8007a80 <HAL_PCD_MspInit+0xa0>)
 8007a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a64:	60fb      	str	r3, [r7, #12]
 8007a66:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007a68:	2200      	movs	r2, #0
 8007a6a:	2100      	movs	r1, #0
 8007a6c:	2043      	movs	r0, #67	@ 0x43
 8007a6e:	f7f9 fae8 	bl	8001042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007a72:	2043      	movs	r0, #67	@ 0x43
 8007a74:	f7f9 fb01 	bl	800107a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007a78:	bf00      	nop
 8007a7a:	3728      	adds	r7, #40	@ 0x28
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	40023800 	.word	0x40023800
 8007a84:	40020000 	.word	0x40020000

08007a88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	4610      	mov	r0, r2
 8007aa0:	f7fe fb55 	bl	800614e <USBD_LL_SetupStage>
}
 8007aa4:	bf00      	nop
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b082      	sub	sp, #8
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007abe:	78fa      	ldrb	r2, [r7, #3]
 8007ac0:	6879      	ldr	r1, [r7, #4]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	00db      	lsls	r3, r3, #3
 8007ac6:	4413      	add	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	440b      	add	r3, r1
 8007acc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	78fb      	ldrb	r3, [r7, #3]
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	f7fe fb8f 	bl	80061f8 <USBD_LL_DataOutStage>
}
 8007ada:	bf00      	nop
 8007adc:	3708      	adds	r7, #8
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b082      	sub	sp, #8
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	460b      	mov	r3, r1
 8007aec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007af4:	78fa      	ldrb	r2, [r7, #3]
 8007af6:	6879      	ldr	r1, [r7, #4]
 8007af8:	4613      	mov	r3, r2
 8007afa:	00db      	lsls	r3, r3, #3
 8007afc:	4413      	add	r3, r2
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	440b      	add	r3, r1
 8007b02:	3320      	adds	r3, #32
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	78fb      	ldrb	r3, [r7, #3]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	f7fe fc28 	bl	800635e <USBD_LL_DataInStage>
}
 8007b0e:	bf00      	nop
 8007b10:	3708      	adds	r7, #8
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b082      	sub	sp, #8
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe fd62 	bl	80065ee <USBD_LL_SOF>
}
 8007b2a:	bf00      	nop
 8007b2c:	3708      	adds	r7, #8
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	79db      	ldrb	r3, [r3, #7]
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d001      	beq.n	8007b4a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007b46:	f7f8 ff75 	bl	8000a34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b50:	7bfa      	ldrb	r2, [r7, #15]
 8007b52:	4611      	mov	r1, r2
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fe fd06 	bl	8006566 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7fe fcae 	bl	80064c2 <USBD_LL_Reset>
}
 8007b66:	bf00      	nop
 8007b68:	3710      	adds	r7, #16
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
	...

08007b70 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7fe fd01 	bl	8006586 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	6812      	ldr	r2, [r2, #0]
 8007b92:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007b96:	f043 0301 	orr.w	r3, r3, #1
 8007b9a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	7adb      	ldrb	r3, [r3, #11]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ba4:	4b04      	ldr	r3, [pc, #16]	@ (8007bb8 <HAL_PCD_SuspendCallback+0x48>)
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	4a03      	ldr	r2, [pc, #12]	@ (8007bb8 <HAL_PCD_SuspendCallback+0x48>)
 8007baa:	f043 0306 	orr.w	r3, r3, #6
 8007bae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007bb0:	bf00      	nop
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	e000ed00 	.word	0xe000ed00

08007bbc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe fcf7 	bl	80065be <USBD_LL_Resume>
}
 8007bd0:	bf00      	nop
 8007bd2:	3708      	adds	r7, #8
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	460b      	mov	r3, r1
 8007be2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007bea:	78fa      	ldrb	r2, [r7, #3]
 8007bec:	4611      	mov	r1, r2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7fe fd4f 	bl	8006692 <USBD_LL_IsoOUTIncomplete>
}
 8007bf4:	bf00      	nop
 8007bf6:	3708      	adds	r7, #8
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	460b      	mov	r3, r1
 8007c06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c0e:	78fa      	ldrb	r2, [r7, #3]
 8007c10:	4611      	mov	r1, r2
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7fe fd0b 	bl	800662e <USBD_LL_IsoINIncomplete>
}
 8007c18:	bf00      	nop
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fe fd61 	bl	80066f6 <USBD_LL_DevConnected>
}
 8007c34:	bf00      	nop
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fe fd5e 	bl	800670c <USBD_LL_DevDisconnected>
}
 8007c50:	bf00      	nop
 8007c52:	3708      	adds	r7, #8
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d13c      	bne.n	8007ce2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007c68:	4a20      	ldr	r2, [pc, #128]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a1e      	ldr	r2, [pc, #120]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c74:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007c78:	4b1c      	ldr	r3, [pc, #112]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c7a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007c7e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007c80:	4b1a      	ldr	r3, [pc, #104]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c82:	2204      	movs	r2, #4
 8007c84:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007c86:	4b19      	ldr	r3, [pc, #100]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c88:	2202      	movs	r2, #2
 8007c8a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007c8c:	4b17      	ldr	r3, [pc, #92]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007c92:	4b16      	ldr	r3, [pc, #88]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c94:	2202      	movs	r2, #2
 8007c96:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007c98:	4b14      	ldr	r3, [pc, #80]	@ (8007cec <USBD_LL_Init+0x94>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007c9e:	4b13      	ldr	r3, [pc, #76]	@ (8007cec <USBD_LL_Init+0x94>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007ca4:	4b11      	ldr	r3, [pc, #68]	@ (8007cec <USBD_LL_Init+0x94>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007caa:	4b10      	ldr	r3, [pc, #64]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007cb6:	480d      	ldr	r0, [pc, #52]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cb8:	f7f9 fbaf 	bl	800141a <HAL_PCD_Init>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d001      	beq.n	8007cc6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007cc2:	f7f8 feb7 	bl	8000a34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007cc6:	2180      	movs	r1, #128	@ 0x80
 8007cc8:	4808      	ldr	r0, [pc, #32]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cca:	f7fa fdda 	bl	8002882 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007cce:	2240      	movs	r2, #64	@ 0x40
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	4806      	ldr	r0, [pc, #24]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cd4:	f7fa fd8e 	bl	80027f4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007cd8:	2280      	movs	r2, #128	@ 0x80
 8007cda:	2101      	movs	r1, #1
 8007cdc:	4803      	ldr	r0, [pc, #12]	@ (8007cec <USBD_LL_Init+0x94>)
 8007cde:	f7fa fd89 	bl	80027f4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3708      	adds	r7, #8
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	20001718 	.word	0x20001718

08007cf0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7f9 fc96 	bl	8001638 <HAL_PCD_Start>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 f942 	bl	8007f9c <USBD_Get_USB_Status>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b084      	sub	sp, #16
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	4608      	mov	r0, r1
 8007d30:	4611      	mov	r1, r2
 8007d32:	461a      	mov	r2, r3
 8007d34:	4603      	mov	r3, r0
 8007d36:	70fb      	strb	r3, [r7, #3]
 8007d38:	460b      	mov	r3, r1
 8007d3a:	70bb      	strb	r3, [r7, #2]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d40:	2300      	movs	r3, #0
 8007d42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007d4e:	78bb      	ldrb	r3, [r7, #2]
 8007d50:	883a      	ldrh	r2, [r7, #0]
 8007d52:	78f9      	ldrb	r1, [r7, #3]
 8007d54:	f7fa f96a 	bl	800202c <HAL_PCD_EP_Open>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 f91c 	bl	8007f9c <USBD_Get_USB_Status>
 8007d64:	4603      	mov	r3, r0
 8007d66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d68:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b084      	sub	sp, #16
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d8c:	78fa      	ldrb	r2, [r7, #3]
 8007d8e:	4611      	mov	r1, r2
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fa f9b3 	bl	80020fc <HAL_PCD_EP_Close>
 8007d96:	4603      	mov	r3, r0
 8007d98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f000 f8fd 	bl	8007f9c <USBD_Get_USB_Status>
 8007da2:	4603      	mov	r3, r0
 8007da4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007da6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	460b      	mov	r3, r1
 8007dba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007dca:	78fa      	ldrb	r2, [r7, #3]
 8007dcc:	4611      	mov	r1, r2
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7fa fa6b 	bl	80022aa <HAL_PCD_EP_SetStall>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 f8de 	bl	8007f9c <USBD_Get_USB_Status>
 8007de0:	4603      	mov	r3, r0
 8007de2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007de4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b084      	sub	sp, #16
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	460b      	mov	r3, r1
 8007df8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e08:	78fa      	ldrb	r2, [r7, #3]
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7fa faaf 	bl	8002370 <HAL_PCD_EP_ClrStall>
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e16:	7bfb      	ldrb	r3, [r7, #15]
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f000 f8bf 	bl	8007f9c <USBD_Get_USB_Status>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	460b      	mov	r3, r1
 8007e36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	da0b      	bge.n	8007e60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007e48:	78fb      	ldrb	r3, [r7, #3]
 8007e4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e4e:	68f9      	ldr	r1, [r7, #12]
 8007e50:	4613      	mov	r3, r2
 8007e52:	00db      	lsls	r3, r3, #3
 8007e54:	4413      	add	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	440b      	add	r3, r1
 8007e5a:	3316      	adds	r3, #22
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	e00b      	b.n	8007e78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007e60:	78fb      	ldrb	r3, [r7, #3]
 8007e62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e66:	68f9      	ldr	r1, [r7, #12]
 8007e68:	4613      	mov	r3, r2
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	4413      	add	r3, r2
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	440b      	add	r3, r1
 8007e72:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007e76:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3714      	adds	r7, #20
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e94:	2300      	movs	r3, #0
 8007e96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e9e:	78fa      	ldrb	r2, [r7, #3]
 8007ea0:	4611      	mov	r1, r2
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fa f89e 	bl	8001fe4 <HAL_PCD_SetAddress>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f000 f874 	bl	8007f9c <USBD_Get_USB_Status>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007eb8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007ec2:	b580      	push	{r7, lr}
 8007ec4:	b086      	sub	sp, #24
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	60f8      	str	r0, [r7, #12]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
 8007ece:	460b      	mov	r3, r1
 8007ed0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007ee0:	7af9      	ldrb	r1, [r7, #11]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	f7fa f9a6 	bl	8002236 <HAL_PCD_EP_Transmit>
 8007eea:	4603      	mov	r3, r0
 8007eec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007eee:	7dfb      	ldrb	r3, [r7, #23]
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 f853 	bl	8007f9c <USBD_Get_USB_Status>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007efa:	7dbb      	ldrb	r3, [r7, #22]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	607a      	str	r2, [r7, #4]
 8007f0e:	603b      	str	r3, [r7, #0]
 8007f10:	460b      	mov	r3, r1
 8007f12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f14:	2300      	movs	r3, #0
 8007f16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f22:	7af9      	ldrb	r1, [r7, #11]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	f7fa f932 	bl	8002190 <HAL_PCD_EP_Receive>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f30:	7dfb      	ldrb	r3, [r7, #23]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 f832 	bl	8007f9c <USBD_Get_USB_Status>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007f3c:	7dbb      	ldrb	r3, [r7, #22]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3718      	adds	r7, #24
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b082      	sub	sp, #8
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	460b      	mov	r3, r1
 8007f50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f58:	78fa      	ldrb	r2, [r7, #3]
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7fa f952 	bl	8002206 <HAL_PCD_EP_GetRxCount>
 8007f62:	4603      	mov	r3, r0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3708      	adds	r7, #8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007f74:	4b03      	ldr	r3, [pc, #12]	@ (8007f84 <USBD_static_malloc+0x18>)
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20001bfc 	.word	0x20001bfc

08007f88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]

}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007faa:	79fb      	ldrb	r3, [r7, #7]
 8007fac:	2b03      	cmp	r3, #3
 8007fae:	d817      	bhi.n	8007fe0 <USBD_Get_USB_Status+0x44>
 8007fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <USBD_Get_USB_Status+0x1c>)
 8007fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb6:	bf00      	nop
 8007fb8:	08007fc9 	.word	0x08007fc9
 8007fbc:	08007fcf 	.word	0x08007fcf
 8007fc0:	08007fd5 	.word	0x08007fd5
 8007fc4:	08007fdb 	.word	0x08007fdb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	73fb      	strb	r3, [r7, #15]
    break;
 8007fcc:	e00b      	b.n	8007fe6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	73fb      	strb	r3, [r7, #15]
    break;
 8007fd2:	e008      	b.n	8007fe6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	73fb      	strb	r3, [r7, #15]
    break;
 8007fd8:	e005      	b.n	8007fe6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	73fb      	strb	r3, [r7, #15]
    break;
 8007fde:	e002      	b.n	8007fe6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	73fb      	strb	r3, [r7, #15]
    break;
 8007fe4:	bf00      	nop
  }
  return usb_status;
 8007fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3714      	adds	r7, #20
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <siprintf>:
 8007ff4:	b40e      	push	{r1, r2, r3}
 8007ff6:	b500      	push	{lr}
 8007ff8:	b09c      	sub	sp, #112	@ 0x70
 8007ffa:	ab1d      	add	r3, sp, #116	@ 0x74
 8007ffc:	9002      	str	r0, [sp, #8]
 8007ffe:	9006      	str	r0, [sp, #24]
 8008000:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008004:	4809      	ldr	r0, [pc, #36]	@ (800802c <siprintf+0x38>)
 8008006:	9107      	str	r1, [sp, #28]
 8008008:	9104      	str	r1, [sp, #16]
 800800a:	4909      	ldr	r1, [pc, #36]	@ (8008030 <siprintf+0x3c>)
 800800c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008010:	9105      	str	r1, [sp, #20]
 8008012:	6800      	ldr	r0, [r0, #0]
 8008014:	9301      	str	r3, [sp, #4]
 8008016:	a902      	add	r1, sp, #8
 8008018:	f000 f994 	bl	8008344 <_svfiprintf_r>
 800801c:	9b02      	ldr	r3, [sp, #8]
 800801e:	2200      	movs	r2, #0
 8008020:	701a      	strb	r2, [r3, #0]
 8008022:	b01c      	add	sp, #112	@ 0x70
 8008024:	f85d eb04 	ldr.w	lr, [sp], #4
 8008028:	b003      	add	sp, #12
 800802a:	4770      	bx	lr
 800802c:	200000fc 	.word	0x200000fc
 8008030:	ffff0208 	.word	0xffff0208

08008034 <memset>:
 8008034:	4402      	add	r2, r0
 8008036:	4603      	mov	r3, r0
 8008038:	4293      	cmp	r3, r2
 800803a:	d100      	bne.n	800803e <memset+0xa>
 800803c:	4770      	bx	lr
 800803e:	f803 1b01 	strb.w	r1, [r3], #1
 8008042:	e7f9      	b.n	8008038 <memset+0x4>

08008044 <__errno>:
 8008044:	4b01      	ldr	r3, [pc, #4]	@ (800804c <__errno+0x8>)
 8008046:	6818      	ldr	r0, [r3, #0]
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	200000fc 	.word	0x200000fc

08008050 <__libc_init_array>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	4d0d      	ldr	r5, [pc, #52]	@ (8008088 <__libc_init_array+0x38>)
 8008054:	4c0d      	ldr	r4, [pc, #52]	@ (800808c <__libc_init_array+0x3c>)
 8008056:	1b64      	subs	r4, r4, r5
 8008058:	10a4      	asrs	r4, r4, #2
 800805a:	2600      	movs	r6, #0
 800805c:	42a6      	cmp	r6, r4
 800805e:	d109      	bne.n	8008074 <__libc_init_array+0x24>
 8008060:	4d0b      	ldr	r5, [pc, #44]	@ (8008090 <__libc_init_array+0x40>)
 8008062:	4c0c      	ldr	r4, [pc, #48]	@ (8008094 <__libc_init_array+0x44>)
 8008064:	f000 fc66 	bl	8008934 <_init>
 8008068:	1b64      	subs	r4, r4, r5
 800806a:	10a4      	asrs	r4, r4, #2
 800806c:	2600      	movs	r6, #0
 800806e:	42a6      	cmp	r6, r4
 8008070:	d105      	bne.n	800807e <__libc_init_array+0x2e>
 8008072:	bd70      	pop	{r4, r5, r6, pc}
 8008074:	f855 3b04 	ldr.w	r3, [r5], #4
 8008078:	4798      	blx	r3
 800807a:	3601      	adds	r6, #1
 800807c:	e7ee      	b.n	800805c <__libc_init_array+0xc>
 800807e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008082:	4798      	blx	r3
 8008084:	3601      	adds	r6, #1
 8008086:	e7f2      	b.n	800806e <__libc_init_array+0x1e>
 8008088:	080089ec 	.word	0x080089ec
 800808c:	080089ec 	.word	0x080089ec
 8008090:	080089ec 	.word	0x080089ec
 8008094:	080089f0 	.word	0x080089f0

08008098 <__retarget_lock_acquire_recursive>:
 8008098:	4770      	bx	lr

0800809a <__retarget_lock_release_recursive>:
 800809a:	4770      	bx	lr

0800809c <_free_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4605      	mov	r5, r0
 80080a0:	2900      	cmp	r1, #0
 80080a2:	d041      	beq.n	8008128 <_free_r+0x8c>
 80080a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080a8:	1f0c      	subs	r4, r1, #4
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	bfb8      	it	lt
 80080ae:	18e4      	addlt	r4, r4, r3
 80080b0:	f000 f8e0 	bl	8008274 <__malloc_lock>
 80080b4:	4a1d      	ldr	r2, [pc, #116]	@ (800812c <_free_r+0x90>)
 80080b6:	6813      	ldr	r3, [r2, #0]
 80080b8:	b933      	cbnz	r3, 80080c8 <_free_r+0x2c>
 80080ba:	6063      	str	r3, [r4, #4]
 80080bc:	6014      	str	r4, [r2, #0]
 80080be:	4628      	mov	r0, r5
 80080c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080c4:	f000 b8dc 	b.w	8008280 <__malloc_unlock>
 80080c8:	42a3      	cmp	r3, r4
 80080ca:	d908      	bls.n	80080de <_free_r+0x42>
 80080cc:	6820      	ldr	r0, [r4, #0]
 80080ce:	1821      	adds	r1, r4, r0
 80080d0:	428b      	cmp	r3, r1
 80080d2:	bf01      	itttt	eq
 80080d4:	6819      	ldreq	r1, [r3, #0]
 80080d6:	685b      	ldreq	r3, [r3, #4]
 80080d8:	1809      	addeq	r1, r1, r0
 80080da:	6021      	streq	r1, [r4, #0]
 80080dc:	e7ed      	b.n	80080ba <_free_r+0x1e>
 80080de:	461a      	mov	r2, r3
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	b10b      	cbz	r3, 80080e8 <_free_r+0x4c>
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	d9fa      	bls.n	80080de <_free_r+0x42>
 80080e8:	6811      	ldr	r1, [r2, #0]
 80080ea:	1850      	adds	r0, r2, r1
 80080ec:	42a0      	cmp	r0, r4
 80080ee:	d10b      	bne.n	8008108 <_free_r+0x6c>
 80080f0:	6820      	ldr	r0, [r4, #0]
 80080f2:	4401      	add	r1, r0
 80080f4:	1850      	adds	r0, r2, r1
 80080f6:	4283      	cmp	r3, r0
 80080f8:	6011      	str	r1, [r2, #0]
 80080fa:	d1e0      	bne.n	80080be <_free_r+0x22>
 80080fc:	6818      	ldr	r0, [r3, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	6053      	str	r3, [r2, #4]
 8008102:	4408      	add	r0, r1
 8008104:	6010      	str	r0, [r2, #0]
 8008106:	e7da      	b.n	80080be <_free_r+0x22>
 8008108:	d902      	bls.n	8008110 <_free_r+0x74>
 800810a:	230c      	movs	r3, #12
 800810c:	602b      	str	r3, [r5, #0]
 800810e:	e7d6      	b.n	80080be <_free_r+0x22>
 8008110:	6820      	ldr	r0, [r4, #0]
 8008112:	1821      	adds	r1, r4, r0
 8008114:	428b      	cmp	r3, r1
 8008116:	bf04      	itt	eq
 8008118:	6819      	ldreq	r1, [r3, #0]
 800811a:	685b      	ldreq	r3, [r3, #4]
 800811c:	6063      	str	r3, [r4, #4]
 800811e:	bf04      	itt	eq
 8008120:	1809      	addeq	r1, r1, r0
 8008122:	6021      	streq	r1, [r4, #0]
 8008124:	6054      	str	r4, [r2, #4]
 8008126:	e7ca      	b.n	80080be <_free_r+0x22>
 8008128:	bd38      	pop	{r3, r4, r5, pc}
 800812a:	bf00      	nop
 800812c:	20001f60 	.word	0x20001f60

08008130 <sbrk_aligned>:
 8008130:	b570      	push	{r4, r5, r6, lr}
 8008132:	4e0f      	ldr	r6, [pc, #60]	@ (8008170 <sbrk_aligned+0x40>)
 8008134:	460c      	mov	r4, r1
 8008136:	6831      	ldr	r1, [r6, #0]
 8008138:	4605      	mov	r5, r0
 800813a:	b911      	cbnz	r1, 8008142 <sbrk_aligned+0x12>
 800813c:	f000 fba6 	bl	800888c <_sbrk_r>
 8008140:	6030      	str	r0, [r6, #0]
 8008142:	4621      	mov	r1, r4
 8008144:	4628      	mov	r0, r5
 8008146:	f000 fba1 	bl	800888c <_sbrk_r>
 800814a:	1c43      	adds	r3, r0, #1
 800814c:	d103      	bne.n	8008156 <sbrk_aligned+0x26>
 800814e:	f04f 34ff 	mov.w	r4, #4294967295
 8008152:	4620      	mov	r0, r4
 8008154:	bd70      	pop	{r4, r5, r6, pc}
 8008156:	1cc4      	adds	r4, r0, #3
 8008158:	f024 0403 	bic.w	r4, r4, #3
 800815c:	42a0      	cmp	r0, r4
 800815e:	d0f8      	beq.n	8008152 <sbrk_aligned+0x22>
 8008160:	1a21      	subs	r1, r4, r0
 8008162:	4628      	mov	r0, r5
 8008164:	f000 fb92 	bl	800888c <_sbrk_r>
 8008168:	3001      	adds	r0, #1
 800816a:	d1f2      	bne.n	8008152 <sbrk_aligned+0x22>
 800816c:	e7ef      	b.n	800814e <sbrk_aligned+0x1e>
 800816e:	bf00      	nop
 8008170:	20001f5c 	.word	0x20001f5c

08008174 <_malloc_r>:
 8008174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008178:	1ccd      	adds	r5, r1, #3
 800817a:	f025 0503 	bic.w	r5, r5, #3
 800817e:	3508      	adds	r5, #8
 8008180:	2d0c      	cmp	r5, #12
 8008182:	bf38      	it	cc
 8008184:	250c      	movcc	r5, #12
 8008186:	2d00      	cmp	r5, #0
 8008188:	4606      	mov	r6, r0
 800818a:	db01      	blt.n	8008190 <_malloc_r+0x1c>
 800818c:	42a9      	cmp	r1, r5
 800818e:	d904      	bls.n	800819a <_malloc_r+0x26>
 8008190:	230c      	movs	r3, #12
 8008192:	6033      	str	r3, [r6, #0]
 8008194:	2000      	movs	r0, #0
 8008196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800819a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008270 <_malloc_r+0xfc>
 800819e:	f000 f869 	bl	8008274 <__malloc_lock>
 80081a2:	f8d8 3000 	ldr.w	r3, [r8]
 80081a6:	461c      	mov	r4, r3
 80081a8:	bb44      	cbnz	r4, 80081fc <_malloc_r+0x88>
 80081aa:	4629      	mov	r1, r5
 80081ac:	4630      	mov	r0, r6
 80081ae:	f7ff ffbf 	bl	8008130 <sbrk_aligned>
 80081b2:	1c43      	adds	r3, r0, #1
 80081b4:	4604      	mov	r4, r0
 80081b6:	d158      	bne.n	800826a <_malloc_r+0xf6>
 80081b8:	f8d8 4000 	ldr.w	r4, [r8]
 80081bc:	4627      	mov	r7, r4
 80081be:	2f00      	cmp	r7, #0
 80081c0:	d143      	bne.n	800824a <_malloc_r+0xd6>
 80081c2:	2c00      	cmp	r4, #0
 80081c4:	d04b      	beq.n	800825e <_malloc_r+0xea>
 80081c6:	6823      	ldr	r3, [r4, #0]
 80081c8:	4639      	mov	r1, r7
 80081ca:	4630      	mov	r0, r6
 80081cc:	eb04 0903 	add.w	r9, r4, r3
 80081d0:	f000 fb5c 	bl	800888c <_sbrk_r>
 80081d4:	4581      	cmp	r9, r0
 80081d6:	d142      	bne.n	800825e <_malloc_r+0xea>
 80081d8:	6821      	ldr	r1, [r4, #0]
 80081da:	1a6d      	subs	r5, r5, r1
 80081dc:	4629      	mov	r1, r5
 80081de:	4630      	mov	r0, r6
 80081e0:	f7ff ffa6 	bl	8008130 <sbrk_aligned>
 80081e4:	3001      	adds	r0, #1
 80081e6:	d03a      	beq.n	800825e <_malloc_r+0xea>
 80081e8:	6823      	ldr	r3, [r4, #0]
 80081ea:	442b      	add	r3, r5
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	f8d8 3000 	ldr.w	r3, [r8]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	bb62      	cbnz	r2, 8008250 <_malloc_r+0xdc>
 80081f6:	f8c8 7000 	str.w	r7, [r8]
 80081fa:	e00f      	b.n	800821c <_malloc_r+0xa8>
 80081fc:	6822      	ldr	r2, [r4, #0]
 80081fe:	1b52      	subs	r2, r2, r5
 8008200:	d420      	bmi.n	8008244 <_malloc_r+0xd0>
 8008202:	2a0b      	cmp	r2, #11
 8008204:	d917      	bls.n	8008236 <_malloc_r+0xc2>
 8008206:	1961      	adds	r1, r4, r5
 8008208:	42a3      	cmp	r3, r4
 800820a:	6025      	str	r5, [r4, #0]
 800820c:	bf18      	it	ne
 800820e:	6059      	strne	r1, [r3, #4]
 8008210:	6863      	ldr	r3, [r4, #4]
 8008212:	bf08      	it	eq
 8008214:	f8c8 1000 	streq.w	r1, [r8]
 8008218:	5162      	str	r2, [r4, r5]
 800821a:	604b      	str	r3, [r1, #4]
 800821c:	4630      	mov	r0, r6
 800821e:	f000 f82f 	bl	8008280 <__malloc_unlock>
 8008222:	f104 000b 	add.w	r0, r4, #11
 8008226:	1d23      	adds	r3, r4, #4
 8008228:	f020 0007 	bic.w	r0, r0, #7
 800822c:	1ac2      	subs	r2, r0, r3
 800822e:	bf1c      	itt	ne
 8008230:	1a1b      	subne	r3, r3, r0
 8008232:	50a3      	strne	r3, [r4, r2]
 8008234:	e7af      	b.n	8008196 <_malloc_r+0x22>
 8008236:	6862      	ldr	r2, [r4, #4]
 8008238:	42a3      	cmp	r3, r4
 800823a:	bf0c      	ite	eq
 800823c:	f8c8 2000 	streq.w	r2, [r8]
 8008240:	605a      	strne	r2, [r3, #4]
 8008242:	e7eb      	b.n	800821c <_malloc_r+0xa8>
 8008244:	4623      	mov	r3, r4
 8008246:	6864      	ldr	r4, [r4, #4]
 8008248:	e7ae      	b.n	80081a8 <_malloc_r+0x34>
 800824a:	463c      	mov	r4, r7
 800824c:	687f      	ldr	r7, [r7, #4]
 800824e:	e7b6      	b.n	80081be <_malloc_r+0x4a>
 8008250:	461a      	mov	r2, r3
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	42a3      	cmp	r3, r4
 8008256:	d1fb      	bne.n	8008250 <_malloc_r+0xdc>
 8008258:	2300      	movs	r3, #0
 800825a:	6053      	str	r3, [r2, #4]
 800825c:	e7de      	b.n	800821c <_malloc_r+0xa8>
 800825e:	230c      	movs	r3, #12
 8008260:	6033      	str	r3, [r6, #0]
 8008262:	4630      	mov	r0, r6
 8008264:	f000 f80c 	bl	8008280 <__malloc_unlock>
 8008268:	e794      	b.n	8008194 <_malloc_r+0x20>
 800826a:	6005      	str	r5, [r0, #0]
 800826c:	e7d6      	b.n	800821c <_malloc_r+0xa8>
 800826e:	bf00      	nop
 8008270:	20001f60 	.word	0x20001f60

08008274 <__malloc_lock>:
 8008274:	4801      	ldr	r0, [pc, #4]	@ (800827c <__malloc_lock+0x8>)
 8008276:	f7ff bf0f 	b.w	8008098 <__retarget_lock_acquire_recursive>
 800827a:	bf00      	nop
 800827c:	20001f58 	.word	0x20001f58

08008280 <__malloc_unlock>:
 8008280:	4801      	ldr	r0, [pc, #4]	@ (8008288 <__malloc_unlock+0x8>)
 8008282:	f7ff bf0a 	b.w	800809a <__retarget_lock_release_recursive>
 8008286:	bf00      	nop
 8008288:	20001f58 	.word	0x20001f58

0800828c <__ssputs_r>:
 800828c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008290:	688e      	ldr	r6, [r1, #8]
 8008292:	461f      	mov	r7, r3
 8008294:	42be      	cmp	r6, r7
 8008296:	680b      	ldr	r3, [r1, #0]
 8008298:	4682      	mov	sl, r0
 800829a:	460c      	mov	r4, r1
 800829c:	4690      	mov	r8, r2
 800829e:	d82d      	bhi.n	80082fc <__ssputs_r+0x70>
 80082a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80082a8:	d026      	beq.n	80082f8 <__ssputs_r+0x6c>
 80082aa:	6965      	ldr	r5, [r4, #20]
 80082ac:	6909      	ldr	r1, [r1, #16]
 80082ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082b2:	eba3 0901 	sub.w	r9, r3, r1
 80082b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082ba:	1c7b      	adds	r3, r7, #1
 80082bc:	444b      	add	r3, r9
 80082be:	106d      	asrs	r5, r5, #1
 80082c0:	429d      	cmp	r5, r3
 80082c2:	bf38      	it	cc
 80082c4:	461d      	movcc	r5, r3
 80082c6:	0553      	lsls	r3, r2, #21
 80082c8:	d527      	bpl.n	800831a <__ssputs_r+0x8e>
 80082ca:	4629      	mov	r1, r5
 80082cc:	f7ff ff52 	bl	8008174 <_malloc_r>
 80082d0:	4606      	mov	r6, r0
 80082d2:	b360      	cbz	r0, 800832e <__ssputs_r+0xa2>
 80082d4:	6921      	ldr	r1, [r4, #16]
 80082d6:	464a      	mov	r2, r9
 80082d8:	f000 fae8 	bl	80088ac <memcpy>
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80082e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	6126      	str	r6, [r4, #16]
 80082ea:	6165      	str	r5, [r4, #20]
 80082ec:	444e      	add	r6, r9
 80082ee:	eba5 0509 	sub.w	r5, r5, r9
 80082f2:	6026      	str	r6, [r4, #0]
 80082f4:	60a5      	str	r5, [r4, #8]
 80082f6:	463e      	mov	r6, r7
 80082f8:	42be      	cmp	r6, r7
 80082fa:	d900      	bls.n	80082fe <__ssputs_r+0x72>
 80082fc:	463e      	mov	r6, r7
 80082fe:	6820      	ldr	r0, [r4, #0]
 8008300:	4632      	mov	r2, r6
 8008302:	4641      	mov	r1, r8
 8008304:	f000 faa8 	bl	8008858 <memmove>
 8008308:	68a3      	ldr	r3, [r4, #8]
 800830a:	1b9b      	subs	r3, r3, r6
 800830c:	60a3      	str	r3, [r4, #8]
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	4433      	add	r3, r6
 8008312:	6023      	str	r3, [r4, #0]
 8008314:	2000      	movs	r0, #0
 8008316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800831a:	462a      	mov	r2, r5
 800831c:	f000 fad4 	bl	80088c8 <_realloc_r>
 8008320:	4606      	mov	r6, r0
 8008322:	2800      	cmp	r0, #0
 8008324:	d1e0      	bne.n	80082e8 <__ssputs_r+0x5c>
 8008326:	6921      	ldr	r1, [r4, #16]
 8008328:	4650      	mov	r0, sl
 800832a:	f7ff feb7 	bl	800809c <_free_r>
 800832e:	230c      	movs	r3, #12
 8008330:	f8ca 3000 	str.w	r3, [sl]
 8008334:	89a3      	ldrh	r3, [r4, #12]
 8008336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800833a:	81a3      	strh	r3, [r4, #12]
 800833c:	f04f 30ff 	mov.w	r0, #4294967295
 8008340:	e7e9      	b.n	8008316 <__ssputs_r+0x8a>
	...

08008344 <_svfiprintf_r>:
 8008344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008348:	4698      	mov	r8, r3
 800834a:	898b      	ldrh	r3, [r1, #12]
 800834c:	061b      	lsls	r3, r3, #24
 800834e:	b09d      	sub	sp, #116	@ 0x74
 8008350:	4607      	mov	r7, r0
 8008352:	460d      	mov	r5, r1
 8008354:	4614      	mov	r4, r2
 8008356:	d510      	bpl.n	800837a <_svfiprintf_r+0x36>
 8008358:	690b      	ldr	r3, [r1, #16]
 800835a:	b973      	cbnz	r3, 800837a <_svfiprintf_r+0x36>
 800835c:	2140      	movs	r1, #64	@ 0x40
 800835e:	f7ff ff09 	bl	8008174 <_malloc_r>
 8008362:	6028      	str	r0, [r5, #0]
 8008364:	6128      	str	r0, [r5, #16]
 8008366:	b930      	cbnz	r0, 8008376 <_svfiprintf_r+0x32>
 8008368:	230c      	movs	r3, #12
 800836a:	603b      	str	r3, [r7, #0]
 800836c:	f04f 30ff 	mov.w	r0, #4294967295
 8008370:	b01d      	add	sp, #116	@ 0x74
 8008372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008376:	2340      	movs	r3, #64	@ 0x40
 8008378:	616b      	str	r3, [r5, #20]
 800837a:	2300      	movs	r3, #0
 800837c:	9309      	str	r3, [sp, #36]	@ 0x24
 800837e:	2320      	movs	r3, #32
 8008380:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008384:	f8cd 800c 	str.w	r8, [sp, #12]
 8008388:	2330      	movs	r3, #48	@ 0x30
 800838a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008528 <_svfiprintf_r+0x1e4>
 800838e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008392:	f04f 0901 	mov.w	r9, #1
 8008396:	4623      	mov	r3, r4
 8008398:	469a      	mov	sl, r3
 800839a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800839e:	b10a      	cbz	r2, 80083a4 <_svfiprintf_r+0x60>
 80083a0:	2a25      	cmp	r2, #37	@ 0x25
 80083a2:	d1f9      	bne.n	8008398 <_svfiprintf_r+0x54>
 80083a4:	ebba 0b04 	subs.w	fp, sl, r4
 80083a8:	d00b      	beq.n	80083c2 <_svfiprintf_r+0x7e>
 80083aa:	465b      	mov	r3, fp
 80083ac:	4622      	mov	r2, r4
 80083ae:	4629      	mov	r1, r5
 80083b0:	4638      	mov	r0, r7
 80083b2:	f7ff ff6b 	bl	800828c <__ssputs_r>
 80083b6:	3001      	adds	r0, #1
 80083b8:	f000 80a7 	beq.w	800850a <_svfiprintf_r+0x1c6>
 80083bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083be:	445a      	add	r2, fp
 80083c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80083c2:	f89a 3000 	ldrb.w	r3, [sl]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	f000 809f 	beq.w	800850a <_svfiprintf_r+0x1c6>
 80083cc:	2300      	movs	r3, #0
 80083ce:	f04f 32ff 	mov.w	r2, #4294967295
 80083d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083d6:	f10a 0a01 	add.w	sl, sl, #1
 80083da:	9304      	str	r3, [sp, #16]
 80083dc:	9307      	str	r3, [sp, #28]
 80083de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80083e4:	4654      	mov	r4, sl
 80083e6:	2205      	movs	r2, #5
 80083e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ec:	484e      	ldr	r0, [pc, #312]	@ (8008528 <_svfiprintf_r+0x1e4>)
 80083ee:	f7f7 feff 	bl	80001f0 <memchr>
 80083f2:	9a04      	ldr	r2, [sp, #16]
 80083f4:	b9d8      	cbnz	r0, 800842e <_svfiprintf_r+0xea>
 80083f6:	06d0      	lsls	r0, r2, #27
 80083f8:	bf44      	itt	mi
 80083fa:	2320      	movmi	r3, #32
 80083fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008400:	0711      	lsls	r1, r2, #28
 8008402:	bf44      	itt	mi
 8008404:	232b      	movmi	r3, #43	@ 0x2b
 8008406:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800840a:	f89a 3000 	ldrb.w	r3, [sl]
 800840e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008410:	d015      	beq.n	800843e <_svfiprintf_r+0xfa>
 8008412:	9a07      	ldr	r2, [sp, #28]
 8008414:	4654      	mov	r4, sl
 8008416:	2000      	movs	r0, #0
 8008418:	f04f 0c0a 	mov.w	ip, #10
 800841c:	4621      	mov	r1, r4
 800841e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008422:	3b30      	subs	r3, #48	@ 0x30
 8008424:	2b09      	cmp	r3, #9
 8008426:	d94b      	bls.n	80084c0 <_svfiprintf_r+0x17c>
 8008428:	b1b0      	cbz	r0, 8008458 <_svfiprintf_r+0x114>
 800842a:	9207      	str	r2, [sp, #28]
 800842c:	e014      	b.n	8008458 <_svfiprintf_r+0x114>
 800842e:	eba0 0308 	sub.w	r3, r0, r8
 8008432:	fa09 f303 	lsl.w	r3, r9, r3
 8008436:	4313      	orrs	r3, r2
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	46a2      	mov	sl, r4
 800843c:	e7d2      	b.n	80083e4 <_svfiprintf_r+0xa0>
 800843e:	9b03      	ldr	r3, [sp, #12]
 8008440:	1d19      	adds	r1, r3, #4
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	9103      	str	r1, [sp, #12]
 8008446:	2b00      	cmp	r3, #0
 8008448:	bfbb      	ittet	lt
 800844a:	425b      	neglt	r3, r3
 800844c:	f042 0202 	orrlt.w	r2, r2, #2
 8008450:	9307      	strge	r3, [sp, #28]
 8008452:	9307      	strlt	r3, [sp, #28]
 8008454:	bfb8      	it	lt
 8008456:	9204      	strlt	r2, [sp, #16]
 8008458:	7823      	ldrb	r3, [r4, #0]
 800845a:	2b2e      	cmp	r3, #46	@ 0x2e
 800845c:	d10a      	bne.n	8008474 <_svfiprintf_r+0x130>
 800845e:	7863      	ldrb	r3, [r4, #1]
 8008460:	2b2a      	cmp	r3, #42	@ 0x2a
 8008462:	d132      	bne.n	80084ca <_svfiprintf_r+0x186>
 8008464:	9b03      	ldr	r3, [sp, #12]
 8008466:	1d1a      	adds	r2, r3, #4
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	9203      	str	r2, [sp, #12]
 800846c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008470:	3402      	adds	r4, #2
 8008472:	9305      	str	r3, [sp, #20]
 8008474:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008538 <_svfiprintf_r+0x1f4>
 8008478:	7821      	ldrb	r1, [r4, #0]
 800847a:	2203      	movs	r2, #3
 800847c:	4650      	mov	r0, sl
 800847e:	f7f7 feb7 	bl	80001f0 <memchr>
 8008482:	b138      	cbz	r0, 8008494 <_svfiprintf_r+0x150>
 8008484:	9b04      	ldr	r3, [sp, #16]
 8008486:	eba0 000a 	sub.w	r0, r0, sl
 800848a:	2240      	movs	r2, #64	@ 0x40
 800848c:	4082      	lsls	r2, r0
 800848e:	4313      	orrs	r3, r2
 8008490:	3401      	adds	r4, #1
 8008492:	9304      	str	r3, [sp, #16]
 8008494:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008498:	4824      	ldr	r0, [pc, #144]	@ (800852c <_svfiprintf_r+0x1e8>)
 800849a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800849e:	2206      	movs	r2, #6
 80084a0:	f7f7 fea6 	bl	80001f0 <memchr>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d036      	beq.n	8008516 <_svfiprintf_r+0x1d2>
 80084a8:	4b21      	ldr	r3, [pc, #132]	@ (8008530 <_svfiprintf_r+0x1ec>)
 80084aa:	bb1b      	cbnz	r3, 80084f4 <_svfiprintf_r+0x1b0>
 80084ac:	9b03      	ldr	r3, [sp, #12]
 80084ae:	3307      	adds	r3, #7
 80084b0:	f023 0307 	bic.w	r3, r3, #7
 80084b4:	3308      	adds	r3, #8
 80084b6:	9303      	str	r3, [sp, #12]
 80084b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ba:	4433      	add	r3, r6
 80084bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084be:	e76a      	b.n	8008396 <_svfiprintf_r+0x52>
 80084c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80084c4:	460c      	mov	r4, r1
 80084c6:	2001      	movs	r0, #1
 80084c8:	e7a8      	b.n	800841c <_svfiprintf_r+0xd8>
 80084ca:	2300      	movs	r3, #0
 80084cc:	3401      	adds	r4, #1
 80084ce:	9305      	str	r3, [sp, #20]
 80084d0:	4619      	mov	r1, r3
 80084d2:	f04f 0c0a 	mov.w	ip, #10
 80084d6:	4620      	mov	r0, r4
 80084d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084dc:	3a30      	subs	r2, #48	@ 0x30
 80084de:	2a09      	cmp	r2, #9
 80084e0:	d903      	bls.n	80084ea <_svfiprintf_r+0x1a6>
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0c6      	beq.n	8008474 <_svfiprintf_r+0x130>
 80084e6:	9105      	str	r1, [sp, #20]
 80084e8:	e7c4      	b.n	8008474 <_svfiprintf_r+0x130>
 80084ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80084ee:	4604      	mov	r4, r0
 80084f0:	2301      	movs	r3, #1
 80084f2:	e7f0      	b.n	80084d6 <_svfiprintf_r+0x192>
 80084f4:	ab03      	add	r3, sp, #12
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	462a      	mov	r2, r5
 80084fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008534 <_svfiprintf_r+0x1f0>)
 80084fc:	a904      	add	r1, sp, #16
 80084fe:	4638      	mov	r0, r7
 8008500:	f3af 8000 	nop.w
 8008504:	1c42      	adds	r2, r0, #1
 8008506:	4606      	mov	r6, r0
 8008508:	d1d6      	bne.n	80084b8 <_svfiprintf_r+0x174>
 800850a:	89ab      	ldrh	r3, [r5, #12]
 800850c:	065b      	lsls	r3, r3, #25
 800850e:	f53f af2d 	bmi.w	800836c <_svfiprintf_r+0x28>
 8008512:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008514:	e72c      	b.n	8008370 <_svfiprintf_r+0x2c>
 8008516:	ab03      	add	r3, sp, #12
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	462a      	mov	r2, r5
 800851c:	4b05      	ldr	r3, [pc, #20]	@ (8008534 <_svfiprintf_r+0x1f0>)
 800851e:	a904      	add	r1, sp, #16
 8008520:	4638      	mov	r0, r7
 8008522:	f000 f879 	bl	8008618 <_printf_i>
 8008526:	e7ed      	b.n	8008504 <_svfiprintf_r+0x1c0>
 8008528:	080089b0 	.word	0x080089b0
 800852c:	080089ba 	.word	0x080089ba
 8008530:	00000000 	.word	0x00000000
 8008534:	0800828d 	.word	0x0800828d
 8008538:	080089b6 	.word	0x080089b6

0800853c <_printf_common>:
 800853c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008540:	4616      	mov	r6, r2
 8008542:	4698      	mov	r8, r3
 8008544:	688a      	ldr	r2, [r1, #8]
 8008546:	690b      	ldr	r3, [r1, #16]
 8008548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800854c:	4293      	cmp	r3, r2
 800854e:	bfb8      	it	lt
 8008550:	4613      	movlt	r3, r2
 8008552:	6033      	str	r3, [r6, #0]
 8008554:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008558:	4607      	mov	r7, r0
 800855a:	460c      	mov	r4, r1
 800855c:	b10a      	cbz	r2, 8008562 <_printf_common+0x26>
 800855e:	3301      	adds	r3, #1
 8008560:	6033      	str	r3, [r6, #0]
 8008562:	6823      	ldr	r3, [r4, #0]
 8008564:	0699      	lsls	r1, r3, #26
 8008566:	bf42      	ittt	mi
 8008568:	6833      	ldrmi	r3, [r6, #0]
 800856a:	3302      	addmi	r3, #2
 800856c:	6033      	strmi	r3, [r6, #0]
 800856e:	6825      	ldr	r5, [r4, #0]
 8008570:	f015 0506 	ands.w	r5, r5, #6
 8008574:	d106      	bne.n	8008584 <_printf_common+0x48>
 8008576:	f104 0a19 	add.w	sl, r4, #25
 800857a:	68e3      	ldr	r3, [r4, #12]
 800857c:	6832      	ldr	r2, [r6, #0]
 800857e:	1a9b      	subs	r3, r3, r2
 8008580:	42ab      	cmp	r3, r5
 8008582:	dc26      	bgt.n	80085d2 <_printf_common+0x96>
 8008584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008588:	6822      	ldr	r2, [r4, #0]
 800858a:	3b00      	subs	r3, #0
 800858c:	bf18      	it	ne
 800858e:	2301      	movne	r3, #1
 8008590:	0692      	lsls	r2, r2, #26
 8008592:	d42b      	bmi.n	80085ec <_printf_common+0xb0>
 8008594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008598:	4641      	mov	r1, r8
 800859a:	4638      	mov	r0, r7
 800859c:	47c8      	blx	r9
 800859e:	3001      	adds	r0, #1
 80085a0:	d01e      	beq.n	80085e0 <_printf_common+0xa4>
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	6922      	ldr	r2, [r4, #16]
 80085a6:	f003 0306 	and.w	r3, r3, #6
 80085aa:	2b04      	cmp	r3, #4
 80085ac:	bf02      	ittt	eq
 80085ae:	68e5      	ldreq	r5, [r4, #12]
 80085b0:	6833      	ldreq	r3, [r6, #0]
 80085b2:	1aed      	subeq	r5, r5, r3
 80085b4:	68a3      	ldr	r3, [r4, #8]
 80085b6:	bf0c      	ite	eq
 80085b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085bc:	2500      	movne	r5, #0
 80085be:	4293      	cmp	r3, r2
 80085c0:	bfc4      	itt	gt
 80085c2:	1a9b      	subgt	r3, r3, r2
 80085c4:	18ed      	addgt	r5, r5, r3
 80085c6:	2600      	movs	r6, #0
 80085c8:	341a      	adds	r4, #26
 80085ca:	42b5      	cmp	r5, r6
 80085cc:	d11a      	bne.n	8008604 <_printf_common+0xc8>
 80085ce:	2000      	movs	r0, #0
 80085d0:	e008      	b.n	80085e4 <_printf_common+0xa8>
 80085d2:	2301      	movs	r3, #1
 80085d4:	4652      	mov	r2, sl
 80085d6:	4641      	mov	r1, r8
 80085d8:	4638      	mov	r0, r7
 80085da:	47c8      	blx	r9
 80085dc:	3001      	adds	r0, #1
 80085de:	d103      	bne.n	80085e8 <_printf_common+0xac>
 80085e0:	f04f 30ff 	mov.w	r0, #4294967295
 80085e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085e8:	3501      	adds	r5, #1
 80085ea:	e7c6      	b.n	800857a <_printf_common+0x3e>
 80085ec:	18e1      	adds	r1, r4, r3
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	2030      	movs	r0, #48	@ 0x30
 80085f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085f6:	4422      	add	r2, r4
 80085f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008600:	3302      	adds	r3, #2
 8008602:	e7c7      	b.n	8008594 <_printf_common+0x58>
 8008604:	2301      	movs	r3, #1
 8008606:	4622      	mov	r2, r4
 8008608:	4641      	mov	r1, r8
 800860a:	4638      	mov	r0, r7
 800860c:	47c8      	blx	r9
 800860e:	3001      	adds	r0, #1
 8008610:	d0e6      	beq.n	80085e0 <_printf_common+0xa4>
 8008612:	3601      	adds	r6, #1
 8008614:	e7d9      	b.n	80085ca <_printf_common+0x8e>
	...

08008618 <_printf_i>:
 8008618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800861c:	7e0f      	ldrb	r7, [r1, #24]
 800861e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008620:	2f78      	cmp	r7, #120	@ 0x78
 8008622:	4691      	mov	r9, r2
 8008624:	4680      	mov	r8, r0
 8008626:	460c      	mov	r4, r1
 8008628:	469a      	mov	sl, r3
 800862a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800862e:	d807      	bhi.n	8008640 <_printf_i+0x28>
 8008630:	2f62      	cmp	r7, #98	@ 0x62
 8008632:	d80a      	bhi.n	800864a <_printf_i+0x32>
 8008634:	2f00      	cmp	r7, #0
 8008636:	f000 80d2 	beq.w	80087de <_printf_i+0x1c6>
 800863a:	2f58      	cmp	r7, #88	@ 0x58
 800863c:	f000 80b9 	beq.w	80087b2 <_printf_i+0x19a>
 8008640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008648:	e03a      	b.n	80086c0 <_printf_i+0xa8>
 800864a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800864e:	2b15      	cmp	r3, #21
 8008650:	d8f6      	bhi.n	8008640 <_printf_i+0x28>
 8008652:	a101      	add	r1, pc, #4	@ (adr r1, 8008658 <_printf_i+0x40>)
 8008654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008658:	080086b1 	.word	0x080086b1
 800865c:	080086c5 	.word	0x080086c5
 8008660:	08008641 	.word	0x08008641
 8008664:	08008641 	.word	0x08008641
 8008668:	08008641 	.word	0x08008641
 800866c:	08008641 	.word	0x08008641
 8008670:	080086c5 	.word	0x080086c5
 8008674:	08008641 	.word	0x08008641
 8008678:	08008641 	.word	0x08008641
 800867c:	08008641 	.word	0x08008641
 8008680:	08008641 	.word	0x08008641
 8008684:	080087c5 	.word	0x080087c5
 8008688:	080086ef 	.word	0x080086ef
 800868c:	0800877f 	.word	0x0800877f
 8008690:	08008641 	.word	0x08008641
 8008694:	08008641 	.word	0x08008641
 8008698:	080087e7 	.word	0x080087e7
 800869c:	08008641 	.word	0x08008641
 80086a0:	080086ef 	.word	0x080086ef
 80086a4:	08008641 	.word	0x08008641
 80086a8:	08008641 	.word	0x08008641
 80086ac:	08008787 	.word	0x08008787
 80086b0:	6833      	ldr	r3, [r6, #0]
 80086b2:	1d1a      	adds	r2, r3, #4
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	6032      	str	r2, [r6, #0]
 80086b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086c0:	2301      	movs	r3, #1
 80086c2:	e09d      	b.n	8008800 <_printf_i+0x1e8>
 80086c4:	6833      	ldr	r3, [r6, #0]
 80086c6:	6820      	ldr	r0, [r4, #0]
 80086c8:	1d19      	adds	r1, r3, #4
 80086ca:	6031      	str	r1, [r6, #0]
 80086cc:	0606      	lsls	r6, r0, #24
 80086ce:	d501      	bpl.n	80086d4 <_printf_i+0xbc>
 80086d0:	681d      	ldr	r5, [r3, #0]
 80086d2:	e003      	b.n	80086dc <_printf_i+0xc4>
 80086d4:	0645      	lsls	r5, r0, #25
 80086d6:	d5fb      	bpl.n	80086d0 <_printf_i+0xb8>
 80086d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086dc:	2d00      	cmp	r5, #0
 80086de:	da03      	bge.n	80086e8 <_printf_i+0xd0>
 80086e0:	232d      	movs	r3, #45	@ 0x2d
 80086e2:	426d      	negs	r5, r5
 80086e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086e8:	4859      	ldr	r0, [pc, #356]	@ (8008850 <_printf_i+0x238>)
 80086ea:	230a      	movs	r3, #10
 80086ec:	e011      	b.n	8008712 <_printf_i+0xfa>
 80086ee:	6821      	ldr	r1, [r4, #0]
 80086f0:	6833      	ldr	r3, [r6, #0]
 80086f2:	0608      	lsls	r0, r1, #24
 80086f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80086f8:	d402      	bmi.n	8008700 <_printf_i+0xe8>
 80086fa:	0649      	lsls	r1, r1, #25
 80086fc:	bf48      	it	mi
 80086fe:	b2ad      	uxthmi	r5, r5
 8008700:	2f6f      	cmp	r7, #111	@ 0x6f
 8008702:	4853      	ldr	r0, [pc, #332]	@ (8008850 <_printf_i+0x238>)
 8008704:	6033      	str	r3, [r6, #0]
 8008706:	bf14      	ite	ne
 8008708:	230a      	movne	r3, #10
 800870a:	2308      	moveq	r3, #8
 800870c:	2100      	movs	r1, #0
 800870e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008712:	6866      	ldr	r6, [r4, #4]
 8008714:	60a6      	str	r6, [r4, #8]
 8008716:	2e00      	cmp	r6, #0
 8008718:	bfa2      	ittt	ge
 800871a:	6821      	ldrge	r1, [r4, #0]
 800871c:	f021 0104 	bicge.w	r1, r1, #4
 8008720:	6021      	strge	r1, [r4, #0]
 8008722:	b90d      	cbnz	r5, 8008728 <_printf_i+0x110>
 8008724:	2e00      	cmp	r6, #0
 8008726:	d04b      	beq.n	80087c0 <_printf_i+0x1a8>
 8008728:	4616      	mov	r6, r2
 800872a:	fbb5 f1f3 	udiv	r1, r5, r3
 800872e:	fb03 5711 	mls	r7, r3, r1, r5
 8008732:	5dc7      	ldrb	r7, [r0, r7]
 8008734:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008738:	462f      	mov	r7, r5
 800873a:	42bb      	cmp	r3, r7
 800873c:	460d      	mov	r5, r1
 800873e:	d9f4      	bls.n	800872a <_printf_i+0x112>
 8008740:	2b08      	cmp	r3, #8
 8008742:	d10b      	bne.n	800875c <_printf_i+0x144>
 8008744:	6823      	ldr	r3, [r4, #0]
 8008746:	07df      	lsls	r7, r3, #31
 8008748:	d508      	bpl.n	800875c <_printf_i+0x144>
 800874a:	6923      	ldr	r3, [r4, #16]
 800874c:	6861      	ldr	r1, [r4, #4]
 800874e:	4299      	cmp	r1, r3
 8008750:	bfde      	ittt	le
 8008752:	2330      	movle	r3, #48	@ 0x30
 8008754:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008758:	f106 36ff 	addle.w	r6, r6, #4294967295
 800875c:	1b92      	subs	r2, r2, r6
 800875e:	6122      	str	r2, [r4, #16]
 8008760:	f8cd a000 	str.w	sl, [sp]
 8008764:	464b      	mov	r3, r9
 8008766:	aa03      	add	r2, sp, #12
 8008768:	4621      	mov	r1, r4
 800876a:	4640      	mov	r0, r8
 800876c:	f7ff fee6 	bl	800853c <_printf_common>
 8008770:	3001      	adds	r0, #1
 8008772:	d14a      	bne.n	800880a <_printf_i+0x1f2>
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	b004      	add	sp, #16
 800877a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800877e:	6823      	ldr	r3, [r4, #0]
 8008780:	f043 0320 	orr.w	r3, r3, #32
 8008784:	6023      	str	r3, [r4, #0]
 8008786:	4833      	ldr	r0, [pc, #204]	@ (8008854 <_printf_i+0x23c>)
 8008788:	2778      	movs	r7, #120	@ 0x78
 800878a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800878e:	6823      	ldr	r3, [r4, #0]
 8008790:	6831      	ldr	r1, [r6, #0]
 8008792:	061f      	lsls	r7, r3, #24
 8008794:	f851 5b04 	ldr.w	r5, [r1], #4
 8008798:	d402      	bmi.n	80087a0 <_printf_i+0x188>
 800879a:	065f      	lsls	r7, r3, #25
 800879c:	bf48      	it	mi
 800879e:	b2ad      	uxthmi	r5, r5
 80087a0:	6031      	str	r1, [r6, #0]
 80087a2:	07d9      	lsls	r1, r3, #31
 80087a4:	bf44      	itt	mi
 80087a6:	f043 0320 	orrmi.w	r3, r3, #32
 80087aa:	6023      	strmi	r3, [r4, #0]
 80087ac:	b11d      	cbz	r5, 80087b6 <_printf_i+0x19e>
 80087ae:	2310      	movs	r3, #16
 80087b0:	e7ac      	b.n	800870c <_printf_i+0xf4>
 80087b2:	4827      	ldr	r0, [pc, #156]	@ (8008850 <_printf_i+0x238>)
 80087b4:	e7e9      	b.n	800878a <_printf_i+0x172>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	f023 0320 	bic.w	r3, r3, #32
 80087bc:	6023      	str	r3, [r4, #0]
 80087be:	e7f6      	b.n	80087ae <_printf_i+0x196>
 80087c0:	4616      	mov	r6, r2
 80087c2:	e7bd      	b.n	8008740 <_printf_i+0x128>
 80087c4:	6833      	ldr	r3, [r6, #0]
 80087c6:	6825      	ldr	r5, [r4, #0]
 80087c8:	6961      	ldr	r1, [r4, #20]
 80087ca:	1d18      	adds	r0, r3, #4
 80087cc:	6030      	str	r0, [r6, #0]
 80087ce:	062e      	lsls	r6, r5, #24
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	d501      	bpl.n	80087d8 <_printf_i+0x1c0>
 80087d4:	6019      	str	r1, [r3, #0]
 80087d6:	e002      	b.n	80087de <_printf_i+0x1c6>
 80087d8:	0668      	lsls	r0, r5, #25
 80087da:	d5fb      	bpl.n	80087d4 <_printf_i+0x1bc>
 80087dc:	8019      	strh	r1, [r3, #0]
 80087de:	2300      	movs	r3, #0
 80087e0:	6123      	str	r3, [r4, #16]
 80087e2:	4616      	mov	r6, r2
 80087e4:	e7bc      	b.n	8008760 <_printf_i+0x148>
 80087e6:	6833      	ldr	r3, [r6, #0]
 80087e8:	1d1a      	adds	r2, r3, #4
 80087ea:	6032      	str	r2, [r6, #0]
 80087ec:	681e      	ldr	r6, [r3, #0]
 80087ee:	6862      	ldr	r2, [r4, #4]
 80087f0:	2100      	movs	r1, #0
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7f7 fcfc 	bl	80001f0 <memchr>
 80087f8:	b108      	cbz	r0, 80087fe <_printf_i+0x1e6>
 80087fa:	1b80      	subs	r0, r0, r6
 80087fc:	6060      	str	r0, [r4, #4]
 80087fe:	6863      	ldr	r3, [r4, #4]
 8008800:	6123      	str	r3, [r4, #16]
 8008802:	2300      	movs	r3, #0
 8008804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008808:	e7aa      	b.n	8008760 <_printf_i+0x148>
 800880a:	6923      	ldr	r3, [r4, #16]
 800880c:	4632      	mov	r2, r6
 800880e:	4649      	mov	r1, r9
 8008810:	4640      	mov	r0, r8
 8008812:	47d0      	blx	sl
 8008814:	3001      	adds	r0, #1
 8008816:	d0ad      	beq.n	8008774 <_printf_i+0x15c>
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	079b      	lsls	r3, r3, #30
 800881c:	d413      	bmi.n	8008846 <_printf_i+0x22e>
 800881e:	68e0      	ldr	r0, [r4, #12]
 8008820:	9b03      	ldr	r3, [sp, #12]
 8008822:	4298      	cmp	r0, r3
 8008824:	bfb8      	it	lt
 8008826:	4618      	movlt	r0, r3
 8008828:	e7a6      	b.n	8008778 <_printf_i+0x160>
 800882a:	2301      	movs	r3, #1
 800882c:	4632      	mov	r2, r6
 800882e:	4649      	mov	r1, r9
 8008830:	4640      	mov	r0, r8
 8008832:	47d0      	blx	sl
 8008834:	3001      	adds	r0, #1
 8008836:	d09d      	beq.n	8008774 <_printf_i+0x15c>
 8008838:	3501      	adds	r5, #1
 800883a:	68e3      	ldr	r3, [r4, #12]
 800883c:	9903      	ldr	r1, [sp, #12]
 800883e:	1a5b      	subs	r3, r3, r1
 8008840:	42ab      	cmp	r3, r5
 8008842:	dcf2      	bgt.n	800882a <_printf_i+0x212>
 8008844:	e7eb      	b.n	800881e <_printf_i+0x206>
 8008846:	2500      	movs	r5, #0
 8008848:	f104 0619 	add.w	r6, r4, #25
 800884c:	e7f5      	b.n	800883a <_printf_i+0x222>
 800884e:	bf00      	nop
 8008850:	080089c1 	.word	0x080089c1
 8008854:	080089d2 	.word	0x080089d2

08008858 <memmove>:
 8008858:	4288      	cmp	r0, r1
 800885a:	b510      	push	{r4, lr}
 800885c:	eb01 0402 	add.w	r4, r1, r2
 8008860:	d902      	bls.n	8008868 <memmove+0x10>
 8008862:	4284      	cmp	r4, r0
 8008864:	4623      	mov	r3, r4
 8008866:	d807      	bhi.n	8008878 <memmove+0x20>
 8008868:	1e43      	subs	r3, r0, #1
 800886a:	42a1      	cmp	r1, r4
 800886c:	d008      	beq.n	8008880 <memmove+0x28>
 800886e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008872:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008876:	e7f8      	b.n	800886a <memmove+0x12>
 8008878:	4402      	add	r2, r0
 800887a:	4601      	mov	r1, r0
 800887c:	428a      	cmp	r2, r1
 800887e:	d100      	bne.n	8008882 <memmove+0x2a>
 8008880:	bd10      	pop	{r4, pc}
 8008882:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008886:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800888a:	e7f7      	b.n	800887c <memmove+0x24>

0800888c <_sbrk_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	4d06      	ldr	r5, [pc, #24]	@ (80088a8 <_sbrk_r+0x1c>)
 8008890:	2300      	movs	r3, #0
 8008892:	4604      	mov	r4, r0
 8008894:	4608      	mov	r0, r1
 8008896:	602b      	str	r3, [r5, #0]
 8008898:	f7f8 f9f0 	bl	8000c7c <_sbrk>
 800889c:	1c43      	adds	r3, r0, #1
 800889e:	d102      	bne.n	80088a6 <_sbrk_r+0x1a>
 80088a0:	682b      	ldr	r3, [r5, #0]
 80088a2:	b103      	cbz	r3, 80088a6 <_sbrk_r+0x1a>
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	bd38      	pop	{r3, r4, r5, pc}
 80088a8:	20001f54 	.word	0x20001f54

080088ac <memcpy>:
 80088ac:	440a      	add	r2, r1
 80088ae:	4291      	cmp	r1, r2
 80088b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80088b4:	d100      	bne.n	80088b8 <memcpy+0xc>
 80088b6:	4770      	bx	lr
 80088b8:	b510      	push	{r4, lr}
 80088ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088c2:	4291      	cmp	r1, r2
 80088c4:	d1f9      	bne.n	80088ba <memcpy+0xe>
 80088c6:	bd10      	pop	{r4, pc}

080088c8 <_realloc_r>:
 80088c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088cc:	4680      	mov	r8, r0
 80088ce:	4615      	mov	r5, r2
 80088d0:	460c      	mov	r4, r1
 80088d2:	b921      	cbnz	r1, 80088de <_realloc_r+0x16>
 80088d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088d8:	4611      	mov	r1, r2
 80088da:	f7ff bc4b 	b.w	8008174 <_malloc_r>
 80088de:	b92a      	cbnz	r2, 80088ec <_realloc_r+0x24>
 80088e0:	f7ff fbdc 	bl	800809c <_free_r>
 80088e4:	2400      	movs	r4, #0
 80088e6:	4620      	mov	r0, r4
 80088e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ec:	f000 f81a 	bl	8008924 <_malloc_usable_size_r>
 80088f0:	4285      	cmp	r5, r0
 80088f2:	4606      	mov	r6, r0
 80088f4:	d802      	bhi.n	80088fc <_realloc_r+0x34>
 80088f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80088fa:	d8f4      	bhi.n	80088e6 <_realloc_r+0x1e>
 80088fc:	4629      	mov	r1, r5
 80088fe:	4640      	mov	r0, r8
 8008900:	f7ff fc38 	bl	8008174 <_malloc_r>
 8008904:	4607      	mov	r7, r0
 8008906:	2800      	cmp	r0, #0
 8008908:	d0ec      	beq.n	80088e4 <_realloc_r+0x1c>
 800890a:	42b5      	cmp	r5, r6
 800890c:	462a      	mov	r2, r5
 800890e:	4621      	mov	r1, r4
 8008910:	bf28      	it	cs
 8008912:	4632      	movcs	r2, r6
 8008914:	f7ff ffca 	bl	80088ac <memcpy>
 8008918:	4621      	mov	r1, r4
 800891a:	4640      	mov	r0, r8
 800891c:	f7ff fbbe 	bl	800809c <_free_r>
 8008920:	463c      	mov	r4, r7
 8008922:	e7e0      	b.n	80088e6 <_realloc_r+0x1e>

08008924 <_malloc_usable_size_r>:
 8008924:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008928:	1f18      	subs	r0, r3, #4
 800892a:	2b00      	cmp	r3, #0
 800892c:	bfbc      	itt	lt
 800892e:	580b      	ldrlt	r3, [r1, r0]
 8008930:	18c0      	addlt	r0, r0, r3
 8008932:	4770      	bx	lr

08008934 <_init>:
 8008934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008936:	bf00      	nop
 8008938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893a:	bc08      	pop	{r3}
 800893c:	469e      	mov	lr, r3
 800893e:	4770      	bx	lr

08008940 <_fini>:
 8008940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008942:	bf00      	nop
 8008944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008946:	bc08      	pop	{r3}
 8008948:	469e      	mov	lr, r3
 800894a:	4770      	bx	lr
