Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:51 2022
****************************************


  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          7.8184                     4.0392 &   6.0392 r
  la_data_in[25] (net)                                   2   0.2727 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0392 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.2069   7.8198   0.9500  -3.5638  -3.6826 &   2.3566 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2486   0.9500            0.1932 &   2.5498 r
  mprj/buf_i[153] (net)                                  2   0.0103 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0610   0.2486   0.9500  -0.0276  -0.0289 &   2.5209 r
  data arrival time                                                                                                  2.5209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3794 &   6.9822 r
  clock reconvergence pessimism                                                                           0.0000     6.9822
  clock uncertainty                                                                                       0.1000     7.0822
  library hold time                                                                     1.0000            0.2699     7.3521
  data required time                                                                                                 7.3521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3521
  data arrival time                                                                                                 -2.5209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.1929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5254 

  slack (with derating applied) (VIOLATED)                                                               -4.8312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3058 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          7.8653                     4.0645 &   6.0645 r
  la_data_in[24] (net)                                   2   0.2744 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0645 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3272   7.8666   0.9500  -3.6213  -3.7434 &   2.3211 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2574   0.9500            0.1990 &   2.5201 r
  mprj/buf_i[152] (net)                                  2   0.0127 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2574   0.9500   0.0000   0.0001 &   2.5202 r
  data arrival time                                                                                                  2.5202

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3741 &   6.9769 r
  clock reconvergence pessimism                                                                           0.0000     6.9769
  clock uncertainty                                                                                       0.1000     7.0769
  library hold time                                                                     1.0000            0.2696     7.3466
  data required time                                                                                                 7.3466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3466
  data arrival time                                                                                                 -2.5202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3322 
  total derate : arrival time                                                                             0.1947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5269 

  slack (with derating applied) (VIOLATED)                                                               -4.8264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2995 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             7.6936                     3.9799 &   5.9799 r
  la_oenb[21] (net)                                      2   0.2685 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9799 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.1999   7.6947   0.9500  -3.5621  -3.6872 &   2.2927 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2576   0.9500            0.2085 &   2.5012 r
  mprj/buf_i[85] (net)                                   2   0.0134 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0777   0.2576   0.9500  -0.0369  -0.0386 &   2.4626 r
  data arrival time                                                                                                  2.4626

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8751   1.0500   0.0000   1.2402 &   6.8430 r
  clock reconvergence pessimism                                                                           0.0000     6.8430
  clock uncertainty                                                                                       0.1000     6.9430
  library hold time                                                                     1.0000            0.2697     7.2127
  data required time                                                                                                 7.2127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2127
  data arrival time                                                                                                 -2.4626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3259 
  total derate : arrival time                                                                             0.1937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5196 

  slack (with derating applied) (VIOLATED)                                                               -4.7501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2306 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          7.6427                     3.9496 &   5.9496 r
  la_data_in[22] (net)                                   2   0.2666 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9496 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.5697   7.6438   0.9500  -3.3165  -3.4264 &   2.5232 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2686   0.9500            0.2208 &   2.7440 r
  mprj/buf_i[150] (net)                                  2   0.0171 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0355   0.2686   0.9500  -0.0122  -0.0126 &   2.7315 r
  data arrival time                                                                                                  2.7315

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8787   1.0500   0.0000   1.2233 &   6.8261 r
  clock reconvergence pessimism                                                                           0.0000     6.8261
  clock uncertainty                                                                                       0.1000     6.9261
  library hold time                                                                     1.0000            0.2694     7.1955
  data required time                                                                                                 7.1955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1955
  data arrival time                                                                                                 -2.7315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5061 

  slack (with derating applied) (VIOLATED)                                                               -4.4640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9580 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             8.2553                     4.2625 &   6.2625 r
  la_oenb[11] (net)                                      2   0.2879 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2625 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.3563   8.2571   0.9500  -3.5576  -3.6675 &   2.5950 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2827   0.9500            0.2008 &   2.7958 r
  mprj/buf_i[75] (net)                                   2   0.0191 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0809   0.2827   0.9500  -0.0378  -0.0395 &   2.7563 r
  data arrival time                                                                                                  2.7563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8708   1.0500   0.0000   1.2450 &   6.8478 r
  clock reconvergence pessimism                                                                           0.0000     6.8478
  clock uncertainty                                                                                       0.1000     6.9478
  library hold time                                                                     1.0000            0.2690     7.2168
  data required time                                                                                                 7.2168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2168
  data arrival time                                                                                                 -2.7563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5200 

  slack (with derating applied) (VIOLATED)                                                               -4.4605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9404 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          7.8293                     4.0428 &   6.0428 r
  la_data_in[15] (net)                                   2   0.2730 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0428 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.5799   7.8308   0.9500  -3.2396  -3.3398 &   2.7030 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2912   0.9500            0.2304 &   2.9334 r
  mprj/buf_i[143] (net)                                  2   0.0241 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0625   0.2912   0.9500  -0.0316  -0.0329 &   2.9006 r
  data arrival time                                                                                                  2.9006

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8722   1.0500   0.0000   1.2435 &   6.8462 r
  clock reconvergence pessimism                                                                           0.0000     6.8462
  clock uncertainty                                                                                       0.1000     6.9462
  library hold time                                                                     1.0000            0.2687     7.2150
  data required time                                                                                                 7.2150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2150
  data arrival time                                                                                                 -2.9006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3260 
  total derate : arrival time                                                                             0.1790 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5050 

  slack (with derating applied) (VIOLATED)                                                               -4.3144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8095 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          8.9253                     4.6082 &   6.6082 r
  la_data_in[31] (net)                                   2   0.3114 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.6082 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.4716   8.9274   0.9500  -3.6086  -3.7115 &   2.8967 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2529   0.9500            0.1371 &   3.0338 r
  mprj/buf_i[159] (net)                                  1   0.0074 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2529   0.9500   0.0000   0.0001 &   3.0338 r
  data arrival time                                                                                                  3.0338

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3731 &   6.9759 r
  clock reconvergence pessimism                                                                           0.0000     6.9759
  clock uncertainty                                                                                       0.1000     7.0759
  library hold time                                                                     1.0000            0.2698     7.3456
  data required time                                                                                                 7.3456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3456
  data arrival time                                                                                                 -3.0338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3322 
  total derate : arrival time                                                                             0.1917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5239 

  slack (with derating applied) (VIOLATED)                                                               -4.3118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7879 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             7.5442                     3.8976 &   5.8976 r
  la_oenb[22] (net)                                      2   0.2631 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.8976 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.1190   7.5455   0.9500  -2.9625  -3.0542 &   2.8433 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2822   0.9500            0.2376 &   3.0809 r
  mprj/buf_i[86] (net)                                   2   0.0223 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0770   0.2822   0.9500  -0.0373  -0.0388 &   3.0421 r
  data arrival time                                                                                                  3.0421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3802 &   6.9830 r
  clock reconvergence pessimism                                                                           0.0000     6.9830
  clock uncertainty                                                                                       0.1000     7.0830
  library hold time                                                                     1.0000            0.2689     7.3518
  data required time                                                                                                 7.3518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3518
  data arrival time                                                                                                 -3.0421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.1655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4980 

  slack (with derating applied) (VIOLATED)                                                               -4.3098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8118 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             7.7545                     4.0076 &   6.0076 r
  la_oenb[24] (net)                                      2   0.2705 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0076 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.2073   7.7557   0.9500  -3.0625  -3.1577 &   2.8499 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2460   0.9500            0.1943 &   3.0441 r
  mprj/buf_i[88] (net)                                   2   0.0099 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0250   0.2460   0.9500  -0.0026  -0.0027 &   3.0415 r
  data arrival time                                                                                                  3.0415

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3764 &   6.9792 r
  clock reconvergence pessimism                                                                           0.0000     6.9792
  clock uncertainty                                                                                       0.1000     7.0792
  library hold time                                                                     1.0000            0.2700     7.3492
  data required time                                                                                                 7.3492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3492
  data arrival time                                                                                                 -3.0415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3323 
  total derate : arrival time                                                                             0.1665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4989 

  slack (with derating applied) (VIOLATED)                                                               -4.3077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8088 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             8.0582                     4.1589 &   6.1589 r
  la_oenb[12] (net)                                      2   0.2809 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.1589 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8780   8.0600   0.9500  -3.3177  -3.4160 &   2.7428 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2793   0.9500            0.2082 &   2.9510 r
  mprj/buf_i[76] (net)                                   2   0.0189 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0825   0.2793   0.9500  -0.0392  -0.0408 &   2.9102 r
  data arrival time                                                                                                  2.9102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8711   1.0500   0.0000   1.2447 &   6.8475 r
  clock reconvergence pessimism                                                                           0.0000     6.8475
  clock uncertainty                                                                                       0.1000     6.9475
  library hold time                                                                     1.0000            0.2691     7.2166
  data required time                                                                                                 7.2166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2166
  data arrival time                                                                                                 -2.9102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5084 

  slack (with derating applied) (VIOLATED)                                                               -4.3064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7980 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             7.5381                     3.8945 &   5.8945 r
  la_oenb[23] (net)                                      2   0.2629 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.8945 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0828   7.5393   0.9500  -2.9733  -3.0658 &   2.8287 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2664   0.9500            0.2245 &   3.0532 r
  mprj/buf_i[87] (net)                                   2   0.0169 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2664   0.9500   0.0000   0.0002 &   3.0534 r
  data arrival time                                                                                                  3.0534

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3748 &   6.9776 r
  clock reconvergence pessimism                                                                           0.0000     6.9776
  clock uncertainty                                                                                       0.1000     7.0776
  library hold time                                                                     1.0000            0.2694     7.3469
  data required time                                                                                                 7.3469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3469
  data arrival time                                                                                                 -3.0534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3323 
  total derate : arrival time                                                                             0.1635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4957 

  slack (with derating applied) (VIOLATED)                                                               -4.2936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7978 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             7.3504                     3.7980 &   5.7980 r
  la_oenb[20] (net)                                      2   0.2563 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.7980 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.1245   7.3515   0.9500  -2.9357  -3.0291 &   2.7688 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2625   0.9500            0.2310 &   2.9998 r
  mprj/buf_i[84] (net)                                   2   0.0164 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0996   0.2625   0.9500  -0.0460  -0.0481 &   2.9518 r
  data arrival time                                                                                                  2.9518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8722   1.0500   0.0000   1.2435 &   6.8463 r
  clock reconvergence pessimism                                                                           0.0000     6.8463
  clock uncertainty                                                                                       0.1000     6.9463
  library hold time                                                                     1.0000            0.2696     7.2159
  data required time                                                                                                 7.2159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2159
  data arrival time                                                                                                 -2.9518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3260 
  total derate : arrival time                                                                             0.1641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4901 

  slack (with derating applied) (VIOLATED)                                                               -4.2641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7740 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          7.3878                     3.8203 &   5.8203 r
  la_data_in[21] (net)                                   2   0.2578 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8203 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1448   7.3888   0.9500  -2.9440  -3.0399 &   2.7804 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2599   0.9500            0.2269 &   3.0073 r
  mprj/buf_i[149] (net)                                  2   0.0153 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0681   0.2599   0.9500  -0.0315  -0.0329 &   2.9743 r
  data arrival time                                                                                                  2.9743

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8756   1.0500   0.0000   1.2396 &   6.8423 r
  clock reconvergence pessimism                                                                           0.0000     6.8423
  clock uncertainty                                                                                       0.1000     6.9423
  library hold time                                                                     1.0000            0.2697     7.2120
  data required time                                                                                                 7.2120
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2120
  data arrival time                                                                                                 -2.9743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3258 
  total derate : arrival time                                                                             0.1634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4892 

  slack (with derating applied) (VIOLATED)                                                               -4.2377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7484 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             8.0332                     4.1487 &   6.1487 r
  la_oenb[13] (net)                                      2   0.2802 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.1487 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6168   8.0348   0.9500  -3.2125  -3.3087 &   2.8400 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2867   0.9500            0.2159 &   3.0559 r
  mprj/buf_i[77] (net)                                   2   0.0216 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0311   0.2867   0.9500  -0.0108  -0.0110 &   3.0449 r
  data arrival time                                                                                                  3.0449

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8756   1.0500   0.0000   1.2397 &   6.8425 r
  clock reconvergence pessimism                                                                           0.0000     6.8425
  clock uncertainty                                                                                       0.1000     6.9425
  library hold time                                                                     1.0000            0.2689     7.2113
  data required time                                                                                                 7.2113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2113
  data arrival time                                                                                                 -3.0449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3258 
  total derate : arrival time                                                                             0.1759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5018 

  slack (with derating applied) (VIOLATED)                                                               -4.1664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6647 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                            10.4074                     5.3733 &   7.3733 r
  la_oenb[55] (net)                                      2   0.3633 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.3733 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.3317  10.4100   0.9500  -4.2166  -4.3270 &   3.0463 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4210   0.9500            0.2131 &   3.2594 r
  mprj/buf_i[119] (net)                                  2   0.0569 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3126   0.4210   0.9500  -0.1622  -0.1676 &   3.0917 r
  data arrival time                                                                                                  3.0917

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8869   1.0500   0.0000   1.2148 &   6.8176 r
  clock reconvergence pessimism                                                                           0.0000     6.8176
  clock uncertainty                                                                                       0.1000     6.9176
  library hold time                                                                     1.0000            0.2648     7.1824
  data required time                                                                                                 7.1824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1824
  data arrival time                                                                                                 -3.0917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3246 
  total derate : arrival time                                                                             0.2356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5602 

  slack (with derating applied) (VIOLATED)                                                               -4.0907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5304 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                           13.5071                     6.9734 &   8.9734 r
  wbs_sel_i[2] (net)                                     2   0.4720 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.9734 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -12.0288  13.5112   0.9500  -6.6735  -6.8620 &   2.1114 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3230   0.9500           -0.0499 &   2.0616 r
  mprj/buf_i[232] (net)                                  2   0.0097 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3230   0.9500   0.0000   0.0001 &   2.0617 r
  data arrival time                                                                                                  2.0617

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6783   1.0500   0.0000   0.1738 &   5.7766 r
  clock reconvergence pessimism                                                                           0.0000     5.7766
  clock uncertainty                                                                                       0.1000     5.8766
  library hold time                                                                     1.0000            0.2684     6.1451
  data required time                                                                                                 6.1451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1451
  data arrival time                                                                                                 -2.0617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2751 
  total derate : arrival time                                                                             0.3437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6188 

  slack (with derating applied) (VIOLATED)                                                               -4.0834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4646 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             8.9183                     4.5959 &   6.5959 r
  la_oenb[43] (net)                                      2   0.3108 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5959 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.0307   8.9210   0.9500  -3.3602  -3.4410 &   3.1548 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3193   0.9500            0.1984 &   3.3533 r
  mprj/buf_i[107] (net)                                  2   0.0288 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1535   0.3193   0.9500  -0.0734  -0.0766 &   3.2766 r
  data arrival time                                                                                                  3.2766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3629 &   6.9656 r
  clock reconvergence pessimism                                                                           0.0000     6.9656
  clock uncertainty                                                                                       0.1000     7.0656
  library hold time                                                                     1.0000            0.2678     7.3334
  data required time                                                                                                 7.3334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3334
  data arrival time                                                                                                 -3.2766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.1867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5184 

  slack (with derating applied) (VIOLATED)                                                               -4.0568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5383 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             7.7822                     4.0226 &   6.0226 r
  la_oenb[16] (net)                                      2   0.2715 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0226 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9401   7.7834   0.9500  -2.9617  -3.0520 &   2.9706 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2562   0.9500            0.2023 &   3.1729 r
  mprj/buf_i[80] (net)                                   2   0.0126 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0147   0.2562   0.9500  -0.0012  -0.0011 &   3.1717 r
  data arrival time                                                                                                  3.1717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8709   1.0500   0.0000   1.2448 &   6.8476 r
  clock reconvergence pessimism                                                                           0.0000     6.8476
  clock uncertainty                                                                                       0.1000     6.9476
  library hold time                                                                     1.0000            0.2698     7.2174
  data required time                                                                                                 7.2174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2174
  data arrival time                                                                                                 -3.1717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4879 

  slack (with derating applied) (VIOLATED)                                                               -4.0457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5578 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             7.7534                     4.0013 &   6.0013 r
  la_oenb[31] (net)                                      2   0.2702 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0013 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6639   7.7550   0.9500  -2.7545  -2.8282 &   3.1731 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2244   0.9500            0.1740 &   3.3470 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2244   0.9500   0.0000   0.0000 &   3.3471 r
  data arrival time                                                                                                  3.3471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3729 &   6.9757 r
  clock reconvergence pessimism                                                                           0.0000     6.9757
  clock uncertainty                                                                                       0.1000     7.0757
  library hold time                                                                     1.0000            0.2697     7.3454
  data required time                                                                                                 7.3454
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3454
  data arrival time                                                                                                 -3.3471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3322 
  total derate : arrival time                                                                             0.1503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4824 

  slack (with derating applied) (VIOLATED)                                                               -3.9983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5159 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           9.8721                     5.0879 &   7.0879 r
  la_data_in[3] (net)                                    2   0.3442 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0879 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.2738   9.8753   0.9500  -4.0229  -4.1251 &   2.9628 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   0.9500            0.1110 &   3.0738 r
  mprj/buf_i[131] (net)                                  2   0.0112 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.2794   0.9500  -0.0021  -0.0021 &   3.0717 r
  data arrival time                                                                                                  3.0717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   1.0500   0.0000   1.0959 &   6.6987 r
  clock reconvergence pessimism                                                                           0.0000     6.6987
  clock uncertainty                                                                                       0.1000     6.7987
  library hold time                                                                     1.0000            0.2690     7.0677
  data required time                                                                                                 7.0677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0677
  data arrival time                                                                                                 -3.0717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.2123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5313 

  slack (with derating applied) (VIOLATED)                                                               -3.9960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4647 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          7.6299                     3.9353 &   5.9353 r
  la_data_in[28] (net)                                   2   0.2658 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9353 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3464   7.6316   0.9500  -2.6741  -2.7436 &   3.1917 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2585   0.9500            0.2127 &   3.4044 r
  mprj/buf_i[156] (net)                                  2   0.0139 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0705   0.2585   0.9500  -0.0338  -0.0353 &   3.3691 r
  data arrival time                                                                                                  3.3691

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3798 &   6.9826 r
  clock reconvergence pessimism                                                                           0.0000     6.9826
  clock uncertainty                                                                                       0.1000     7.0826
  library hold time                                                                     1.0000            0.2696     7.3522
  data required time                                                                                                 7.3522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3522
  data arrival time                                                                                                 -3.3691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.1500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4825 

  slack (with derating applied) (VIOLATED)                                                               -3.9831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5006 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             8.0023                     4.1295 &   6.1295 r
  la_oenb[32] (net)                                      2   0.2790 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.1295 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.8724   8.0041   0.9500  -2.8372  -2.9111 &   3.2184 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2504   0.9500            0.1850 &   3.4034 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0839   0.2504   0.9500  -0.0389  -0.0407 &   3.3626 r
  data arrival time                                                                                                  3.3626

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3692 &   6.9720 r
  clock reconvergence pessimism                                                                           0.0000     6.9720
  clock uncertainty                                                                                       0.1000     7.0720
  library hold time                                                                     1.0000            0.2698     7.3418
  data required time                                                                                                 7.3418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3418
  data arrival time                                                                                                 -3.3626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3320 
  total derate : arrival time                                                                             0.1571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4891 

  slack (with derating applied) (VIOLATED)                                                               -3.9792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4901 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             5.8822                     3.0319 &   5.0319 r
  la_oenb[15] (net)                                      2   0.2045 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0319 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5411   5.8834   0.9500  -2.0107  -2.0657 &   2.9663 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2416   0.9500            0.2904 &   3.2567 r
  mprj/buf_i[79] (net)                                   2   0.0161 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0290   0.2416   0.9500  -0.0026  -0.0025 &   3.2541 r
  data arrival time                                                                                                  3.2541

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8713   1.0500   0.0000   1.2444 &   6.8472 r
  clock reconvergence pessimism                                                                           0.0000     6.8472
  clock uncertainty                                                                                       0.1000     6.9472
  library hold time                                                                     1.0000            0.2702     7.2174
  data required time                                                                                                 7.2174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2174
  data arrival time                                                                                                 -3.2541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4444 

  slack (with derating applied) (VIOLATED)                                                               -3.9633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5189 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          8.1784                     4.2272 &   6.2272 r
  la_data_in[34] (net)                                   2   0.2854 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2272 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0384   8.1799   0.9500  -2.9283  -3.0106 &   3.2166 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2572   0.9500            0.1818 &   3.3984 r
  mprj/buf_i[162] (net)                                  2   0.0114 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2572   0.9500   0.0000   0.0001 &   3.3985 r
  data arrival time                                                                                                  3.3985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3675 &   6.9703 r
  clock reconvergence pessimism                                                                           0.0000     6.9703
  clock uncertainty                                                                                       0.1000     7.0703
  library hold time                                                                     1.0000            0.2696     7.3399
  data required time                                                                                                 7.3399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3399
  data arrival time                                                                                                 -3.3985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.1594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4913 

  slack (with derating applied) (VIOLATED)                                                               -3.9414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4501 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          7.8227                     4.0450 &   6.0450 r
  la_data_in[19] (net)                                   2   0.2730 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0450 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1102   7.8240   0.9500  -2.9439  -3.0340 &   3.0110 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2660   0.9500            0.2091 &   3.2201 r
  mprj/buf_i[147] (net)                                  2   0.0154 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0809   0.2660   0.9500  -0.0387  -0.0404 &   3.1797 r
  data arrival time                                                                                                  3.1797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8913   1.0500   0.0000   1.1294 &   6.7322 r
  clock reconvergence pessimism                                                                           0.0000     6.7322
  clock uncertainty                                                                                       0.1000     6.8322
  library hold time                                                                     1.0000            0.2694     7.1016
  data required time                                                                                                 7.1016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1016
  data arrival time                                                                                                 -3.1797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3206 
  total derate : arrival time                                                                             0.1632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4837 

  slack (with derating applied) (VIOLATED)                                                               -3.9219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4381 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.4923                     0.8030 &   2.8030 f
  io_in[19] (net)                                        2   0.0873 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8030 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4925   0.9500   0.0000   0.0105 &   2.8136 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2048   0.9500            0.6692 &   3.4827 f
  mprj/buf_i[211] (net)                                  2   0.0388 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2048   0.9500   0.0000   0.0010 &   3.4837 f
  data arrival time                                                                                                  3.4837

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8823   1.0500   0.0000   1.2469 &   6.8497 r
  clock reconvergence pessimism                                                                           0.0000     6.8497
  clock uncertainty                                                                                       0.1000     6.9497
  library hold time                                                                     1.0000            0.4411     7.3908
  data required time                                                                                                 7.3908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3908
  data arrival time                                                                                                 -3.4837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3262 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (VIOLATED)                                                               -3.9071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5451 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             8.2186                     4.2414 &   6.2414 r
  la_oenb[33] (net)                                      2   0.2865 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2414 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.8800   8.2205   0.9500  -2.8536  -2.9257 &   3.3158 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2471   0.9500            0.1700 &   3.4858 r
  mprj/buf_i[97] (net)                                   1   0.0084 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0769   0.2471   0.9500  -0.0355  -0.0372 &   3.4486 r
  data arrival time                                                                                                  3.4486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3675 &   6.9703 r
  clock reconvergence pessimism                                                                           0.0000     6.9703
  clock uncertainty                                                                                       0.1000     7.0703
  library hold time                                                                     1.0000            0.2699     7.3402
  data required time                                                                                                 7.3402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3402
  data arrival time                                                                                                 -3.4486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.1571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4890 

  slack (with derating applied) (VIOLATED)                                                               -3.8916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4026 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             7.7118                     3.9866 &   5.9866 r
  la_oenb[27] (net)                                      2   0.2691 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9866 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6240   7.7131   0.9500  -2.7396  -2.8198 &   3.1668 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2677   0.9500            0.2165 &   3.3832 r
  mprj/buf_i[91] (net)                                   2   0.0165 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1295   0.2677   0.9500  -0.0592  -0.0620 &   3.3212 r
  data arrival time                                                                                                  3.3212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8806   1.0500   0.0000   1.2218 &   6.8245 r
  clock reconvergence pessimism                                                                           0.0000     6.8245
  clock uncertainty                                                                                       0.1000     6.9245
  library hold time                                                                     1.0000            0.2694     7.1940
  data required time                                                                                                 7.1940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1940
  data arrival time                                                                                                 -3.3212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.1543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4793 

  slack (with derating applied) (VIOLATED)                                                               -3.8727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3934 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          5.4134                     2.7874 &   4.7874 r
  la_data_in[20] (net)                                   2   0.1880 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7874 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8960   5.4145   0.9500  -1.6676  -1.7088 &   3.0786 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2369   0.9500            0.3109 &   3.3894 r
  mprj/buf_i[148] (net)                                  2   0.0167 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0782   0.2369   0.9500  -0.0379  -0.0397 &   3.3498 r
  data arrival time                                                                                                  3.3498

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8722   1.0500   0.0000   1.2435 &   6.8463 r
  clock reconvergence pessimism                                                                           0.0000     6.8463
  clock uncertainty                                                                                       0.1000     6.9463
  library hold time                                                                     1.0000            0.2703     7.2166
  data required time                                                                                                 7.2166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2166
  data arrival time                                                                                                 -3.3498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3260 
  total derate : arrival time                                                                             0.1039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4299 

  slack (with derating applied) (VIOLATED)                                                               -3.8669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4370 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              7.5948                     3.9183 &   5.9183 r
  la_oenb[7] (net)                                       2   0.2646 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9183 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9284   7.5966   0.9500  -2.7994  -2.8736 &   3.0446 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2330   0.9500            0.1907 &   3.2353 r
  mprj/buf_i[71] (net)                                   1   0.0068 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2330   0.9500   0.0000   0.0001 &   3.2354 r
  data arrival time                                                                                                  3.2354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8897   1.0500   0.0000   1.1021 &   6.7049 r
  clock reconvergence pessimism                                                                           0.0000     6.7049
  clock uncertainty                                                                                       0.1000     6.8049
  library hold time                                                                     1.0000            0.2701     7.0750
  data required time                                                                                                 7.0750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0750
  data arrival time                                                                                                 -3.2354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3193 
  total derate : arrival time                                                                             0.1535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4728 

  slack (with derating applied) (VIOLATED)                                                               -3.8396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3669 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             7.4570                     3.8524 &   5.8524 r
  la_oenb[25] (net)                                      2   0.2600 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.8524 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2404   7.4582   0.9500  -2.5659  -2.6384 &   3.2140 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2235   0.9500            0.1892 &   3.4032 r
  mprj/buf_i[89] (net)                                   1   0.0046 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0588   0.2235   0.9500  -0.0256  -0.0268 &   3.3764 r
  data arrival time                                                                                                  3.3764

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8770   1.0500   0.0000   1.2379 &   6.8407 r
  clock reconvergence pessimism                                                                           0.0000     6.8407
  clock uncertainty                                                                                       0.1000     6.9407
  library hold time                                                                     1.0000            0.2698     7.2105
  data required time                                                                                                 7.2105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2105
  data arrival time                                                                                                 -3.3764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3257 
  total derate : arrival time                                                                             0.1425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4682 

  slack (with derating applied) (VIOLATED)                                                               -3.8341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3659 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          8.2003                     4.2353 &   6.2353 r
  la_data_in[33] (net)                                   2   0.2860 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2353 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5795   8.2019   0.9500  -2.7409  -2.8110 &   3.4243 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2338   0.9500            0.1585 &   3.5827 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2338   0.9500   0.0000   0.0000 &   3.5828 r
  data arrival time                                                                                                  3.5828

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3675 &   6.9703 r
  clock reconvergence pessimism                                                                           0.0000     6.9703
  clock uncertainty                                                                                       0.1000     7.0703
  library hold time                                                                     1.0000            0.2701     7.3404
  data required time                                                                                                 7.3404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3404
  data arrival time                                                                                                 -3.5828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.1489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4808 

  slack (with derating applied) (VIOLATED)                                                               -3.7576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2768 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          7.4038                     3.8224 &   5.8224 r
  la_data_in[27] (net)                                   2   0.2581 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8224 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0789   7.4051   0.9500  -2.4665  -2.5325 &   3.2900 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   0.9500            0.2179 &   3.5078 r
  mprj/buf_i[155] (net)                                  2   0.0126 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0776   0.2510   0.9500  -0.0370  -0.0388 &   3.4691 r
  data arrival time                                                                                                  3.4691

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8772   1.0500   0.0000   1.2377 &   6.8405 r
  clock reconvergence pessimism                                                                           0.0000     6.8405
  clock uncertainty                                                                                       0.1000     6.9405
  library hold time                                                                     1.0000            0.2699     7.2104
  data required time                                                                                                 7.2104
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2104
  data arrival time                                                                                                 -3.4691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3257 
  total derate : arrival time                                                                             0.1397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4654 

  slack (with derating applied) (VIOLATED)                                                               -3.7413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2759 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          7.4894                     3.8612 &   5.8612 r
  la_data_in[13] (net)                                   2   0.2608 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8612 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3015   7.4911   0.9500  -2.5264  -2.5888 &   3.2724 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2646   0.9500            0.2255 &   3.4979 r
  mprj/buf_i[141] (net)                                  2   0.0165 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2646   0.9500   0.0000   0.0002 &   3.4981 r
  data arrival time                                                                                                  3.4981

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8710   1.0500   0.0000   1.2447 &   6.8475 r
  clock reconvergence pessimism                                                                           0.0000     6.8475
  clock uncertainty                                                                                       0.1000     6.9475
  library hold time                                                                     1.0000            0.2695     7.2171
  data required time                                                                                                 7.2171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2171
  data arrival time                                                                                                 -3.4981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4676 

  slack (with derating applied) (VIOLATED)                                                               -3.7190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2514 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              8.1346                     4.1989 &   6.1989 r
  la_oenb[9] (net)                                       2   0.2836 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1989 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9493   8.1363   0.9500  -2.9184  -2.9961 &   3.2028 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2690   0.9500            0.1953 &   3.3981 r
  mprj/buf_i[73] (net)                                   2   0.0150 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0130   0.2690   0.9500  -0.0011  -0.0009 &   3.3972 r
  data arrival time                                                                                                  3.3972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8886   1.0500   0.0000   1.0943 &   6.6971 r
  clock reconvergence pessimism                                                                           0.0000     6.6971
  clock uncertainty                                                                                       0.1000     6.7971
  library hold time                                                                     1.0000            0.2693     7.0665
  data required time                                                                                                 7.0665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0665
  data arrival time                                                                                                 -3.3972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3189 
  total derate : arrival time                                                                             0.1598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4788 

  slack (with derating applied) (VIOLATED)                                                               -3.6693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1905 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             7.6463                     3.9493 &   5.9493 r
  la_oenb[14] (net)                                      2   0.2666 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9493 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1222   7.6477   0.9500  -2.5243  -2.5913 &   3.3581 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2871   0.9500            0.2364 &   3.5944 r
  mprj/buf_i[78] (net)                                   2   0.0235 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0768   0.2871   0.9500  -0.0398  -0.0415 &   3.5529 r
  data arrival time                                                                                                  3.5529

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8733   1.0500   0.0000   1.2422 &   6.8450 r
  clock reconvergence pessimism                                                                           0.0000     6.8450
  clock uncertainty                                                                                       0.1000     6.9450
  library hold time                                                                     1.0000            0.2689     7.2139
  data required time                                                                                                 7.2139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2139
  data arrival time                                                                                                 -3.5529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3260 
  total derate : arrival time                                                                             0.1438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (VIOLATED)                                                               -3.6609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1912 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.8954                     1.0236 &   3.0236 f
  io_in[20] (net)                                        2   0.1115 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0236 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8959   0.9500   0.0000   0.0188 &   3.0424 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2185   0.9500            0.7530 &   3.7954 f
  mprj/buf_i[212] (net)                                  2   0.0398 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2186   0.9500   0.0000   0.0010 &   3.7964 f
  data arrival time                                                                                                  3.7964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8823   1.0500   0.0000   1.2468 &   6.8496 r
  clock reconvergence pessimism                                                                           0.0000     6.8496
  clock uncertainty                                                                                       0.1000     6.9496
  library hold time                                                                     1.0000            0.4391     7.3886
  data required time                                                                                                 7.3886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3886
  data arrival time                                                                                                 -3.7964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3262 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3668 

  slack (with derating applied) (VIOLATED)                                                               -3.5922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2254 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             7.5858                     3.9110 &   5.9110 r
  la_oenb[34] (net)                                      2   0.2642 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9110 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9177   7.5876   0.9500  -2.3007  -2.3493 &   3.5617 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2747   0.9500            0.2290 &   3.7907 r
  mprj/buf_i[98] (net)                                   2   0.0195 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0335   0.2747   0.9500  -0.0076  -0.0078 &   3.7829 r
  data arrival time                                                                                                  3.7829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3728 &   6.9755 r
  clock reconvergence pessimism                                                                           0.0000     6.9755
  clock uncertainty                                                                                       0.1000     7.0755
  library hold time                                                                     1.0000            0.2691     7.3447
  data required time                                                                                                 7.3447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3447
  data arrival time                                                                                                 -3.7829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3322 
  total derate : arrival time                                                                             0.1310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4631 

  slack (with derating applied) (VIOLATED)                                                               -3.5617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0986 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.9793                     1.0729 &   3.0729 f
  io_in[18] (net)                                        2   0.1168 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0729 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1429   1.9798   0.9500  -0.0138   0.0028 &   3.0756 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2071   0.9500            0.7548 &   3.8305 f
  mprj/buf_i[210] (net)                                  2   0.0322 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2071   0.9500   0.0000   0.0006 &   3.8311 f
  data arrival time                                                                                                  3.8311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8824   1.0500   0.0000   1.2466 &   6.8494 r
  clock reconvergence pessimism                                                                           0.0000     6.8494
  clock uncertainty                                                                                       0.1000     6.9494
  library hold time                                                                     1.0000            0.4408     7.3901
  data required time                                                                                                 7.3901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3901
  data arrival time                                                                                                 -3.8311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3262 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3675 

  slack (with derating applied) (VIOLATED)                                                               -3.5590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1915 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          7.5564                     3.8921 &   5.8921 r
  la_data_in[35] (net)                                   2   0.2630 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8921 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8584   7.5585   0.9500  -2.2427  -2.2861 &   3.6060 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2383   0.9500            0.1977 &   3.8037 r
  mprj/buf_i[163] (net)                                  2   0.0084 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2383   0.9500   0.0000   0.0001 &   3.8038 r
  data arrival time                                                                                                  3.8038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3675 &   6.9703 r
  clock reconvergence pessimism                                                                           0.0000     6.9703
  clock uncertainty                                                                                       0.1000     7.0703
  library hold time                                                                     1.0000            0.2702     7.3405
  data required time                                                                                                 7.3405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3405
  data arrival time                                                                                                 -3.8038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.1262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4581 

  slack (with derating applied) (VIOLATED)                                                               -3.5367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0786 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              8.5567                     4.4152 &   6.4152 r
  la_oenb[4] (net)                                       2   0.2984 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.4152 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4730   8.5587   0.9500  -3.1593  -3.2412 &   3.1740 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2344   0.9500            0.1396 &   3.3136 r
  mprj/buf_i[68] (net)                                   1   0.0036 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2344   0.9500   0.0000   0.0000 &   3.3136 r
  data arrival time                                                                                                  3.3136

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8456   1.0500   0.0000   0.8738 &   6.4766 r
  clock reconvergence pessimism                                                                           0.0000     6.4766
  clock uncertainty                                                                                       0.1000     6.5766
  library hold time                                                                     1.0000            0.2703     6.8469
  data required time                                                                                                 6.8469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8469
  data arrival time                                                                                                 -3.3136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3084 
  total derate : arrival time                                                                             0.1693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4777 

  slack (with derating applied) (VIOLATED)                                                               -3.5333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0555 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          5.5295                     2.8478 &   4.8478 r
  la_data_in[16] (net)                                   2   0.1921 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8478 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2196   5.5307   0.9500  -1.3495  -1.3735 &   3.4744 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2315   0.9500            0.3006 &   3.7750 r
  mprj/buf_i[144] (net)                                  2   0.0144 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2315   0.9500   0.0000   0.0002 &   3.7751 r
  data arrival time                                                                                                  3.7751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   1.0500   0.0000   1.2449 &   6.8477 r
  clock reconvergence pessimism                                                                           0.0000     6.8477
  clock uncertainty                                                                                       0.1000     6.9477
  library hold time                                                                     1.0000            0.2701     7.2178
  data required time                                                                                                 7.2178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2178
  data arrival time                                                                                                 -3.7751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4117 

  slack (with derating applied) (VIOLATED)                                                               -3.4426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0309 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             8.8469                     4.5701 &   6.5701 r
  la_oenb[36] (net)                                      2   0.3087 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5701 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4963   8.8486   0.9500  -2.7032  -2.7643 &   3.8058 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2808   0.9500            0.1678 &   3.9736 r
  mprj/buf_i[100] (net)                                  2   0.0156 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1053   0.2808   0.9500  -0.0494  -0.0517 &   3.9220 r
  data arrival time                                                                                                  3.9220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3690 &   6.9718 r
  clock reconvergence pessimism                                                                           0.0000     6.9718
  clock uncertainty                                                                                       0.1000     7.0718
  library hold time                                                                     1.0000            0.2689     7.3407
  data required time                                                                                                 7.3407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3407
  data arrival time                                                                                                 -3.9220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3320 
  total derate : arrival time                                                                             0.1504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4824 

  slack (with derating applied) (VIOLATED)                                                               -3.4187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9364 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          2.6989                     1.4619 &   3.4619 f
  la_data_in[23] (net)                                   2   0.1595 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4619 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3629   2.7006   0.9500  -0.2408  -0.2153 &   3.2466 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2040   0.9500            0.8626 &   4.1092 f
  mprj/buf_i[151] (net)                                  2   0.0190 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0371   0.2040   0.9500  -0.0037  -0.0037 &   4.1055 f
  data arrival time                                                                                                  4.1055

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3800 &   6.9828 r
  clock reconvergence pessimism                                                                           0.0000     6.9828
  clock uncertainty                                                                                       0.1000     7.0828
  library hold time                                                                     1.0000            0.4412     7.5240
  data required time                                                                                                 7.5240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5240
  data arrival time                                                                                                 -4.1055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3921 

  slack (with derating applied) (VIOLATED)                                                               -3.4185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0263 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             7.4653                     3.8495 &   5.8495 r
  la_oenb[35] (net)                                      2   0.2600 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.8495 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4326   7.4670   0.9500  -2.0719  -2.1099 &   3.7396 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2228   0.9500            0.1882 &   3.9278 r
  mprj/buf_i[99] (net)                                   1   0.0044 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2228   0.9500   0.0000   0.0000 &   3.9278 r
  data arrival time                                                                                                  3.9278

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3674 &   6.9702 r
  clock reconvergence pessimism                                                                           0.0000     6.9702
  clock uncertainty                                                                                       0.1000     7.0702
  library hold time                                                                     1.0000            0.2696     7.3399
  data required time                                                                                                 7.3399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3399
  data arrival time                                                                                                 -3.9278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.1170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4489 

  slack (with derating applied) (VIOLATED)                                                               -3.4121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9632 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             5.8814                     3.0315 &   5.0315 r
  la_oenb[19] (net)                                      2   0.2045 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0315 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7089   5.8825   0.9500  -1.5267  -1.5568 &   3.4746 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2249   0.9500            0.2757 &   3.7503 r
  mprj/buf_i[83] (net)                                   2   0.0110 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0232   0.2249   0.9500  -0.0021  -0.0021 &   3.7482 r
  data arrival time                                                                                                  3.7482

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8920   1.0500   0.0000   1.1505 &   6.7533 r
  clock reconvergence pessimism                                                                           0.0000     6.7533
  clock uncertainty                                                                                       0.1000     6.8533
  library hold time                                                                     1.0000            0.2698     7.1230
  data required time                                                                                                 7.1230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1230
  data arrival time                                                                                                 -3.7482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3216 
  total derate : arrival time                                                                             0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4150 

  slack (with derating applied) (VIOLATED)                                                               -3.3748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9598 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              7.9166                     4.0764 &   6.0764 r
  la_oenb[1] (net)                                       2   0.2756 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0764 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2837   7.9190   0.9500  -2.5075  -2.5570 &   3.5194 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2429   0.9500            0.1825 &   3.7019 r
  mprj/buf_i[65] (net)                                   2   0.0084 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2429   0.9500   0.0000   0.0001 &   3.7019 r
  data arrival time                                                                                                  3.7019

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8881   1.0500   0.0000   1.0961 &   6.6989 r
  clock reconvergence pessimism                                                                           0.0000     6.6989
  clock uncertainty                                                                                       0.1000     6.7989
  library hold time                                                                     1.0000            0.2701     7.0691
  data required time                                                                                                 7.0691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0691
  data arrival time                                                                                                 -3.7019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.1390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4580 

  slack (with derating applied) (VIOLATED)                                                               -3.3671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9092 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             8.5637                     4.4058 &   6.4058 r
  la_oenb[48] (net)                                      2   0.2981 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4058 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3703   8.5667   0.9500  -2.5498  -2.5877 &   3.8181 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3268   0.9500            0.2234 &   4.0414 r
  mprj/buf_i[112] (net)                                  2   0.0331 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0427   0.3268   0.9500  -0.0248  -0.0254 &   4.0160 r
  data arrival time                                                                                                  4.0160

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3830 &   6.9858 r
  clock reconvergence pessimism                                                                           0.0000     6.9858
  clock uncertainty                                                                                       0.1000     7.0858
  library hold time                                                                     1.0000            0.2675     7.3533
  data required time                                                                                                 7.3533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3533
  data arrival time                                                                                                 -4.0160
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3327 
  total derate : arrival time                                                                             0.1452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4779 

  slack (with derating applied) (VIOLATED)                                                               -3.3373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8594 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             8.7204                     4.5123 &   6.5123 r
  la_oenb[58] (net)                                      2   0.3046 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5123 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7251   8.7218   0.9500  -2.7751  -2.8403 &   3.6720 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4046   0.9500            0.2814 &   3.9534 r
  mprj/buf_i[122] (net)                                  2   0.0585 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1973   0.4046   0.9500  -0.1050  -0.1071 &   3.8462 r
  data arrival time                                                                                                  3.8462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8885   1.0500   0.0000   1.2059 &   6.8087 r
  clock reconvergence pessimism                                                                           0.0000     6.8087
  clock uncertainty                                                                                       0.1000     6.9087
  library hold time                                                                     1.0000            0.2653     7.1740
  data required time                                                                                                 7.1740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1740
  data arrival time                                                                                                 -3.8462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3242 
  total derate : arrival time                                                                             0.1628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4871 

  slack (with derating applied) (VIOLATED)                                                               -3.3278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8407 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             7.8394                     4.0463 &   6.0463 r
  la_oenb[39] (net)                                      2   0.2733 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0463 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0726   7.8412   0.9500  -2.1795  -2.2195 &   3.8267 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2574   0.9500            0.2004 &   4.0271 r
  mprj/buf_i[103] (net)                                  2   0.0128 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0326   0.2574   0.9500  -0.0153  -0.0159 &   4.0112 r
  data arrival time                                                                                                  4.0112

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3652 &   6.9680 r
  clock reconvergence pessimism                                                                           0.0000     6.9680
  clock uncertainty                                                                                       0.1000     7.0680
  library hold time                                                                     1.0000            0.2696     7.3377
  data required time                                                                                                 7.3377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3377
  data arrival time                                                                                                 -4.0112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3318 
  total derate : arrival time                                                                             0.1239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4557 

  slack (with derating applied) (VIOLATED)                                                               -3.3265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8708 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            8.7846                     4.5013 &   6.5013 r
  wbs_adr_i[8] (net)                                     2   0.3050 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5013 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0114   8.7896   0.9500  -3.5378  -3.6009 &   2.9004 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2817   0.9500            0.1718 &   3.0721 r
  mprj/buf_i[40] (net)                                   2   0.0162 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2817   0.9500   0.0000   0.0002 &   3.0723 r
  data arrival time                                                                                                  3.0723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4214 &   6.0242 r
  clock reconvergence pessimism                                                                           0.0000     6.0242
  clock uncertainty                                                                                       0.1000     6.1242
  library hold time                                                                     1.0000            0.2694     6.3936
  data required time                                                                                                 6.3936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3936
  data arrival time                                                                                                 -3.0723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.1919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4788 

  slack (with derating applied) (VIOLATED)                                                               -3.3213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8425 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             9.0753                     4.6958 &   6.6958 r
  la_oenb[56] (net)                                      2   0.3171 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6958 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1644   9.0769   0.9500  -2.8964  -2.9636 &   3.7322 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4107   0.9500            0.2694 &   4.0017 r
  mprj/buf_i[120] (net)                                  2   0.0591 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2373   0.4107   0.9500  -0.1295  -0.1331 &   3.8686 r
  data arrival time                                                                                                  3.8686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8879   1.0500   0.0000   1.2095 &   6.8123 r
  clock reconvergence pessimism                                                                           0.0000     6.8123
  clock uncertainty                                                                                       0.1000     6.9123
  library hold time                                                                     1.0000            0.2651     7.1773
  data required time                                                                                                 7.1773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1773
  data arrival time                                                                                                 -3.8686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3244 
  total derate : arrival time                                                                             0.1697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4941 

  slack (with derating applied) (VIOLATED)                                                               -3.3088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8147 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               2.7661                     1.5048 &   3.5048 f
  io_in[21] (net)                                        2   0.1640 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5048 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5299   2.7670   0.9500  -0.3292  -0.3155 &   3.1893 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2374   0.9500            0.9067 &   4.0960 f
  mprj/buf_i[213] (net)                                  2   0.0361 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2374   0.9500   0.0000   0.0009 &   4.0969 f
  data arrival time                                                                                                  4.0969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8827   1.0500   0.0000   1.2461 &   6.8489 r
  clock reconvergence pessimism                                                                           0.0000     6.8489
  clock uncertainty                                                                                       0.1000     6.9489
  library hold time                                                                     1.0000            0.4362     7.3851
  data required time                                                                                                 7.3851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3851
  data arrival time                                                                                                 -4.0969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3920 

  slack (with derating applied) (VIOLATED)                                                               -3.2882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8963 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          7.4562                     3.8481 &   5.8481 r
  la_data_in[10] (net)                                   2   0.2598 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8481 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6613   7.4577   0.9500  -2.2072  -2.2573 &   3.5908 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2687   0.9500            0.2307 &   3.8215 r
  mprj/buf_i[138] (net)                                  2   0.0181 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0452   0.2687   0.9500  -0.0181  -0.0188 &   3.8027 r
  data arrival time                                                                                                  3.8027

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8885   1.0500   0.0000   1.0950 &   6.6978 r
  clock reconvergence pessimism                                                                           0.0000     6.6978
  clock uncertainty                                                                                       0.1000     6.7978
  library hold time                                                                     1.0000            0.2694     7.0672
  data required time                                                                                                 7.0672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0672
  data arrival time                                                                                                 -3.8027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3189 
  total derate : arrival time                                                                             0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4455 

  slack (with derating applied) (VIOLATED)                                                               -3.2644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8189 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                            10.0826                     5.2148 &   7.2148 r
  la_oenb[60] (net)                                      2   0.3523 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2148 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.2059  10.0846   0.9500  -3.3756  -3.4533 &   3.7615 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4829   0.9500            0.2710 &   4.0325 r
  mprj/buf_i[124] (net)                                  2   0.0780 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3804   0.4830   0.9500  -0.1979  -0.2033 &   3.8292 r
  data arrival time                                                                                                  3.8292

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8912   1.0500   0.0000   1.1269 &   6.7297 r
  clock reconvergence pessimism                                                                           0.0000     6.7297
  clock uncertainty                                                                                       0.1000     6.8297
  library hold time                                                                     1.0000            0.2629     7.0926
  data required time                                                                                                 7.0926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0926
  data arrival time                                                                                                 -3.8292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3205 
  total derate : arrival time                                                                             0.1980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5184 

  slack (with derating applied) (VIOLATED)                                                               -3.2634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7450 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           3.6659                     1.9942 &   3.9942 f
  la_data_in[9] (net)                                    2   0.2178 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9942 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4421   3.6681   0.9500  -0.8883  -0.8791 &   3.1151 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2173   0.9500            1.0106 &   4.1257 f
  mprj/buf_i[137] (net)                                  2   0.0138 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2173   0.9500   0.0000   0.0001 &   4.1258 f
  data arrival time                                                                                                  4.1258

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   1.0500   0.0000   1.2449 &   6.8477 r
  clock reconvergence pessimism                                                                           0.0000     6.8477
  clock uncertainty                                                                                       0.1000     6.9477
  library hold time                                                                     1.0000            0.4393     7.3869
  data required time                                                                                                 7.3869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3869
  data arrival time                                                                                                 -4.1258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4265 

  slack (with derating applied) (VIOLATED)                                                               -3.2611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8346 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             2.9037                     1.5750 &   3.5750 f
  la_oenb[26] (net)                                      2   0.1719 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5750 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5748   2.9054   0.9500  -0.3488  -0.3253 &   3.2497 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1789   0.9500            0.8651 &   4.1148 f
  mprj/buf_i[90] (net)                                   1   0.0063 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0262   0.1789   0.9500  -0.0024  -0.0024 &   4.1123 f
  data arrival time                                                                                                  4.1123

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8788   1.0500   0.0000   1.2232 &   6.8260 r
  clock reconvergence pessimism                                                                           0.0000     6.8260
  clock uncertainty                                                                                       0.1000     6.9260
  library hold time                                                                     1.0000            0.4450     7.3709
  data required time                                                                                                 7.3709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3709
  data arrival time                                                                                                 -4.1123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.0652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3903 

  slack (with derating applied) (VIOLATED)                                                               -3.2586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8683 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               2.2140                     1.1969 &   3.1969 f
  io_in[17] (net)                                        2   0.1305 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1969 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2149   0.9500   0.0000   0.0257 &   3.2226 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2261   0.9500            0.8104 &   4.0330 f
  mprj/buf_i[209] (net)                                  2   0.0387 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2262   0.9500   0.0000   0.0009 &   4.0339 f
  data arrival time                                                                                                  4.0339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8920   1.0500   0.0000   1.1481 &   6.7509 r
  clock reconvergence pessimism                                                                           0.0000     6.7509
  clock uncertainty                                                                                       0.1000     6.8509
  library hold time                                                                     1.0000            0.4379     7.2889
  data required time                                                                                                 7.2889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2889
  data arrival time                                                                                                 -4.0339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3215 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (VIOLATED)                                                               -3.2550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8894 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             5.4751                     2.8183 &   4.8183 r
  la_oenb[18] (net)                                      2   0.1901 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8183 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0232   5.4762   0.9500  -1.2286  -1.2459 &   3.5724 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2342   0.9500            0.3056 &   3.8780 r
  mprj/buf_i[82] (net)                                   2   0.0155 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0611   0.2342   0.9500  -0.0274  -0.0286 &   3.8494 r
  data arrival time                                                                                                  3.8494

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8913   1.0500   0.0000   1.1294 &   6.7322 r
  clock reconvergence pessimism                                                                           0.0000     6.7322
  clock uncertainty                                                                                       0.1000     6.8322
  library hold time                                                                     1.0000            0.2702     7.1023
  data required time                                                                                                 7.1023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1023
  data arrival time                                                                                                 -3.8494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3206 
  total derate : arrival time                                                                             0.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4018 

  slack (with derating applied) (VIOLATED)                                                               -3.2529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8511 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          2.9064                     1.5773 &   3.5773 f
  la_data_in[17] (net)                                   2   0.1721 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5773 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4561   2.9081   0.9500  -0.3442  -0.3212 &   3.2561 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2008   0.9500            0.8880 &   4.1441 f
  mprj/buf_i[145] (net)                                  2   0.0145 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0175   0.2008   0.9500  -0.0014  -0.0013 &   4.1427 f
  data arrival time                                                                                                  4.1427

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   1.0500   0.0000   1.2448 &   6.8476 r
  clock reconvergence pessimism                                                                           0.0000     6.8476
  clock uncertainty                                                                                       0.1000     6.9476
  library hold time                                                                     1.0000            0.4417     7.3894
  data required time                                                                                                 7.3894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3894
  data arrival time                                                                                                 -4.1427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3922 

  slack (with derating applied) (VIOLATED)                                                               -3.2466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8544 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.4740                     1.8862 &   3.8862 f
  la_oenb[8] (net)                                       2   0.2061 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8862 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1344   3.4764   0.9500  -0.7199  -0.7038 &   3.1824 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2065   0.9500            0.9730 &   4.1554 f
  mprj/buf_i[72] (net)                                   2   0.0116 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0217   0.2065   0.9500  -0.0019  -0.0019 &   4.1535 f
  data arrival time                                                                                                  4.1535

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8710   1.0500   0.0000   1.2448 &   6.8476 r
  clock reconvergence pessimism                                                                           0.0000     6.8476
  clock uncertainty                                                                                       0.1000     6.9476
  library hold time                                                                     1.0000            0.4409     7.3884
  data required time                                                                                                 7.3884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3884
  data arrival time                                                                                                 -4.1535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (VIOLATED)                                                               -3.2349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8188 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          2.9851                     1.6215 &   3.6215 f
  la_data_in[14] (net)                                   2   0.1769 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6215 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5932   2.9867   0.9500  -0.4056  -0.3848 &   3.2367 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2123   0.9500            0.9110 &   4.1477 f
  mprj/buf_i[142] (net)                                  2   0.0196 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2123   0.9500   0.0000   0.0002 &   4.1479 f
  data arrival time                                                                                                  4.1479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8756   1.0500   0.0000   1.2396 &   6.8424 r
  clock reconvergence pessimism                                                                           0.0000     6.8424
  clock uncertainty                                                                                       0.1000     6.9424
  library hold time                                                                     1.0000            0.4400     7.3824
  data required time                                                                                                 7.3824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3824
  data arrival time                                                                                                 -4.1479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3258 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3962 

  slack (with derating applied) (VIOLATED)                                                               -3.2346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8383 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             2.6770                     1.4493 &   3.4493 f
  la_oenb[29] (net)                                      2   0.1582 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4493 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2094   2.6789   0.9500  -0.0505  -0.0148 &   3.4345 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1926   0.9500            0.8475 &   4.2820 f
  mprj/buf_i[93] (net)                                   2   0.0136 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0429   0.1926   0.9500  -0.0042  -0.0043 &   4.2777 f
  data arrival time                                                                                                  4.2777

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3627 &   6.9655 r
  clock reconvergence pessimism                                                                           0.0000     6.9655
  clock uncertainty                                                                                       0.1000     7.0655
  library hold time                                                                     1.0000            0.4429     7.5084
  data required time                                                                                                 7.5084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5084
  data arrival time                                                                                                 -4.2777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.0494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3811 

  slack (with derating applied) (VIOLATED)                                                               -3.2307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8496 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               6.4469                     3.3234 &   5.3234 r
  io_in[22] (net)                                        2   0.2243 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3234 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0492   6.4481   0.9500  -1.6104  -1.6392 &   3.6843 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3046   0.9500            0.3123 &   3.9965 r
  mprj/buf_i[214] (net)                                  2   0.0351 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.3046   0.9500  -0.0010  -0.0001 &   3.9964 r
  data arrival time                                                                                                  3.9964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8831   1.0500   0.0000   1.2455 &   6.8483 r
  clock reconvergence pessimism                                                                           0.0000     6.8483
  clock uncertainty                                                                                       0.1000     6.9483
  library hold time                                                                     1.0000            0.2683     7.2166
  data required time                                                                                                 7.2166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2166
  data arrival time                                                                                                 -3.9964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (VIOLATED)                                                               -3.2202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7943 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              8.4063                     4.3407 &   6.3407 r
  la_oenb[0] (net)                                       2   0.2932 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3407 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7019   8.4081   0.9500  -2.8082  -2.8771 &   3.4636 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2458   0.9500            0.1586 &   3.6222 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0231   0.2458   0.9500  -0.0041  -0.0042 &   3.6180 r
  data arrival time                                                                                                  3.6180

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8416   1.0500   0.0000   0.8556 &   6.4584 r
  clock reconvergence pessimism                                                                           0.0000     6.4584
  clock uncertainty                                                                                       0.1000     6.5584
  library hold time                                                                     1.0000            0.2702     6.8286
  data required time                                                                                                 6.8286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8286
  data arrival time                                                                                                 -3.6180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3075 
  total derate : arrival time                                                                             0.1527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4603 

  slack (with derating applied) (VIOLATED)                                                               -3.2106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7504 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              7.9884                     4.1180 &   6.1180 r
  la_oenb[2] (net)                                       2   0.2783 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1180 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9313   7.9905   0.9500  -2.3841  -2.4316 &   3.6864 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2464   0.9500            0.1819 &   3.8683 r
  mprj/buf_i[66] (net)                                   2   0.0091 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0191   0.2464   0.9500  -0.0016  -0.0016 &   3.8667 r
  data arrival time                                                                                                  3.8667

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8882   1.0500   0.0000   1.0960 &   6.6988 r
  clock reconvergence pessimism                                                                           0.0000     6.6988
  clock uncertainty                                                                                       0.1000     6.7988
  library hold time                                                                     1.0000            0.2700     7.0689
  data required time                                                                                                 7.0689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0689
  data arrival time                                                                                                 -3.8667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.1326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4516 

  slack (with derating applied) (VIOLATED)                                                               -3.2021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7505 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           8.8240                     4.5495 &   6.5495 r
  wbs_dat_i[31] (net)                                    2   0.3076 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5495 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9280   8.8263   0.9500  -2.8826  -2.9435 &   3.6060 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2731   0.9500            0.1619 &   3.7679 r
  mprj/buf_i[31] (net)                                   2   0.0134 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0927   0.2731   0.9500  -0.0438  -0.0459 &   3.7220 r
  data arrival time                                                                                                  3.7220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8598   1.0500   0.0000   0.9345 &   6.5373 r
  clock reconvergence pessimism                                                                           0.0000     6.5373
  clock uncertainty                                                                                       0.1000     6.6373
  library hold time                                                                     1.0000            0.2693     6.9067
  data required time                                                                                                 6.9067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9067
  data arrival time                                                                                                 -3.7220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3113 
  total derate : arrival time                                                                             0.1592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4705 

  slack (with derating applied) (VIOLATED)                                                               -3.1847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7141 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             6.1695                     3.1829 &   5.1829 r
  la_oenb[10] (net)                                      2   0.2147 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1829 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7202   6.1706   0.9500  -1.5487  -1.5780 &   3.6049 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   0.9500            0.2806 &   3.8855 r
  mprj/buf_i[74] (net)                                   2   0.0170 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0106   0.2480   0.9500  -0.0009  -0.0007 &   3.8848 r
  data arrival time                                                                                                  3.8848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8884   1.0500   0.0000   1.0952 &   6.6980 r
  clock reconvergence pessimism                                                                           0.0000     6.6980
  clock uncertainty                                                                                       0.1000     6.7980
  library hold time                                                                     1.0000            0.2700     7.0680
  data required time                                                                                                 7.0680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0680
  data arrival time                                                                                                 -3.8848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4138 

  slack (with derating applied) (VIOLATED)                                                               -3.1832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7694 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          3.4654                     1.8874 &   3.8874 f
  la_data_in[18] (net)                                   2   0.2059 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8874 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3017   3.4672   0.9500  -0.7866  -0.7794 &   3.1080 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1988   0.9500            0.9639 &   4.0719 f
  mprj/buf_i[146] (net)                                  2   0.0089 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.1988   0.9500  -0.0007  -0.0006 &   4.0713 f
  data arrival time                                                                                                  4.0713

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8886   1.0500   0.0000   1.0944 &   6.6971 r
  clock reconvergence pessimism                                                                           0.0000     6.6971
  clock uncertainty                                                                                       0.1000     6.7971
  library hold time                                                                     1.0000            0.4420     7.2391
  data required time                                                                                                 7.2391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2391
  data arrival time                                                                                                 -4.0713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3189 
  total derate : arrival time                                                                             0.0925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4115 

  slack (with derating applied) (VIOLATED)                                                               -3.1678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7564 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          2.9207                     1.5832 &   3.5832 f
  la_data_in[29] (net)                                   2   0.1728 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5832 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2993   2.9224   0.9500  -0.1175  -0.0816 &   3.5016 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1819   0.9500            0.8706 &   4.3722 f
  mprj/buf_i[157] (net)                                  1   0.0073 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1819   0.9500   0.0000   0.0000 &   4.3723 f
  data arrival time                                                                                                  4.3723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3629 &   6.9657 r
  clock reconvergence pessimism                                                                           0.0000     6.9657
  clock uncertainty                                                                                       0.1000     7.0657
  library hold time                                                                     1.0000            0.4445     7.5102
  data required time                                                                                                 7.5102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5102
  data arrival time                                                                                                 -4.3723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (VIOLATED)                                                               -3.1379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7523 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             2.8660                     1.5532 &   3.5532 f
  la_oenb[28] (net)                                      2   0.1695 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5532 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2326   2.8680   0.9500  -0.0500  -0.0114 &   3.5418 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1823   0.9500            0.8634 &   4.4052 f
  mprj/buf_i[92] (net)                                   1   0.0079 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0367   0.1823   0.9500  -0.0034  -0.0035 &   4.4017 f
  data arrival time                                                                                                  4.4017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3823 &   6.9851 r
  clock reconvergence pessimism                                                                           0.0000     6.9851
  clock uncertainty                                                                                       0.1000     7.0851
  library hold time                                                                     1.0000            0.4445     7.5296
  data required time                                                                                                 7.5296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5296
  data arrival time                                                                                                 -4.4017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.0503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3829 

  slack (with derating applied) (VIOLATED)                                                               -3.1279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7449 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          6.9248                     3.5549 &   5.5549 r
  la_data_in[39] (net)                                   2   0.2404 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5549 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9836   6.9277   0.9500  -1.4982  -1.4982 &   4.0567 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2372   0.9500            0.2308 &   4.2875 r
  mprj/buf_i[167] (net)                                  2   0.0105 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0475   0.2372   0.9500  -0.0209  -0.0218 &   4.2657 r
  data arrival time                                                                                                  4.2657

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3657 &   6.9685 r
  clock reconvergence pessimism                                                                           0.0000     6.9685
  clock uncertainty                                                                                       0.1000     7.0685
  library hold time                                                                     1.0000            0.2702     7.3387
  data required time                                                                                                 7.3387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3387
  data arrival time                                                                                                 -4.2657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3318 
  total derate : arrival time                                                                             0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4239 

  slack (with derating applied) (VIOLATED)                                                               -3.0731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6492 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           8.1613                     4.1993 &   6.1993 r
  la_data_in[8] (net)                                    2   0.2840 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.1993 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0969   8.1643   0.9500  -2.2779  -2.3072 &   3.8922 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2403   0.9500            0.1666 &   4.0588 r
  mprj/buf_i[136] (net)                                  1   0.0067 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0596   0.2403   0.9500  -0.0272  -0.0285 &   4.0303 r
  data arrival time                                                                                                  4.0303

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8911   1.0500   0.0000   1.1270 &   6.7297 r
  clock reconvergence pessimism                                                                           0.0000     6.7297
  clock uncertainty                                                                                       0.1000     6.8297
  library hold time                                                                     1.0000            0.2702     7.0999
  data required time                                                                                                 7.0999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0999
  data arrival time                                                                                                 -4.0303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3205 
  total derate : arrival time                                                                             0.1285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4490 

  slack (with derating applied) (VIOLATED)                                                               -3.0697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6207 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          3.9366                     2.1362 &   4.1362 f
  la_data_in[30] (net)                                   2   0.2336 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1362 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2976   3.9400   0.9500  -0.7561  -0.7290 &   3.4073 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2121   0.9500            1.0427 &   4.4500 f
  mprj/buf_i[158] (net)                                  2   0.0098 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0263   0.2121   0.9500  -0.0023  -0.0024 &   4.4476 f
  data arrival time                                                                                                  4.4476

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3624 &   6.9652 r
  clock reconvergence pessimism                                                                           0.0000     6.9652
  clock uncertainty                                                                                       0.1000     7.0652
  library hold time                                                                     1.0000            0.4400     7.5052
  data required time                                                                                                 7.5052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5052
  data arrival time                                                                                                 -4.4476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.0962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4279 

  slack (with derating applied) (VIOLATED)                                                               -3.0576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6297 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               9.6710                     4.9530 &   6.9530 r
  io_in[31] (net)                                        2   0.3359 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.9530 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3037   9.6768   0.9500  -2.8812  -2.8929 &   4.0601 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3417   0.9500            0.1795 &   4.2396 r
  mprj/buf_i[223] (net)                                  2   0.0332 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3417   0.9500   0.0000   0.0007 &   4.2402 r
  data arrival time                                                                                                  4.2402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8793   1.0500   0.0000   1.3267 &   6.9295 r
  clock reconvergence pessimism                                                                           0.0000     6.9295
  clock uncertainty                                                                                       0.1000     7.0295
  library hold time                                                                     1.0000            0.2672     7.2967
  data required time                                                                                                 7.2967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2967
  data arrival time                                                                                                 -4.2402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.1605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4905 

  slack (with derating applied) (VIOLATED)                                                               -3.0564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5660 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             3.6228                     1.9614 &   3.9614 f
  la_oenb[47] (net)                                      2   0.2146 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9614 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9032   3.6260   0.9500  -0.5171  -0.4799 &   3.4815 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2891   0.9500            1.0809 &   4.5624 f
  mprj/buf_i[111] (net)                                  2   0.0512 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2078   0.2891   0.9500  -0.1071  -0.1114 &   4.4510 f
  data arrival time                                                                                                  4.4510

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3807 &   6.9835 r
  clock reconvergence pessimism                                                                           0.0000     6.9835
  clock uncertainty                                                                                       0.1000     7.0835
  library hold time                                                                     1.0000            0.4205     7.5040
  data required time                                                                                                 7.5040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5040
  data arrival time                                                                                                 -4.4510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.0915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4240 

  slack (with derating applied) (VIOLATED)                                                               -3.0530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6290 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          3.9152                     2.1201 &   4.1201 f
  la_data_in[38] (net)                                   2   0.2320 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1201 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1937   3.9187   0.9500  -0.7319  -0.7016 &   3.4184 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2129   0.9500            1.0408 &   4.4592 f
  mprj/buf_i[166] (net)                                  2   0.0102 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0285   0.2129   0.9500  -0.0026  -0.0026 &   4.4565 f
  data arrival time                                                                                                  4.4565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3618 &   6.9646 r
  clock reconvergence pessimism                                                                           0.0000     6.9646
  clock uncertainty                                                                                       0.1000     7.0646
  library hold time                                                                     1.0000            0.4399     7.5045
  data required time                                                                                                 7.5045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5045
  data arrival time                                                                                                 -4.4565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3316 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4267 

  slack (with derating applied) (VIOLATED)                                                               -3.0480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6213 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          3.9907                     2.1576 &   4.1576 f
  la_data_in[44] (net)                                   2   0.2363 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1576 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3418   3.9951   0.9500  -0.7987  -0.7661 &   3.3915 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2652   0.9500            1.1056 &   4.4971 f
  mprj/buf_i[172] (net)                                  2   0.0340 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1523   0.2652   0.9500  -0.0423  -0.0439 &   4.4532 f
  data arrival time                                                                                                  4.4532

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3629 &   6.9657 r
  clock reconvergence pessimism                                                                           0.0000     6.9657
  clock uncertainty                                                                                       0.1000     7.0657
  library hold time                                                                     1.0000            0.4278     7.4935
  data required time                                                                                                 7.4935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4935
  data arrival time                                                                                                 -4.4532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.1041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4358 

  slack (with derating applied) (VIOLATED)                                                               -3.0403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6045 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          3.7209                     2.0147 &   4.0147 f
  la_data_in[32] (net)                                   2   0.2204 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0147 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8752   3.7245   0.9500  -0.5537  -0.5180 &   3.4967 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1930   0.9500            0.9940 &   4.4907 f
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1930   0.9500   0.0000   0.0000 &   4.4907 f
  data arrival time                                                                                                  4.4907

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3692 &   6.9720 r
  clock reconvergence pessimism                                                                           0.0000     6.9720
  clock uncertainty                                                                                       0.1000     7.0720
  library hold time                                                                     1.0000            0.4429     7.5148
  data required time                                                                                                 7.5148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5148
  data arrival time                                                                                                 -4.4907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3320 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (VIOLATED)                                                               -3.0241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6088 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          3.3095                     1.7911 &   3.7911 f
  la_data_in[37] (net)                                   2   0.1958 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7911 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4532   3.3124   0.9500  -0.2789  -0.2387 &   3.5524 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2006   0.9500            0.9441 &   4.4965 f
  mprj/buf_i[165] (net)                                  2   0.0108 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0148   0.2006   0.9500  -0.0012  -0.0012 &   4.4953 f
  data arrival time                                                                                                  4.4953

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3688 &   6.9716 r
  clock reconvergence pessimism                                                                           0.0000     6.9716
  clock uncertainty                                                                                       0.1000     7.0716
  library hold time                                                                     1.0000            0.4417     7.5133
  data required time                                                                                                 7.5133
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5133
  data arrival time                                                                                                 -4.4953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3320 
  total derate : arrival time                                                                             0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (VIOLATED)                                                               -3.0180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6195 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          3.8878                     2.0994 &   4.0994 f
  la_data_in[36] (net)                                   2   0.2300 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0994 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1573   3.8922   0.9500  -0.6625  -0.6236 &   3.4758 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2048   0.9500            1.0292 &   4.5050 f
  mprj/buf_i[164] (net)                                  1   0.0075 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0311   0.2048   0.9500  -0.0032  -0.0033 &   4.5017 f
  data arrival time                                                                                                  4.5017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3674 &   6.9702 r
  clock reconvergence pessimism                                                                           0.0000     6.9702
  clock uncertainty                                                                                       0.1000     7.0702
  library hold time                                                                     1.0000            0.4411     7.5114
  data required time                                                                                                 7.5114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5114
  data arrival time                                                                                                 -4.5017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3319 
  total derate : arrival time                                                                             0.0912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4232 

  slack (with derating applied) (VIOLATED)                                                               -3.0097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5865 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             3.3474                     1.8120 &   3.8120 f
  la_oenb[38] (net)                                      2   0.1981 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8120 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4998   3.3504   0.9500  -0.3047  -0.2646 &   3.5474 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2092   0.9500            0.9582 &   4.5056 f
  mprj/buf_i[102] (net)                                  2   0.0137 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0472   0.2092   0.9500  -0.0046  -0.0047 &   4.5009 f
  data arrival time                                                                                                  4.5009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3652 &   6.9680 r
  clock reconvergence pessimism                                                                           0.0000     6.9680
  clock uncertainty                                                                                       0.1000     7.0680
  library hold time                                                                     1.0000            0.4405     7.5085
  data required time                                                                                                 7.5085
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5085
  data arrival time                                                                                                 -4.5009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3318 
  total derate : arrival time                                                                             0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4006 

  slack (with derating applied) (VIOLATED)                                                               -3.0076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6070 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          3.8488                     2.0813 &   4.0813 f
  la_data_in[42] (net)                                   2   0.2279 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0813 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0734   3.8529   0.9500  -0.6497  -0.6135 &   3.4679 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2293   0.9500            1.0488 &   4.5167 f
  mprj/buf_i[170] (net)                                  2   0.0173 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1083   0.2293   0.9500  -0.0102  -0.0106 &   4.5061 f
  data arrival time                                                                                                  4.5061

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8655   1.0500   0.0000   1.3584 &   6.9612 r
  clock reconvergence pessimism                                                                           0.0000     6.9612
  clock uncertainty                                                                                       0.1000     7.0612
  library hold time                                                                     1.0000            0.4375     7.4987
  data required time                                                                                                 7.4987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4987
  data arrival time                                                                                                 -4.5061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.0918 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4233 

  slack (with derating applied) (VIOLATED)                                                               -2.9925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5692 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          3.7744                     2.0393 &   4.0393 f
  la_data_in[41] (net)                                   2   0.2233 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0393 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9467   3.7785   0.9500  -0.5812  -0.5418 &   3.4975 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2084   0.9500            1.0171 &   4.5146 f
  mprj/buf_i[169] (net)                                  2   0.0097 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.2084   0.9500  -0.0014  -0.0014 &   4.5132 f
  data arrival time                                                                                                  4.5132

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   1.0500   0.0000   1.3584 &   6.9612 r
  clock reconvergence pessimism                                                                           0.0000     6.9612
  clock uncertainty                                                                                       0.1000     7.0612
  library hold time                                                                     1.0000            0.4406     7.5018
  data required time                                                                                                 7.5018
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5018
  data arrival time                                                                                                 -4.5132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.0863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4178 

  slack (with derating applied) (VIOLATED)                                                               -2.9886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5708 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.2282                     1.7480 &   3.7480 f
  la_data_in[11] (net)                                   2   0.1910 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7480 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7794   3.2309   0.9500  -0.4596  -0.4317 &   3.3164 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2057   0.9500            0.9379 &   4.2543 f
  mprj/buf_i[139] (net)                                  2   0.0134 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2057   0.9500   0.0000   0.0002 &   4.2545 f
  data arrival time                                                                                                  4.2545

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.0953 &   6.6981 r
  clock reconvergence pessimism                                                                           0.0000     6.6981
  clock uncertainty                                                                                       0.1000     6.7981
  library hold time                                                                     1.0000            0.4410     7.2391
  data required time                                                                                                 7.2391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2391
  data arrival time                                                                                                 -4.2545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3940 

  slack (with derating applied) (VIOLATED)                                                               -2.9847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5907 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             2.9710                     1.6097 &   3.6097 f
  la_oenb[30] (net)                                      2   0.1758 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6097 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9727   0.9500   0.0000   0.0432 &   3.6529 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1901   0.9500            0.8860 &   4.5390 f
  mprj/buf_i[94] (net)                                   2   0.0099 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0198   0.1901   0.9500  -0.0017  -0.0017 &   4.5373 f
  data arrival time                                                                                                  4.5373

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9063   1.0500   0.0000   1.3731 &   6.9759 r
  clock reconvergence pessimism                                                                           0.0000     6.9759
  clock uncertainty                                                                                       0.1000     7.0759
  library hold time                                                                     1.0000            0.4433     7.5192
  data required time                                                                                                 7.5192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5192
  data arrival time                                                                                                 -4.5373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3322 
  total derate : arrival time                                                                             0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3812 

  slack (with derating applied) (VIOLATED)                                                               -2.9819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6007 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               3.9414                     2.1397 &   4.1397 f
  io_in[27] (net)                                        2   0.2340 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1397 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2760   3.9443   0.9500  -0.8311  -0.8114 &   3.3283 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2728   0.9500            1.1073 &   4.4356 f
  mprj/buf_i[219] (net)                                  2   0.0386 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2728   0.9500   0.0000   0.0008 &   4.4364 f
  data arrival time                                                                                                  4.4364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8854   1.0500   0.0000   1.2871 &   6.8899 r
  clock reconvergence pessimism                                                                           0.0000     6.8899
  clock uncertainty                                                                                       0.1000     6.9899
  library hold time                                                                     1.0000            0.4255     7.4154
  data required time                                                                                                 7.4154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4154
  data arrival time                                                                                                 -4.4364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3281 
  total derate : arrival time                                                                             0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4312 

  slack (with derating applied) (VIOLATED)                                                               -2.9790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5478 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              3.1462                     1.7074 &   3.7074 f
  la_oenb[3] (net)                                       2   0.1864 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7074 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6133   3.1480   0.9500  -0.3745  -0.3462 &   3.3612 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1860   0.9500            0.9063 &   4.2675 f
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1860   0.9500   0.0000   0.0001 &   4.2676 f
  data arrival time                                                                                                  4.2676

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8882   1.0500   0.0000   1.0959 &   6.6987 r
  clock reconvergence pessimism                                                                           0.0000     6.6987
  clock uncertainty                                                                                       0.1000     6.7987
  library hold time                                                                     1.0000            0.4439     7.2426
  data required time                                                                                                 7.2426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2426
  data arrival time                                                                                                 -4.2676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3879 

  slack (with derating applied) (VIOLATED)                                                               -2.9750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5871 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             3.5100                     1.8997 &   3.8997 f
  la_oenb[40] (net)                                      2   0.2078 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8997 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5822   3.5133   0.9500  -0.3756  -0.3348 &   3.5649 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2024   0.9500            0.9740 &   4.5389 f
  mprj/buf_i[104] (net)                                  2   0.0098 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0274   0.2024   0.9500  -0.0025  -0.0025 &   4.5363 f
  data arrival time                                                                                                  4.5363

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   1.0500   0.0000   1.3584 &   6.9612 r
  clock reconvergence pessimism                                                                           0.0000     6.9612
  clock uncertainty                                                                                       0.1000     7.0612
  library hold time                                                                     1.0000            0.4415     7.5027
  data required time                                                                                                 7.5027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5027
  data arrival time                                                                                                 -4.5363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4048 

  slack (with derating applied) (VIOLATED)                                                               -2.9664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5616 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             4.2270                     2.2825 &   4.2825 f
  la_oenb[51] (net)                                      2   0.2502 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2825 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4923   4.2323   0.9500  -0.8860  -0.8482 &   3.4343 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2827   0.9500            1.1553 &   4.5896 f
  mprj/buf_i[115] (net)                                  2   0.0402 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1406   0.2827   0.9500  -0.0339  -0.0349 &   4.5548 f
  data arrival time                                                                                                  4.5548

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3832 &   6.9860 r
  clock reconvergence pessimism                                                                           0.0000     6.9860
  clock uncertainty                                                                                       0.1000     7.0860
  library hold time                                                                     1.0000            0.4225     7.5085
  data required time                                                                                                 7.5085
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5085
  data arrival time                                                                                                 -4.5548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3327 
  total derate : arrival time                                                                             0.1112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4438 

  slack (with derating applied) (VIOLATED)                                                               -2.9537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5099 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[41] (in)                                                             4.3722                     2.3692 &   4.3692 f
  la_oenb[41] (net)                                      2   0.2594 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3692 f
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5313   4.3762   0.9500  -0.9468  -0.9185 &   3.4507 f
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2288   0.9500            1.1163 &   4.5671 f
  mprj/buf_i[105] (net)                                  2   0.0124 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0908   0.2288   0.9500  -0.0082  -0.0085 &   4.5585 f
  data arrival time                                                                                                  4.5585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   1.0500   0.0000   1.3586 &   6.9613 r
  clock reconvergence pessimism                                                                           0.0000     6.9613
  clock uncertainty                                                                                       0.1000     7.0613
  library hold time                                                                     1.0000            0.4375     7.4989
  data required time                                                                                                 7.4989
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4989
  data arrival time                                                                                                 -4.5585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.1105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4420 

  slack (with derating applied) (VIOLATED)                                                               -2.9403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4984 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[46] (in)                                                          4.0545                     2.1909 &   4.1909 f
  la_data_in[46] (net)                                   2   0.2401 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1909 f
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4571   4.0591   0.9500  -0.8471  -0.8147 &   3.3763 f
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2813   0.9500            1.1313 &   4.5075 f
  mprj/buf_i[174] (net)                                  2   0.0415 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2074   0.2813   0.9500  -0.0931  -0.0970 &   4.4105 f
  data arrival time                                                                                                  4.4105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8824   1.0500   0.0000   1.2201 &   6.8229 r
  clock reconvergence pessimism                                                                           0.0000     6.8229
  clock uncertainty                                                                                       0.1000     6.9229
  library hold time                                                                     1.0000            0.4229     7.3458
  data required time                                                                                                 7.3458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3458
  data arrival time                                                                                                 -4.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3249 
  total derate : arrival time                                                                             0.1105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4354 

  slack (with derating applied) (VIOLATED)                                                               -2.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4998 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             4.1530                     2.2429 &   4.2429 f
  la_oenb[42] (net)                                      2   0.2458 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2429 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3964   4.1577   0.9500  -0.8257  -0.7883 &   3.4546 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2508   0.9500            1.1114 &   4.5660 f
  mprj/buf_i[106] (net)                                  2   0.0249 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0439   0.2508   0.9500  -0.0043  -0.0042 &   4.5618 f
  data arrival time                                                                                                  4.5618

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9062   1.0500   0.0000   1.3598 &   6.9625 r
  clock reconvergence pessimism                                                                           0.0000     6.9625
  clock uncertainty                                                                                       0.1000     7.0625
  library hold time                                                                     1.0000            0.4322     7.4947
  data required time                                                                                                 7.4947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4947
  data arrival time                                                                                                 -4.5618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.1042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4357 

  slack (with derating applied) (VIOLATED)                                                               -2.9329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4972 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             3.3797                     1.8285 &   3.8285 f
  la_oenb[37] (net)                                      2   0.2000 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8285 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4175   3.3828   0.9500  -0.2344  -0.1899 &   3.6386 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2022   0.9500            0.9556 &   4.5942 f
  mprj/buf_i[101] (net)                                  2   0.0108 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0104   0.2022   0.9500  -0.0009  -0.0008 &   4.5934 f
  data arrival time                                                                                                  4.5934

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3682 &   6.9710 r
  clock reconvergence pessimism                                                                           0.0000     6.9710
  clock uncertainty                                                                                       0.1000     7.0710
  library hold time                                                                     1.0000            0.4415     7.5125
  data required time                                                                                                 7.5125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5125
  data arrival time                                                                                                 -4.5934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3320 
  total derate : arrival time                                                                             0.0650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3970 

  slack (with derating applied) (VIOLATED)                                                               -2.9191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5221 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          3.5535                     1.9221 &   3.9221 f
  la_data_in[40] (net)                                   2   0.2103 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9221 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5962   3.5570   0.9500  -0.3554  -0.3115 &   3.6106 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2205   0.9500            0.9985 &   4.6092 f
  mprj/buf_i[168] (net)                                  2   0.0165 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1244   0.2205   0.9500  -0.0242  -0.0253 &   4.5839 f
  data arrival time                                                                                                  4.5839

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8654   1.0500   0.0000   1.3584 &   6.9612 r
  clock reconvergence pessimism                                                                           0.0000     6.9612
  clock uncertainty                                                                                       0.1000     7.0612
  library hold time                                                                     1.0000            0.4388     7.5000
  data required time                                                                                                 7.5000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5000
  data arrival time                                                                                                 -4.5839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3315 
  total derate : arrival time                                                                             0.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4063 

  slack (with derating applied) (VIOLATED)                                                               -2.9161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5098 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          3.8767                     2.0955 &   4.0955 f
  la_data_in[47] (net)                                   2   0.2295 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0955 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8816   3.8810   0.9500  -0.5332  -0.4888 &   3.6067 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2865   0.9500            1.1135 &   4.7202 f
  mprj/buf_i[175] (net)                                  2   0.0462 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2282   0.2865   0.9500  -0.1198  -0.1250 &   4.5952 f
  data arrival time                                                                                                  4.5952

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3802 &   6.9830 r
  clock reconvergence pessimism                                                                           0.0000     6.9830
  clock uncertainty                                                                                       0.1000     7.0830
  library hold time                                                                     1.0000            0.4213     7.5043
  data required time                                                                                                 7.5043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5043
  data arrival time                                                                                                 -4.5952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4276 

  slack (with derating applied) (VIOLATED)                                                               -2.9090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4815 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           3.3353                     1.8066 &   3.8066 f
  la_data_in[7] (net)                                    2   0.1975 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8066 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6839   3.3381   0.9500  -0.4586  -0.4281 &   3.3786 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1919   0.9500            0.9388 &   4.3174 f
  mprj/buf_i[135] (net)                                  1   0.0074 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1919   0.9500   0.0000   0.0001 &   4.3174 f
  data arrival time                                                                                                  4.3174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8879   1.0500   0.0000   1.0719 &   6.6747 r
  clock reconvergence pessimism                                                                           0.0000     6.6747
  clock uncertainty                                                                                       0.1000     6.7747
  library hold time                                                                     1.0000            0.4430     7.2178
  data required time                                                                                                 7.2178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2178
  data arrival time                                                                                                 -4.3174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3178 
  total derate : arrival time                                                                             0.0752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3930 

  slack (with derating applied) (VIOLATED)                                                               -2.9003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5073 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          3.9005                     2.1062 &   4.1062 f
  la_data_in[45] (net)                                   2   0.2308 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1062 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8883   3.9049   0.9500  -0.5580  -0.5126 &   3.5936 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2789   0.9500            1.1085 &   4.7021 f
  mprj/buf_i[173] (net)                                  2   0.0421 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1703   0.2789   0.9500  -0.0664  -0.0689 &   4.6332 f
  data arrival time                                                                                                  4.6332

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3807 &   6.9835 r
  clock reconvergence pessimism                                                                           0.0000     6.9835
  clock uncertainty                                                                                       0.1000     7.0835
  library hold time                                                                     1.0000            0.4237     7.5071
  data required time                                                                                                 7.5071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5071
  data arrival time                                                                                                 -4.6332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3325 
  total derate : arrival time                                                                             0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4260 

  slack (with derating applied) (VIOLATED)                                                               -2.8739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4479 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              3.4550                     1.8782 &   3.8782 f
  la_oenb[6] (net)                                       2   0.2051 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8782 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9291   3.4572   0.9500  -0.5273  -0.5023 &   3.3759 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1885   0.9500            0.9520 &   4.3280 f
  mprj/buf_i[70] (net)                                   1   0.0052 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1885   0.9500   0.0000   0.0001 &   4.3280 f
  data arrival time                                                                                                  4.3280

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8845   1.0500   0.0000   1.0525 &   6.6553 r
  clock reconvergence pessimism                                                                           0.0000     6.6553
  clock uncertainty                                                                                       0.1000     6.7553
  library hold time                                                                     1.0000            0.4435     7.1988
  data required time                                                                                                 7.1988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1988
  data arrival time                                                                                                 -4.3280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3169 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3961 

  slack (with derating applied) (VIOLATED)                                                               -2.8708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4747 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          3.6984                     1.9996 &   3.9996 f
  la_data_in[48] (net)                                   2   0.2189 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9996 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7432   3.7023   0.9500  -0.4270  -0.3810 &   3.6186 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2706   0.9500            1.0719 &   4.6905 f
  mprj/buf_i[176] (net)                                  2   0.0405 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1285   0.2706   0.9500  -0.0338  -0.0347 &   4.6558 f
  data arrival time                                                                                                  4.6558

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3816 &   6.9844 r
  clock reconvergence pessimism                                                                           0.0000     6.9844
  clock uncertainty                                                                                       0.1000     7.0844
  library hold time                                                                     1.0000            0.4262     7.5105
  data required time                                                                                                 7.5105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5105
  data arrival time                                                                                                 -4.6558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (VIOLATED)                                                               -2.8548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4391 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             3.5535                     1.9206 &   3.9206 f
  la_oenb[50] (net)                                      2   0.2102 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9206 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5691   3.5569   0.9500  -0.3464  -0.2991 &   3.6215 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2410   0.9500            1.0202 &   4.6417 f
  mprj/buf_i[114] (net)                                  2   0.0271 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.2410   0.9500  -0.0016  -0.0012 &   4.6406 f
  data arrival time                                                                                                  4.6406

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8676   1.0500   0.0000   1.3552 &   6.9580 r
  clock reconvergence pessimism                                                                           0.0000     6.9580
  clock uncertainty                                                                                       0.1000     7.0580
  library hold time                                                                     1.0000            0.4352     7.4931
  data required time                                                                                                 7.4931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4931
  data arrival time                                                                                                 -4.6406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3313 
  total derate : arrival time                                                                             0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4059 

  slack (with derating applied) (VIOLATED)                                                               -2.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4467 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.4500                     1.8795 &   3.8795 f
  io_in[16] (net)                                        2   0.2050 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8795 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0103   3.4515   0.9500  -0.6304  -0.6179 &   3.2615 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2647   0.9500            1.0308 &   4.2923 f
  mprj/buf_i[208] (net)                                  2   0.0410 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2647   0.9500   0.0000   0.0011 &   4.2934 f
  data arrival time                                                                                                  4.2934

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   1.0500   0.0000   1.0068 &   6.6096 r
  clock reconvergence pessimism                                                                           0.0000     6.6096
  clock uncertainty                                                                                       0.1000     6.7096
  library hold time                                                                     1.0000            0.4279     7.1375
  data required time                                                                                                 7.1375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1375
  data arrival time                                                                                                 -4.2934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3147 
  total derate : arrival time                                                                             0.0881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4029 

  slack (with derating applied) (VIOLATED)                                                               -2.8441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4413 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          3.7921                     2.0496 &   4.0496 f
  la_data_in[52] (net)                                   2   0.2245 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0496 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8419   3.7963   0.9500  -0.4998  -0.4543 &   3.5953 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2857   0.9500            1.1010 &   4.6962 f
  mprj/buf_i[180] (net)                                  2   0.0470 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1159   0.2857   0.9500  -0.0312  -0.0319 &   4.6644 f
  data arrival time                                                                                                  4.6644

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3831 &   6.9859 r
  clock reconvergence pessimism                                                                           0.0000     6.9859
  clock uncertainty                                                                                       0.1000     7.0859
  library hold time                                                                     1.0000            0.4216     7.5075
  data required time                                                                                                 7.5075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5075
  data arrival time                                                                                                 -4.6644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3327 
  total derate : arrival time                                                                             0.0883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4209 

  slack (with derating applied) (VIOLATED)                                                               -2.8431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4222 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          3.8122                     2.0593 &   4.0593 f
  la_data_in[49] (net)                                   2   0.2256 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0593 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8103   3.8163   0.9500  -0.4660  -0.4182 &   3.6411 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2623   0.9500            1.0789 &   4.7200 f
  mprj/buf_i[177] (net)                                  2   0.0347 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1262   0.2623   0.9500  -0.0265  -0.0272 &   4.6928 f
  data arrival time                                                                                                  4.6928

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3824 &   6.9852 r
  clock reconvergence pessimism                                                                           0.0000     6.9852
  clock uncertainty                                                                                       0.1000     7.0852
  library hold time                                                                     1.0000            0.4287     7.5139
  data required time                                                                                                 7.5139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5139
  data arrival time                                                                                                 -4.6928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.0852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4178 

  slack (with derating applied) (VIOLATED)                                                               -2.8211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4033 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          3.0246                     1.6366 &   3.6366 f
  la_data_in[12] (net)                                   2   0.1788 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6366 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0271   0.9500   0.0000   0.0475 &   3.6840 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2033   0.9500            0.9071 &   4.5912 f
  mprj/buf_i[140] (net)                                  2   0.0144 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0354   0.2033   0.9500  -0.0034  -0.0034 &   4.5878 f
  data arrival time                                                                                                  4.5878

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   1.0500   0.0000   1.2449 &   6.8477 r
  clock reconvergence pessimism                                                                           0.0000     6.8477
  clock uncertainty                                                                                       0.1000     6.9477
  library hold time                                                                     1.0000            0.4413     7.3890
  data required time                                                                                                 7.3890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3890
  data arrival time                                                                                                 -4.5878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (VIOLATED)                                                               -2.8013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4248 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                               16.4008                     8.3964 &  10.3964 r
  io_in[0] (net)                                         2   0.5704 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &  10.3964 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -12.0507  16.4141   0.9500  -6.6678  -6.7212 &   3.6752 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4332   0.9500           -0.0939 &   3.5813 r
  mprj/buf_i[192] (net)                                  2   0.0342 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4332   0.9500   0.0000   0.0008 &   3.5821 r
  data arrival time                                                                                                  3.5821

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7557   1.0500   0.0000   0.3994 &   6.0022 r
  clock reconvergence pessimism                                                                           0.0000     6.0022
  clock uncertainty                                                                                       0.1000     6.1022
  library hold time                                                                     1.0000            0.2648     6.3670
  data required time                                                                                                 6.3670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3670
  data arrival time                                                                                                 -3.5821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2858 
  total derate : arrival time                                                                             0.3526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6385 

  slack (with derating applied) (VIOLATED)                                                               -2.7849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1465 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                           10.7945                     5.5843 &   7.5843 r
  wbs_sel_i[0] (net)                                     2   0.3774 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.5843 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.2112  10.7967   0.9500  -4.1379  -4.2438 &   3.3405 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2774   0.9500            0.0587 &   3.3992 r
  mprj/buf_i[230] (net)                                  1   0.0073 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0374   0.2774   0.9500  -0.0166  -0.0173 &   3.3818 r
  data arrival time                                                                                                  3.3818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6858   1.0500   0.0000   0.1935 &   5.7963 r
  clock reconvergence pessimism                                                                           0.0000     5.7963
  clock uncertainty                                                                                       0.1000     5.8963
  library hold time                                                                     1.0000            0.2698     6.1661
  data required time                                                                                                 6.1661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1661
  data arrival time                                                                                                 -3.3818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2760 
  total derate : arrival time                                                                             0.2161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4922 

  slack (with derating applied) (VIOLATED)                                                               -2.7843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2922 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             3.3380                     1.8151 &   3.8151 f
  la_oenb[17] (net)                                      2   0.1981 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8151 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4835   3.3399   0.9500  -0.3302  -0.3005 &   3.5146 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1957   0.9500            0.9430 &   4.4575 f
  mprj/buf_i[81] (net)                                   2   0.0088 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.1957   0.9500  -0.0007  -0.0006 &   4.4569 f
  data arrival time                                                                                                  4.4569

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8886   1.0500   0.0000   1.0944 &   6.6972 r
  clock reconvergence pessimism                                                                           0.0000     6.6972
  clock uncertainty                                                                                       0.1000     6.7972
  library hold time                                                                     1.0000            0.4425     7.2396
  data required time                                                                                                 7.2396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2396
  data arrival time                                                                                                 -4.4569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3189 
  total derate : arrival time                                                                             0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3875 

  slack (with derating applied) (VIOLATED)                                                               -2.7827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3952 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          4.0038                     2.1638 &   4.1638 f
  la_data_in[53] (net)                                   2   0.2371 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1638 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9769   4.0084   0.9500  -0.6034  -0.5587 &   3.6050 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2841   0.9500            1.1278 &   4.7328 f
  mprj/buf_i[181] (net)                                  2   0.0437 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0399   0.2841   0.9500  -0.0042  -0.0033 &   4.7295 f
  data arrival time                                                                                                  4.7295

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3816 &   6.9844 r
  clock reconvergence pessimism                                                                           0.0000     6.9844
  clock uncertainty                                                                                       0.1000     7.0844
  library hold time                                                                     1.0000            0.4221     7.5065
  data required time                                                                                                 7.5065
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5065
  data arrival time                                                                                                 -4.7295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.0937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4263 

  slack (with derating applied) (VIOLATED)                                                               -2.7770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3507 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           8.5999                     4.4416 &   6.4416 r
  la_data_in[6] (net)                                    2   0.3000 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4416 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7971   8.6018   0.9500  -2.4535  -2.5033 &   3.9383 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2398   0.9500            0.1423 &   4.0806 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0282   0.2398   0.9500  -0.0102  -0.0106 &   4.0700 r
  data arrival time                                                                                                  4.0700

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8456   1.0500   0.0000   0.8737 &   6.4765 r
  clock reconvergence pessimism                                                                           0.0000     6.4765
  clock uncertainty                                                                                       0.1000     6.5765
  library hold time                                                                     1.0000            0.2704     6.8469
  data required time                                                                                                 6.8469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8469
  data arrival time                                                                                                 -4.0700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3084 
  total derate : arrival time                                                                             0.1345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4429 

  slack (with derating applied) (VIOLATED)                                                               -2.7769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3340 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               6.2322                     3.2060 &   5.2060 r
  io_in[11] (net)                                        2   0.2165 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2060 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8156   6.2337   0.9500  -1.7597  -1.7953 &   3.4107 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3138   0.9500            0.3304 &   3.7411 r
  mprj/buf_i[203] (net)                                  2   0.0392 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3138   0.9500   0.0000   0.0009 &   3.7420 r
  data arrival time                                                                                                  3.7420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5460 &   6.1488 r
  clock reconvergence pessimism                                                                           0.0000     6.1488
  clock uncertainty                                                                                       0.1000     6.2488
  library hold time                                                                     1.0000            0.2683     6.5171
  data required time                                                                                                 6.5171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5171
  data arrival time                                                                                                 -3.7420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2928 
  total derate : arrival time                                                                             0.1082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4010 

  slack (with derating applied) (VIOLATED)                                                               -2.7751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3741 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           3.6490                     1.9727 &   3.9727 f
  la_data_in[2] (net)                                    2   0.2159 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9727 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8861   3.6527   0.9500  -0.5407  -0.5039 &   3.4687 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2058   0.9500            0.9968 &   4.4655 f
  mprj/buf_i[130] (net)                                  2   0.0098 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2058   0.9500   0.0000   0.0001 &   4.4656 f
  data arrival time                                                                                                  4.4656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   1.0500   0.0000   1.0961 &   6.6989 r
  clock reconvergence pessimism                                                                           0.0000     6.6989
  clock uncertainty                                                                                       0.1000     6.7989
  library hold time                                                                     1.0000            0.4410     7.2399
  data required time                                                                                                 7.2399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2399
  data arrival time                                                                                                 -4.4656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4019 

  slack (with derating applied) (VIOLATED)                                                               -2.7743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3724 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               2.9717                     1.6076 &   3.6076 f
  io_in[26] (net)                                        2   0.1756 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6076 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9741   0.9500   0.0000   0.0482 &   3.6558 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2568   0.9500            0.9558 &   4.6115 f
  mprj/buf_i[218] (net)                                  2   0.0434 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2568   0.9500   0.0000   0.0009 &   4.6125 f
  data arrival time                                                                                                  4.6125

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8836   1.0500   0.0000   1.2447 &   6.8475 r
  clock reconvergence pessimism                                                                           0.0000     6.8475
  clock uncertainty                                                                                       0.1000     6.9475
  library hold time                                                                     1.0000            0.4303     7.3779
  data required time                                                                                                 7.3779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3779
  data arrival time                                                                                                 -4.6125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3790 

  slack (with derating applied) (VIOLATED)                                                               -2.7654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3864 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          3.5166                     1.9025 &   3.9025 f
  la_data_in[26] (net)                                   2   0.2082 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9025 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4543   3.5200   0.9500  -0.2833  -0.2372 &   3.6653 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1915   0.9500            0.9638 &   4.6291 f
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0289   0.1915   0.9500  -0.0026  -0.0026 &   4.6265 f
  data arrival time                                                                                                  4.6265

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8770   1.0500   0.0000   1.2379 &   6.8407 r
  clock reconvergence pessimism                                                                           0.0000     6.8407
  clock uncertainty                                                                                       0.1000     6.9407
  library hold time                                                                     1.0000            0.4431     7.3838
  data required time                                                                                                 7.3838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3838
  data arrival time                                                                                                 -4.6265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3257 
  total derate : arrival time                                                                             0.0682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (VIOLATED)                                                               -2.7573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3634 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[28] (in)                                                               4.4977                     2.4332 &   4.4332 f
  io_in[28] (net)                                        2   0.2666 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4332 f
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5491   4.5024   0.9500  -0.9451  -0.9101 &   3.5231 f
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   0.9500            1.1871 &   4.7102 f
  mprj/buf_i[220] (net)                                  2   0.0356 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2794   0.9500   0.0000   0.0008 &   4.7110 f
  data arrival time                                                                                                  4.7110

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   1.0500   0.0000   1.3292 &   6.9319 r
  clock reconvergence pessimism                                                                           0.0000     6.9319
  clock uncertainty                                                                                       0.1000     7.0319
  library hold time                                                                     1.0000            0.4235     7.4554
  data required time                                                                                                 7.4554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4554
  data arrival time                                                                                                 -4.7110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3301 
  total derate : arrival time                                                                             0.1141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4442 

  slack (with derating applied) (VIOLATED)                                                               -2.7444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3002 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             3.7136                     2.0106 &   4.0106 f
  la_oenb[44] (net)                                      2   0.2200 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0106 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5989   3.7170   0.9500  -0.3196  -0.2701 &   3.7406 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2586   0.9500            1.0612 &   4.8018 f
  mprj/buf_i[108] (net)                                  2   0.0341 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0488   0.2586   0.9500  -0.0054  -0.0050 &   4.7968 f
  data arrival time                                                                                                  4.7968

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3823 &   6.9851 r
  clock reconvergence pessimism                                                                           0.0000     6.9851
  clock uncertainty                                                                                       0.1000     7.0851
  library hold time                                                                     1.0000            0.4298     7.5150
  data required time                                                                                                 7.5150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5150
  data arrival time                                                                                                 -4.7968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.0756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4082 

  slack (with derating applied) (VIOLATED)                                                               -2.7182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3100 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             3.8959                     2.1050 &   4.1050 f
  la_oenb[49] (net)                                      2   0.2306 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1050 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7474   3.9003   0.9500  -0.4487  -0.3975 &   3.7075 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2617   0.9500            1.0897 &   4.7972 f
  mprj/buf_i[113] (net)                                  2   0.0334 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0755   0.2617   0.9500  -0.0076  -0.0073 &   4.7899 f
  data arrival time                                                                                                  4.7899

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8661   1.0500   0.0000   1.3574 &   6.9602 r
  clock reconvergence pessimism                                                                           0.0000     6.9602
  clock uncertainty                                                                                       0.1000     7.0602
  library hold time                                                                     1.0000            0.4288     7.4890
  data required time                                                                                                 7.4890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4890
  data arrival time                                                                                                 -4.7899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3314 
  total derate : arrival time                                                                             0.0841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4155 

  slack (with derating applied) (VIOLATED)                                                               -2.6991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2836 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          3.8067                     2.0564 &   4.0564 f
  la_data_in[43] (net)                                   2   0.2252 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0564 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6053   3.8109   0.9500  -0.3443  -0.2909 &   3.7654 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2503   0.9500            1.0654 &   4.8309 f
  mprj/buf_i[171] (net)                                  2   0.0286 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0800   0.2503   0.9500  -0.0082  -0.0081 &   4.8227 f
  data arrival time                                                                                                  4.8227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8661   1.0500   0.0000   1.3574 &   6.9602 r
  clock reconvergence pessimism                                                                           0.0000     6.9602
  clock uncertainty                                                                                       0.1000     7.0602
  library hold time                                                                     1.0000            0.4323     7.4925
  data required time                                                                                                 7.4925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4925
  data arrival time                                                                                                 -4.8227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3314 
  total derate : arrival time                                                                             0.0774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4089 

  slack (with derating applied) (VIOLATED)                                                               -2.6698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2609 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               3.7603                     2.0403 &   4.0403 f
  io_in[23] (net)                                        2   0.2231 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0403 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7310   3.7633   0.9500  -0.4393  -0.4003 &   3.6400 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2642   0.9500            1.0736 &   4.7136 f
  mprj/buf_i[215] (net)                                  2   0.0364 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2642   0.9500   0.0000   0.0008 &   4.7144 f
  data arrival time                                                                                                  4.7144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8830   1.0500   0.0000   1.2458 &   6.8486 r
  clock reconvergence pessimism                                                                           0.0000     6.8486
  clock uncertainty                                                                                       0.1000     6.9486
  library hold time                                                                     1.0000            0.4281     7.3767
  data required time                                                                                                 7.3767
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3767
  data arrival time                                                                                                 -4.7144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4078 

  slack (with derating applied) (VIOLATED)                                                               -2.6622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2544 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           4.1457                     2.2411 &   4.2411 f
  la_data_in[4] (net)                                    2   0.2456 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2411 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3269   4.1505   0.9500  -0.7565  -0.7165 &   3.5246 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2069   0.9500            1.0648 &   4.5894 f
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0555   0.2069   0.9500  -0.0049  -0.0051 &   4.5842 f
  data arrival time                                                                                                  4.5842

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8882   1.0500   0.0000   1.0959 &   6.6987 r
  clock reconvergence pessimism                                                                           0.0000     6.6987
  clock uncertainty                                                                                       0.1000     6.7987
  library hold time                                                                     1.0000            0.4408     7.2395
  data required time                                                                                                 7.2395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2395
  data arrival time                                                                                                 -4.5842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4172 

  slack (with derating applied) (VIOLATED)                                                               -2.6553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2381 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.1420                     1.6980 &   3.6980 f
  io_in[25] (net)                                        2   0.1857 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6980 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1446   0.9500   0.0000   0.0540 &   3.7520 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2563   0.9500            0.9791 &   4.7310 f
  mprj/buf_i[217] (net)                                  2   0.0408 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2563   0.9500   0.0000   0.0009 &   4.7319 f
  data arrival time                                                                                                  4.7319

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8837   1.0500   0.0000   1.2446 &   6.8474 r
  clock reconvergence pessimism                                                                           0.0000     6.8474
  clock uncertainty                                                                                       0.1000     6.9474
  library hold time                                                                     1.0000            0.4305     7.3779
  data required time                                                                                                 7.3779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3779
  data arrival time                                                                                                 -4.7319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3805 

  slack (with derating applied) (VIOLATED)                                                               -2.6459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2655 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               9.8573                     5.0396 &   7.0396 r
  io_in[32] (net)                                        2   0.3420 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.0396 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5474   9.8644   0.9500  -2.5695  -2.5502 &   4.4894 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3494   0.9500            0.1769 &   4.6663 r
  mprj/buf_i[224] (net)                                  2   0.0351 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3494   0.9500   0.0000   0.0007 &   4.6670 r
  data arrival time                                                                                                  4.6670

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8786   1.0500   0.0000   1.3292 &   6.9320 r
  clock reconvergence pessimism                                                                           0.0000     6.9320
  clock uncertainty                                                                                       0.1000     7.0320
  library hold time                                                                     1.0000            0.2670     7.2990
  data required time                                                                                                 7.2990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2990
  data arrival time                                                                                                 -4.6670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3301 
  total derate : arrival time                                                                             0.1456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4757 

  slack (with derating applied) (VIOLATED)                                                               -2.6320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1563 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           3.9687                     2.1473 &   4.1473 f
  la_data_in[1] (net)                                    2   0.2351 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1473 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4066   3.9729   0.9500  -0.8348  -0.8055 &   3.3418 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2045   0.9500            1.0393 &   4.3811 f
  mprj/buf_i[129] (net)                                  1   0.0068 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2045   0.9500   0.0000   0.0001 &   4.3811 f
  data arrival time                                                                                                  4.3811

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8371   1.0500   0.0000   0.8514 &   6.4542 r
  clock reconvergence pessimism                                                                           0.0000     6.4542
  clock uncertainty                                                                                       0.1000     6.5542
  library hold time                                                                     1.0000            0.4412     6.9953
  data required time                                                                                                 6.9953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9953
  data arrival time                                                                                                 -4.3811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3073 
  total derate : arrival time                                                                             0.1002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4075 

  slack (with derating applied) (VIOLATED)                                                               -2.6142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2067 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           3.9289                     2.1308 &   4.1308 f
  la_data_in[0] (net)                                    2   0.2331 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1308 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4015   3.9324   0.9500  -0.7851  -0.7580 &   3.3729 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2001   0.9500            1.0296 &   4.4025 f
  mprj/buf_i[128] (net)                                  1   0.0056 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2001   0.9500   0.0000   0.0000 &   4.4025 f
  data arrival time                                                                                                  4.4025

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8420   1.0500   0.0000   0.8573 &   6.4601 r
  clock reconvergence pessimism                                                                           0.0000     6.4601
  clock uncertainty                                                                                       0.1000     6.5601
  library hold time                                                                     1.0000            0.4418     7.0019
  data required time                                                                                                 7.0019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0019
  data arrival time                                                                                                 -4.4025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3076 
  total derate : arrival time                                                                             0.0969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (VIOLATED)                                                               -2.5994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1948 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               4.2338                     2.2837 &   4.2837 f
  io_in[29] (net)                                        2   0.2505 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2837 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9361   4.2390   0.9500  -0.6391  -0.5854 &   3.6983 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2699   0.9500            1.1426 &   4.8409 f
  mprj/buf_i[221] (net)                                  2   0.0337 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0302   0.2699   0.9500  -0.0028  -0.0023 &   4.8386 f
  data arrival time                                                                                                  4.8386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   1.0500   0.0000   1.2945 &   6.8973 r
  clock reconvergence pessimism                                                                           0.0000     6.8973
  clock uncertainty                                                                                       0.1000     6.9973
  library hold time                                                                     1.0000            0.4264     7.4237
  data required time                                                                                                 7.4237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4237
  data arrival time                                                                                                 -4.8386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3284 
  total derate : arrival time                                                                             0.0968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4252 

  slack (with derating applied) (VIOLATED)                                                               -2.5850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1598 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           3.9813                     2.1502 &   4.1502 f
  wbs_adr_i[30] (net)                                    2   0.2356 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1502 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1655   3.9860   0.9500  -0.6996  -0.6598 &   3.4903 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2014   0.9500            1.0379 &   4.5283 f
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0230   0.2014   0.9500  -0.0019  -0.0020 &   4.5263 f
  data arrival time                                                                                                  4.5263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8655   1.0500   0.0000   0.9616 &   6.5644 r
  clock reconvergence pessimism                                                                           0.0000     6.5644
  clock uncertainty                                                                                       0.1000     6.6644
  library hold time                                                                     1.0000            0.4416     7.1061
  data required time                                                                                                 7.1061
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1061
  data arrival time                                                                                                 -4.5263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4062 

  slack (with derating applied) (VIOLATED)                                                               -2.5798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1735 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          3.4253                     1.8517 &   3.8517 f
  la_data_in[50] (net)                                   2   0.2026 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8517 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4287   0.9500   0.0000   0.0613 &   3.9131 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2507   0.9500            1.0127 &   4.9257 f
  mprj/buf_i[178] (net)                                  2   0.0339 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1076   0.2507   0.9500  -0.0108  -0.0107 &   4.9150 f
  data arrival time                                                                                                  4.9150

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8661   1.0500   0.0000   1.3574 &   6.9602 r
  clock reconvergence pessimism                                                                           0.0000     6.9602
  clock uncertainty                                                                                       0.1000     7.0602
  library hold time                                                                     1.0000            0.4322     7.4924
  data required time                                                                                                 7.4924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4924
  data arrival time                                                                                                 -4.9150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3314 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3885 

  slack (with derating applied) (VIOLATED)                                                               -2.5774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1888 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           8.6009                     4.4136 &   6.4136 r
  wbs_dat_i[16] (net)                                    2   0.2989 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4136 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1802   8.6051   0.9500  -2.4004  -2.4180 &   3.9955 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2383   0.9500            0.1408 &   4.1363 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2383   0.9500   0.0000   0.0000 &   4.1363 r
  data arrival time                                                                                                  4.1363

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   1.0500   0.0000   0.7198 &   6.3226 r
  clock reconvergence pessimism                                                                           0.0000     6.3226
  clock uncertainty                                                                                       0.1000     6.4226
  library hold time                                                                     1.0000            0.2706     6.6932
  data required time                                                                                                 6.6932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6932
  data arrival time                                                                                                 -4.1363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.1328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (VIOLATED)                                                               -2.5568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1229 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          3.5498                     1.9184 &   3.9184 f
  la_data_in[51] (net)                                   2   0.2100 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9184 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2998   3.5535   0.9500  -0.0542   0.0088 &   3.9272 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2637   0.9500            1.0437 &   4.9710 f
  mprj/buf_i[179] (net)                                  2   0.0389 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1149   0.2637   0.9500  -0.0315  -0.0324 &   4.9386 f
  data arrival time                                                                                                  4.9386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8681   1.0500   0.0000   1.3544 &   6.9572 r
  clock reconvergence pessimism                                                                           0.0000     6.9572
  clock uncertainty                                                                                       0.1000     7.0572
  library hold time                                                                     1.0000            0.4283     7.4855
  data required time                                                                                                 7.4855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4855
  data arrival time                                                                                                 -4.9386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3313 
  total derate : arrival time                                                                             0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3940 

  slack (with derating applied) (VIOLATED)                                                               -2.5469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1529 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          3.8832                     2.0970 &   4.0970 f
  la_data_in[55] (net)                                   2   0.2298 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0970 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7616   3.8876   0.9500  -0.4616  -0.4099 &   3.6871 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2887   0.9500            1.1169 &   4.8041 f
  mprj/buf_i[183] (net)                                  2   0.0474 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0252   0.2887   0.9500  -0.0021  -0.0009 &   4.8031 f
  data arrival time                                                                                                  4.8031

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8862   1.0500   0.0000   1.2162 &   6.8190 r
  clock reconvergence pessimism                                                                           0.0000     6.8190
  clock uncertainty                                                                                       0.1000     6.9190
  library hold time                                                                     1.0000            0.4207     7.3397
  data required time                                                                                                 7.3397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3397
  data arrival time                                                                                                 -4.8031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -2.5366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1259 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             3.3394                     1.8052 &   3.8052 f
  la_oenb[45] (net)                                      2   0.1975 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8052 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2475   3.3425   0.9500  -0.0258   0.0313 &   3.8365 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2404   0.9500            0.9898 &   4.8264 f
  mprj/buf_i[109] (net)                                  2   0.0297 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0368   0.2404   0.9500  -0.0040  -0.0037 &   4.8227 f
  data arrival time                                                                                                  4.8227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8822   1.0500   0.0000   1.2203 &   6.8231 r
  clock reconvergence pessimism                                                                           0.0000     6.8231
  clock uncertainty                                                                                       0.1000     6.9231
  library hold time                                                                     1.0000            0.4353     7.3585
  data required time                                                                                                 7.3585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3585
  data arrival time                                                                                                 -4.8227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3249 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3816 

  slack (with derating applied) (VIOLATED)                                                               -2.5358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1542 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           3.5568                     1.9248 &   3.9248 f
  wbs_adr_i[31] (net)                                    2   0.2106 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9248 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6009   3.5603   0.9500  -0.3972  -0.3559 &   3.5689 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2122   0.9500            0.9905 &   4.5594 f
  mprj/buf_i[63] (net)                                   2   0.0129 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0527   0.2122   0.9500  -0.0051  -0.0052 &   4.5542 f
  data arrival time                                                                                                  4.5542

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8623   1.0500   0.0000   0.9462 &   6.5490 r
  clock reconvergence pessimism                                                                           0.0000     6.5490
  clock uncertainty                                                                                       0.1000     6.6490
  library hold time                                                                     1.0000            0.4400     7.0890
  data required time                                                                                                 7.0890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0890
  data arrival time                                                                                                 -4.5542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3119 
  total derate : arrival time                                                                             0.0755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3873 

  slack (with derating applied) (VIOLATED)                                                               -2.5348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1475 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           8.2218                     4.2167 &   6.2167 r
  wbs_adr_i[18] (net)                                    2   0.2856 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2167 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8655   8.2260   0.9500  -2.1928  -2.2038 &   4.0129 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2603   0.9500            0.1822 &   4.1952 r
  mprj/buf_i[50] (net)                                   2   0.0121 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0523   0.2603   0.9500  -0.0255  -0.0266 &   4.1685 r
  data arrival time                                                                                                  4.1685

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7996   1.0500   0.0000   0.7214 &   6.3241 r
  clock reconvergence pessimism                                                                           0.0000     6.3241
  clock uncertainty                                                                                       0.1000     6.4241
  library hold time                                                                     1.0000            0.2699     6.6941
  data required time                                                                                                 6.6941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6941
  data arrival time                                                                                                 -4.1685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.1257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4269 

  slack (with derating applied) (VIOLATED)                                                               -2.5255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0987 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              3.6511                     1.9757 &   3.9757 f
  la_oenb[5] (net)                                       2   0.2162 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9757 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7980   3.6547   0.9500  -0.4953  -0.4562 &   3.5195 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1962   0.9500            0.9874 &   4.5069 f
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0061   0.1962   0.9500  -0.0005  -0.0005 &   4.5064 f
  data arrival time                                                                                                  4.5064

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8486   1.0500   0.0000   0.8855 &   6.4883 r
  clock reconvergence pessimism                                                                           0.0000     6.4883
  clock uncertainty                                                                                       0.1000     6.5883
  library hold time                                                                     1.0000            0.4424     7.0307
  data required time                                                                                                 7.0307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0307
  data arrival time                                                                                                 -4.5064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3090 
  total derate : arrival time                                                                             0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (VIOLATED)                                                               -2.5243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1352 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           8.0823                     4.1479 &   6.1479 r
  wbs_dat_i[15] (net)                                    2   0.2808 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.1479 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7147   8.0861   0.9500  -2.1265  -2.1384 &   4.0095 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2317   0.9500            0.1628 &   4.1722 r
  mprj/buf_i[15] (net)                                   1   0.0046 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2317   0.9500   0.0000   0.0000 &   4.1723 r
  data arrival time                                                                                                  4.1723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   1.0500   0.0000   0.7198 &   6.3226 r
  clock reconvergence pessimism                                                                           0.0000     6.3226
  clock uncertainty                                                                                       0.1000     6.4226
  library hold time                                                                     1.0000            0.2704     6.6930
  data required time                                                                                                 6.6930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6930
  data arrival time                                                                                                 -4.1723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.1199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4209 

  slack (with derating applied) (VIOLATED)                                                               -2.5207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0998 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          3.2902                     1.7799 &   3.7799 f
  la_data_in[54] (net)                                   2   0.1946 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7799 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2932   0.9500   0.0000   0.0574 &   3.8373 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2893   0.9500            1.0311 &   4.8684 f
  mprj/buf_i[182] (net)                                  2   0.0543 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1230   0.2894   0.9500  -0.0390  -0.0384 &   4.8300 f
  data arrival time                                                                                                  4.8300

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8851   1.0500   0.0000   1.2174 &   6.8202 r
  clock reconvergence pessimism                                                                           0.0000     6.8202
  clock uncertainty                                                                                       0.1000     6.9202
  library hold time                                                                     1.0000            0.4205     7.3406
  data required time                                                                                                 7.3406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3406
  data arrival time                                                                                                 -4.8300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3841 

  slack (with derating applied) (VIOLATED)                                                               -2.5106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1265 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             3.5450                     1.9184 &   3.9184 f
  la_oenb[52] (net)                                      2   0.2099 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9184 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1560   3.5481   0.9500  -0.0128   0.0487 &   3.9671 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2778   0.9500            1.0580 &   5.0251 f
  mprj/buf_i[116] (net)                                  2   0.0464 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1174   0.2778   0.9500  -0.0239  -0.0240 &   5.0011 f
  data arrival time                                                                                                  5.0011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.9063   1.0500   0.0000   1.3830 &   6.9858 r
  clock reconvergence pessimism                                                                           0.0000     6.9858
  clock uncertainty                                                                                       0.1000     7.0858
  library hold time                                                                     1.0000            0.4240     7.5098
  data required time                                                                                                 7.5098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5098
  data arrival time                                                                                                 -5.0011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3327 
  total derate : arrival time                                                                             0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3935 

  slack (with derating applied) (VIOLATED)                                                               -2.5086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1151 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           3.5494                     1.9205 &   3.9205 f
  wbs_dat_i[30] (net)                                    2   0.2101 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9205 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5405   3.5528   0.9500  -0.3486  -0.3048 &   3.6157 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2061   0.9500            0.9832 &   4.5989 f
  mprj/buf_i[30] (net)                                   2   0.0108 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0130   0.2061   0.9500  -0.0011  -0.0010 &   4.5979 f
  data arrival time                                                                                                  4.5979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8654   1.0500   0.0000   0.9611 &   6.5639 r
  clock reconvergence pessimism                                                                           0.0000     6.5639
  clock uncertainty                                                                                       0.1000     6.6639
  library hold time                                                                     1.0000            0.4409     7.1049
  data required time                                                                                                 7.1049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1049
  data arrival time                                                                                                 -4.5979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3850 

  slack (with derating applied) (VIOLATED)                                                               -2.5070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1220 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.2522                     1.7609 &   3.7609 f
  la_data_in[5] (net)                                    2   0.1925 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7609 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3597   3.2549   0.9500  -0.1986  -0.1560 &   3.6049 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1868   0.9500            0.9220 &   4.5269 f
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1868   0.9500   0.0000   0.0000 &   4.5270 f
  data arrival time                                                                                                  4.5270

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8456   1.0500   0.0000   0.8737 &   6.4765 r
  clock reconvergence pessimism                                                                           0.0000     6.4765
  clock uncertainty                                                                                       0.1000     6.5765
  library hold time                                                                     1.0000            0.4438     7.0203
  data required time                                                                                                 7.0203
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0203
  data arrival time                                                                                                 -4.5270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3084 
  total derate : arrival time                                                                             0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3696 

  slack (with derating applied) (VIOLATED)                                                               -2.4933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1237 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             3.5067                     1.8937 &   3.8937 f
  la_oenb[46] (net)                                      2   0.2073 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8937 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3120   3.5103   0.9500  -0.0675  -0.0062 &   3.8875 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2851   0.9500            1.0604 &   4.9479 f
  mprj/buf_i[110] (net)                                  2   0.0507 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1748   0.2851   0.9500  -0.0780  -0.0808 &   4.8672 f
  data arrival time                                                                                                  4.8672

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8845   1.0500   0.0000   1.2180 &   6.8208 r
  clock reconvergence pessimism                                                                           0.0000     6.8208
  clock uncertainty                                                                                       0.1000     6.9208
  library hold time                                                                     1.0000            0.4218     7.3426
  data required time                                                                                                 7.3426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3426
  data arrival time                                                                                                 -4.8672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3913 

  slack (with derating applied) (VIOLATED)                                                               -2.4754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0841 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                              10.7545                     5.4912 &   7.4912 r
  io_in[33] (net)                                        2   0.3730 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.4912 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8778  10.7640   0.9500  -2.8305  -2.7980 &   4.6932 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3685   0.9500            0.1484 &   4.8416 r
  mprj/buf_i[225] (net)                                  2   0.0377 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3685   0.9500   0.0000   0.0010 &   4.8425 r
  data arrival time                                                                                                  4.8425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8787   1.0500   0.0000   1.3289 &   6.9317 r
  clock reconvergence pessimism                                                                           0.0000     6.9317
  clock uncertainty                                                                                       0.1000     7.0317
  library hold time                                                                     1.0000            0.2664     7.2981
  data required time                                                                                                 7.2981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2981
  data arrival time                                                                                                 -4.8425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3301 
  total derate : arrival time                                                                             0.1585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4886 

  slack (with derating applied) (VIOLATED)                                                               -2.4556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9669 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           7.4038                     3.8001 &   5.8001 r
  wbs_adr_i[22] (net)                                    2   0.2571 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.8001 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9373   7.4071   0.9500  -1.7596  -1.7649 &   4.0352 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2558   0.9500            0.2223 &   4.2575 r
  mprj/buf_i[54] (net)                                   2   0.0140 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0351   0.2558   0.9500  -0.0113  -0.0117 &   4.2458 r
  data arrival time                                                                                                  4.2458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7984   1.0500   0.0000   0.7224 &   6.3252 r
  clock reconvergence pessimism                                                                           0.0000     6.3252
  clock uncertainty                                                                                       0.1000     6.4252
  library hold time                                                                     1.0000            0.2701     6.6953
  data required time                                                                                                 6.6953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6953
  data arrival time                                                                                                 -4.2458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.1046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4058 

  slack (with derating applied) (VIOLATED)                                                               -2.4495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0437 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                               16.6405                     8.5369 &  10.5369 r
  io_in[1] (net)                                         2   0.5795 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &  10.5369 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -11.5233  16.6521   0.9500  -6.4063  -6.4643 &   4.0726 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4349   0.9500           -0.1062 &   3.9664 r
  mprj/buf_i[193] (net)                                  2   0.0337 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4349   0.9500   0.0000   0.0008 &   3.9672 r
  data arrival time                                                                                                  3.9672

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7685   1.0500   0.0000   0.4432 &   6.0460 r
  clock reconvergence pessimism                                                                           0.0000     6.0460
  clock uncertainty                                                                                       0.1000     6.1460
  library hold time                                                                     1.0000            0.2647     6.4107
  data required time                                                                                                 6.4107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4107
  data arrival time                                                                                                 -3.9672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2879 
  total derate : arrival time                                                                             0.3392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6271 

  slack (with derating applied) (VIOLATED)                                                               -2.4435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8164 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             3.5396                     1.9121 &   3.9121 f
  la_oenb[59] (net)                                      2   0.2093 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9121 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2827   3.5432   0.9500  -0.0421   0.0221 &   3.9342 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3340   0.9500            1.1084 &   5.0427 f
  mprj/buf_i[123] (net)                                  2   0.0749 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2347   0.3342   0.9500  -0.1277  -0.1300 &   4.9126 f
  data arrival time                                                                                                  4.9126

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8709   1.0500   0.0000   1.2448 &   6.8476 r
  clock reconvergence pessimism                                                                           0.0000     6.8476
  clock uncertainty                                                                                       0.1000     6.9476
  library hold time                                                                     1.0000            0.4069     7.3545
  data required time                                                                                                 7.3545
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3545
  data arrival time                                                                                                 -4.9126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3966 

  slack (with derating applied) (VIOLATED)                                                               -2.4419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0453 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               2.4865                     1.3472 &   3.3472 f
  io_in[12] (net)                                        2   0.1469 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3472 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4881   0.9500   0.0000   0.0335 &   3.3808 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2389   0.9500            0.8660 &   4.2468 f
  mprj/buf_i[204] (net)                                  2   0.0412 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2389   0.9500   0.0000   0.0010 &   4.2478 f
  data arrival time                                                                                                  4.2478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5479 &   6.1507 r
  clock reconvergence pessimism                                                                           0.0000     6.1507
  clock uncertainty                                                                                       0.1000     6.2507
  library hold time                                                                     1.0000            0.4357     6.6865
  data required time                                                                                                 6.6865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6865
  data arrival time                                                                                                 -4.2478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (VIOLATED)                                                               -2.4387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0984 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           4.1052                     2.2153 &   4.2153 f
  wbs_adr_i[28] (net)                                    2   0.2429 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2153 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3810   4.1104   0.9500  -0.7832  -0.7427 &   3.4726 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2027   0.9500            1.0553 &   4.5279 f
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0129   0.2027   0.9500  -0.0011  -0.0011 &   4.5269 f
  data arrival time                                                                                                  4.5269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8280   1.0500   0.0000   0.8146 &   6.4174 r
  clock reconvergence pessimism                                                                           0.0000     6.4174
  clock uncertainty                                                                                       0.1000     6.5174
  library hold time                                                                     1.0000            0.4414     6.9588
  data required time                                                                                                 6.9588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9588
  data arrival time                                                                                                 -4.5269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3056 
  total derate : arrival time                                                                             0.0990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4045 

  slack (with derating applied) (VIOLATED)                                                               -2.4320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0274 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          3.4063                     1.8416 &   3.8416 f
  la_data_in[56] (net)                                   2   0.2015 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8416 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4095   0.9500   0.0000   0.0617 &   3.9033 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2614   0.9500            1.0215 &   4.9248 f
  mprj/buf_i[184] (net)                                  2   0.0399 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0335   0.2615   0.9500  -0.0036  -0.0028 &   4.9220 f
  data arrival time                                                                                                  4.9220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8871   1.0500   0.0000   1.2138 &   6.8166 r
  clock reconvergence pessimism                                                                           0.0000     6.8166
  clock uncertainty                                                                                       0.1000     6.9166
  library hold time                                                                     1.0000            0.4289     7.3456
  data required time                                                                                                 7.3456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3456
  data arrival time                                                                                                 -4.9220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3246 
  total derate : arrival time                                                                             0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3818 

  slack (with derating applied) (VIOLATED)                                                               -2.4236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0417 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           8.2331                     4.2238 &   6.2238 r
  wbs_adr_i[13] (net)                                    2   0.2860 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2238 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5877   8.2373   0.9500  -2.0998  -2.1057 &   4.1181 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2433   0.9500            0.1655 &   4.2836 r
  mprj/buf_i[45] (net)                                   1   0.0073 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2433   0.9500   0.0000   0.0001 &   4.2837 r
  data arrival time                                                                                                  4.2837

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7983   1.0500   0.0000   0.7226 &   6.3253 r
  clock reconvergence pessimism                                                                           0.0000     6.3253
  clock uncertainty                                                                                       0.1000     6.4253
  library hold time                                                                     1.0000            0.2704     6.6958
  data required time                                                                                                 6.6958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6958
  data arrival time                                                                                                 -4.2837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.1189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4201 

  slack (with derating applied) (VIOLATED)                                                               -2.4121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9920 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           3.8394                     2.0759 &   4.0759 f
  wbs_adr_i[26] (net)                                    2   0.2273 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0759 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8962   3.8434   0.9500  -0.5443  -0.5023 &   3.5736 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1951   0.9500            1.0128 &   4.5864 f
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1951   0.9500   0.0000   0.0001 &   4.5864 f
  data arrival time                                                                                                  4.5864

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8371   1.0500   0.0000   0.8514 &   6.4542 r
  clock reconvergence pessimism                                                                           0.0000     6.4542
  clock uncertainty                                                                                       0.1000     6.5542
  library hold time                                                                     1.0000            0.4426     6.9967
  data required time                                                                                                 6.9967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9967
  data arrival time                                                                                                 -4.5864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3073 
  total derate : arrival time                                                                             0.0842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3915 

  slack (with derating applied) (VIOLATED)                                                               -2.4103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0188 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             3.4976                     1.8900 &   3.8900 f
  la_oenb[53] (net)                                      2   0.2069 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8900 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3031   3.5010   0.9500  -0.0592   0.0016 &   3.8917 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2871   0.9500            1.0614 &   4.9530 f
  mprj/buf_i[117] (net)                                  2   0.0520 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1030   0.2871   0.9500  -0.0157  -0.0152 &   4.9379 f
  data arrival time                                                                                                  4.9379

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8848   1.0500   0.0000   1.2177 &   6.8205 r
  clock reconvergence pessimism                                                                           0.0000     6.8205
  clock uncertainty                                                                                       0.1000     6.9205
  library hold time                                                                     1.0000            0.4211     7.3417
  data required time                                                                                                 7.3417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3417
  data arrival time                                                                                                 -4.9379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3878 

  slack (with derating applied) (VIOLATED)                                                               -2.4038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0160 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             3.5455                     1.9129 &   3.9129 f
  la_oenb[54] (net)                                      2   0.2095 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9129 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3155   3.5494   0.9500  -0.0681  -0.0034 &   3.9095 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2676   0.9500            1.0475 &   4.9570 f
  mprj/buf_i[118] (net)                                  2   0.0411 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0712   0.2676   0.9500  -0.0073  -0.0066 &   4.9504 f
  data arrival time                                                                                                  4.9504

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8862   1.0500   0.0000   1.2162 &   6.8190 r
  clock reconvergence pessimism                                                                           0.0000     6.8190
  clock uncertainty                                                                                       0.1000     6.9190
  library hold time                                                                     1.0000            0.4271     7.3461
  data required time                                                                                                 7.3461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3461
  data arrival time                                                                                                 -4.9504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3872 

  slack (with derating applied) (VIOLATED)                                                               -2.3957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0084 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             4.5768                     2.4938 &   4.4938 f
  la_oenb[61] (net)                                      2   0.2726 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4938 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4956   4.5797   0.9500  -0.9581  -0.9315 &   3.5624 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3335   0.9500            1.2508 &   4.8132 f
  mprj/buf_i[125] (net)                                  2   0.0597 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3337   0.9500   0.0000   0.0040 &   4.8172 f
  data arrival time                                                                                                  4.8172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.0953 &   6.6981 r
  clock reconvergence pessimism                                                                           0.0000     6.6981
  clock uncertainty                                                                                       0.1000     6.7981
  library hold time                                                                     1.0000            0.4070     7.2051
  data required time                                                                                                 7.2051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2051
  data arrival time                                                                                                 -4.8172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.1179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (VIOLATED)                                                               -2.3880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9511 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             3.8741                     2.1015 &   4.1015 f
  la_oenb[57] (net)                                      2   0.2298 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1015 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6225   3.8772   0.9500  -0.3814  -0.3334 &   3.7681 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3071   0.9500            1.1312 &   4.8993 f
  mprj/buf_i[121] (net)                                  2   0.0551 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1157   0.3072   0.9500  -0.0118  -0.0093 &   4.8900 f
  data arrival time                                                                                                  4.8900

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8921   1.0500   0.0000   1.1490 &   6.7518 r
  clock reconvergence pessimism                                                                           0.0000     6.7518
  clock uncertainty                                                                                       0.1000     6.8518
  library hold time                                                                     1.0000            0.4150     7.2669
  data required time                                                                                                 7.2669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2669
  data arrival time                                                                                                 -4.8900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3215 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (VIOLATED)                                                               -2.3769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9725 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          3.4838                     1.8831 &   3.8831 f
  la_data_in[59] (net)                                   2   0.2061 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8831 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4872   0.9500   0.0000   0.0643 &   3.9473 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3178   0.9500            1.0863 &   5.0336 f
  mprj/buf_i[187] (net)                                  2   0.0666 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1847   0.3179   0.9500  -0.0860  -0.0870 &   4.9466 f
  data arrival time                                                                                                  4.9466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.2065 &   6.8093 r
  clock reconvergence pessimism                                                                           0.0000     6.8093
  clock uncertainty                                                                                       0.1000     6.9093
  library hold time                                                                     1.0000            0.4118     7.3211
  data required time                                                                                                 7.3211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3211
  data arrival time                                                                                                 -4.9466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3243 
  total derate : arrival time                                                                             0.0650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3893 

  slack (with derating applied) (VIOLATED)                                                               -2.3745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9852 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               3.5560                     1.9198 &   3.9198 f
  io_in[24] (net)                                        2   0.2102 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9198 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1759   3.5599   0.9500  -0.0144   0.0532 &   3.9730 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2604   0.9500            1.0413 &   5.0143 f
  mprj/buf_i[216] (net)                                  2   0.0372 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2605   0.9500   0.0000   0.0008 &   5.0151 f
  data arrival time                                                                                                  5.0151

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8830   1.0500   0.0000   1.2458 &   6.8486 r
  clock reconvergence pessimism                                                                           0.0000     6.8486
  clock uncertainty                                                                                       0.1000     6.9486
  library hold time                                                                     1.0000            0.4292     7.3778
  data required time                                                                                                 7.3778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3778
  data arrival time                                                                                                 -5.0151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3853 

  slack (with derating applied) (VIOLATED)                                                               -2.3627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9774 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[28] (in)                                                           4.5743                     2.4724 &   4.4724 f
  wbs_dat_i[28] (net)                                    2   0.2711 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4724 f
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7371   4.5798   0.9500  -1.0309  -0.9953 &   3.4770 f
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2049   0.9500            1.1185 &   4.5955 f
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2049   0.9500   0.0000   0.0000 &   4.5955 f
  data arrival time                                                                                                  4.5955

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8279   1.0500   0.0000   0.8142 &   6.4170 r
  clock reconvergence pessimism                                                                           0.0000     6.4170
  clock uncertainty                                                                                       0.1000     6.5170
  library hold time                                                                     1.0000            0.4411     6.9581
  data required time                                                                                                 6.9581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9581
  data arrival time                                                                                                 -4.5955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3056 
  total derate : arrival time                                                                             0.1150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (VIOLATED)                                                               -2.3625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9420 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           3.8654                     2.0898 &   4.0898 f
  wbs_adr_i[23] (net)                                    2   0.2289 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0898 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0743   3.8694   0.9500  -0.6479  -0.6101 &   3.4797 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2112   0.9500            1.0326 &   4.5123 f
  mprj/buf_i[55] (net)                                   2   0.0099 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0108   0.2112   0.9500  -0.0009  -0.0008 &   4.5114 f
  data arrival time                                                                                                  4.5114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7976   1.0500   0.0000   0.7231 &   6.3259 r
  clock reconvergence pessimism                                                                           0.0000     6.3259
  clock uncertainty                                                                                       0.1000     6.4259
  library hold time                                                                     1.0000            0.4401     6.8661
  data required time                                                                                                 6.8661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8661
  data arrival time                                                                                                 -4.5114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (VIOLATED)                                                               -2.3546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9629 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          3.8432                     2.0755 &   4.0755 f
  la_data_in[63] (net)                                   2   0.2274 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0755 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5905   3.8475   0.9500  -0.3504  -0.2928 &   3.7827 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3699   0.9500            1.1825 &   4.9653 f
  mprj/buf_i[191] (net)                                  2   0.0896 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2525   0.3702   0.9500  -0.1342  -0.1349 &   4.8304 f
  data arrival time                                                                                                  4.8304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.0811 &   6.6839 r
  clock reconvergence pessimism                                                                           0.0000     6.6839
  clock uncertainty                                                                                       0.1000     6.7839
  library hold time                                                                     1.0000            0.3959     7.1798
  data required time                                                                                                 7.1798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1798
  data arrival time                                                                                                 -4.8304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3183 
  total derate : arrival time                                                                             0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4090 

  slack (with derating applied) (VIOLATED)                                                               -2.3494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9404 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.0535                     2.1901 &   4.1901 f
  la_data_in[62] (net)                                   2   0.2400 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1901 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8407   4.0583   0.9500  -0.5007  -0.4465 &   3.7436 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3597   0.9500            1.2035 &   4.9472 f
  mprj/buf_i[190] (net)                                  2   0.0813 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2103   0.3599   0.9500  -0.0976  -0.0976 &   4.8496 f
  data arrival time                                                                                                  4.8496

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.0952 &   6.6980 r
  clock reconvergence pessimism                                                                           0.0000     6.6980
  clock uncertainty                                                                                       0.1000     6.7980
  library hold time                                                                     1.0000            0.3990     7.1971
  data required time                                                                                                 7.1971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1971
  data arrival time                                                                                                 -4.8496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3190 
  total derate : arrival time                                                                             0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4166 

  slack (with derating applied) (VIOLATED)                                                               -2.3475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9308 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           3.5963                     1.9454 &   3.9454 f
  wbs_dat_i[26] (net)                                    2   0.2129 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9454 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5745   3.5999   0.9500  -0.3485  -0.3026 &   3.6428 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1881   0.9500            0.9716 &   4.6143 f
  mprj/buf_i[26] (net)                                   1   0.0039 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1881   0.9500   0.0000   0.0000 &   4.6144 f
  data arrival time                                                                                                  4.6144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8274   1.0500   0.0000   0.8125 &   6.4153 r
  clock reconvergence pessimism                                                                           0.0000     6.4153
  clock uncertainty                                                                                       0.1000     6.5153
  library hold time                                                                     1.0000            0.4436     6.9589
  data required time                                                                                                 6.9589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9589
  data arrival time                                                                                                 -4.6144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3055 
  total derate : arrival time                                                                             0.0719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3774 

  slack (with derating applied) (VIOLATED)                                                               -2.3445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9672 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               4.5110                     2.4286 &   4.4286 f
  io_in[30] (net)                                        2   0.2667 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4286 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8425   4.5175   0.9500  -0.6007  -0.5320 &   3.8967 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2812   0.9500            1.1909 &   5.0876 f
  mprj/buf_i[222] (net)                                  2   0.0363 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0305   0.2812   0.9500  -0.0027  -0.0021 &   5.0855 f
  data arrival time                                                                                                  5.0855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8829   1.0500   0.0000   1.3003 &   6.9031 r
  clock reconvergence pessimism                                                                           0.0000     6.9031
  clock uncertainty                                                                                       0.1000     7.0031
  library hold time                                                                     1.0000            0.4229     7.4260
  data required time                                                                                                 7.4260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4260
  data arrival time                                                                                                 -5.0855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3287 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4268 

  slack (with derating applied) (VIOLATED)                                                               -2.3405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9137 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           3.7345                     2.0170 &   4.0170 f
  wbs_adr_i[29] (net)                                    2   0.2209 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0170 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7171   3.7387   0.9500  -0.4354  -0.3882 &   3.6288 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1922   0.9500            0.9952 &   4.6240 f
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1922   0.9500   0.0000   0.0000 &   4.6241 f
  data arrival time                                                                                                  4.6241

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8278   1.0500   0.0000   0.8143 &   6.4171 r
  clock reconvergence pessimism                                                                           0.0000     6.4171
  clock uncertainty                                                                                       0.1000     6.5171
  library hold time                                                                     1.0000            0.4430     6.9601
  data required time                                                                                                 6.9601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9601
  data arrival time                                                                                                 -4.6241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3056 
  total derate : arrival time                                                                             0.0778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (VIOLATED)                                                               -2.3361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9527 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           4.3731                     2.3656 &   4.3656 f
  wbs_dat_i[24] (net)                                    2   0.2592 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3656 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5693   4.3780   0.9500  -0.9469  -0.9138 &   3.4517 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2024   0.9500            1.0897 &   4.5415 f
  mprj/buf_i[24] (net)                                   1   0.0033 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2024   0.9500   0.0000   0.0000 &   4.5415 f
  data arrival time                                                                                                  4.5415

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7969   1.0500   0.0000   0.7238 &   6.3266 r
  clock reconvergence pessimism                                                                           0.0000     6.3266
  clock uncertainty                                                                                       0.1000     6.4266
  library hold time                                                                     1.0000            0.4415     6.8680
  data required time                                                                                                 6.8680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8680
  data arrival time                                                                                                 -4.5415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3013 
  total derate : arrival time                                                                             0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (VIOLATED)                                                               -2.3265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9163 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           3.8621                     2.0876 &   4.0876 f
  wbs_adr_i[25] (net)                                    2   0.2286 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0876 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9289   3.8663   0.9500  -0.5968  -0.5559 &   3.5317 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1947   0.9500            1.0156 &   4.5473 f
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1947   0.9500   0.0000   0.0000 &   4.5474 f
  data arrival time                                                                                                  4.5474

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7968   1.0500   0.0000   0.7238 &   6.3266 r
  clock reconvergence pessimism                                                                           0.0000     6.3266
  clock uncertainty                                                                                       0.1000     6.4266
  library hold time                                                                     1.0000            0.4426     6.8692
  data required time                                                                                                 6.8692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8692
  data arrival time                                                                                                 -4.5474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3013 
  total derate : arrival time                                                                             0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3883 

  slack (with derating applied) (VIOLATED)                                                               -2.3219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9336 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               3.3026                     1.7945 &   3.7945 f
  io_in[13] (net)                                        2   0.1959 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7945 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7346   3.3047   0.9500  -0.4683  -0.4436 &   3.3509 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2618   0.9500            1.0072 &   4.3581 f
  mprj/buf_i[205] (net)                                  2   0.0415 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2618   0.9500   0.0000   0.0010 &   4.3591 f
  data arrival time                                                                                                  4.3591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5483 &   6.1511 r
  clock reconvergence pessimism                                                                           0.0000     6.1511
  clock uncertainty                                                                                       0.1000     6.2511
  library hold time                                                                     1.0000            0.4288     6.6799
  data required time                                                                                                 6.6799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6799
  data arrival time                                                                                                 -4.3591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.0790 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3719 

  slack (with derating applied) (VIOLATED)                                                               -2.3208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9489 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               8.2098                     4.2395 &   6.2395 r
  io_in[15] (net)                                        2   0.2863 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.2395 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7735   8.2114   0.9500  -2.2593  -2.3034 &   3.9361 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3529   0.9500            0.2644 &   4.2006 r
  mprj/buf_i[207] (net)                                  2   0.0440 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0159   0.3530   0.9500  -0.0013  -0.0001 &   4.2005 r
  data arrival time                                                                                                  4.2005

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5481 &   6.1509 r
  clock reconvergence pessimism                                                                           0.0000     6.1509
  clock uncertainty                                                                                       0.1000     6.2509
  library hold time                                                                     1.0000            0.2671     6.5180
  data required time                                                                                                 6.5180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5180
  data arrival time                                                                                                 -4.2005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.1306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4235 

  slack (with derating applied) (VIOLATED)                                                               -2.3175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8940 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          3.9003                     2.1088 &   4.1088 f
  la_data_in[58] (net)                                   2   0.2310 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1088 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5659   3.9046   0.9500  -0.3429  -0.2861 &   3.8228 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3128   0.9500            1.1406 &   4.9634 f
  mprj/buf_i[186] (net)                                  2   0.0575 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1299   0.3129   0.9500  -0.0177  -0.0154 &   4.9480 f
  data arrival time                                                                                                  4.9480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8921   1.0500   0.0000   1.1465 &   6.7493 r
  clock reconvergence pessimism                                                                           0.0000     6.7493
  clock uncertainty                                                                                       0.1000     6.8493
  library hold time                                                                     1.0000            0.4133     7.2626
  data required time                                                                                                 7.2626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2626
  data arrival time                                                                                                 -4.9480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3214 
  total derate : arrival time                                                                             0.0821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (VIOLATED)                                                               -2.3146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9111 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           3.7875                     2.0480 &   4.0480 f
  wbs_dat_i[23] (net)                                    2   0.2242 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0480 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8559   3.7915   0.9500  -0.5414  -0.5001 &   3.5479 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1985   0.9500            1.0089 &   4.5568 f
  mprj/buf_i[23] (net)                                   1   0.0061 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.1985   0.9500  -0.0012  -0.0012 &   4.5555 f
  data arrival time                                                                                                  4.5555

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7971   1.0500   0.0000   0.7236 &   6.3264 r
  clock reconvergence pessimism                                                                           0.0000     6.3264
  clock uncertainty                                                                                       0.1000     6.4264
  library hold time                                                                     1.0000            0.4420     6.8685
  data required time                                                                                                 6.8685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8685
  data arrival time                                                                                                 -4.5555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3013 
  total derate : arrival time                                                                             0.0838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3851 

  slack (with derating applied) (VIOLATED)                                                               -2.3129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9279 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           7.9572                     4.0819 &   6.0819 r
  wbs_adr_i[17] (net)                                    2   0.2764 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.0819 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1807   7.9611   0.9500  -1.8752  -1.8744 &   4.2076 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2368   0.9500            0.1744 &   4.3820 r
  mprj/buf_i[49] (net)                                   1   0.0065 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2368   0.9500   0.0000   0.0000 &   4.3820 r
  data arrival time                                                                                                  4.3820

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8009   1.0500   0.0000   0.7198 &   6.3226 r
  clock reconvergence pessimism                                                                           0.0000     6.3226
  clock uncertainty                                                                                       0.1000     6.4226
  library hold time                                                                     1.0000            0.2706     6.6932
  data required time                                                                                                 6.6932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6932
  data arrival time                                                                                                 -4.3820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4090 

  slack (with derating applied) (VIOLATED)                                                               -2.3112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9022 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          3.5627                     1.9253 &   3.9253 f
  la_data_in[57] (net)                                   2   0.2108 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9253 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2569   3.5664   0.9500  -0.0220   0.0434 &   3.9687 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2735   0.9500            1.0561 &   5.0248 f
  mprj/buf_i[185] (net)                                  2   0.0440 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2735   0.9500   0.0000   0.0012 &   5.0261 f
  data arrival time                                                                                                  5.0261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8899   1.0500   0.0000   1.1968 &   6.7996 r
  clock reconvergence pessimism                                                                           0.0000     6.7996
  clock uncertainty                                                                                       0.1000     6.8996
  library hold time                                                                     1.0000            0.4253     7.3249
  data required time                                                                                                 7.3249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3249
  data arrival time                                                                                                 -5.0261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3238 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3840 

  slack (with derating applied) (VIOLATED)                                                               -2.2988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9148 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                           10.5769                     5.4728 &   7.4728 r
  wbs_sel_i[1] (net)                                     2   0.3698 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.4728 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9195  10.5789   0.9500  -3.5806  -3.6623 &   3.8105 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2662   0.9500            0.0596 &   3.8701 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0441   0.2662   0.9500  -0.0192  -0.0201 &   3.8500 r
  data arrival time                                                                                                  3.8500

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6783   1.0500   0.0000   0.1738 &   5.7766 r
  clock reconvergence pessimism                                                                           0.0000     5.7766
  clock uncertainty                                                                                       0.1000     5.8766
  library hold time                                                                     1.0000            0.2702     6.1468
  data required time                                                                                                 6.1468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1468
  data arrival time                                                                                                 -3.8500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2751 
  total derate : arrival time                                                                             0.1883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4633 

  slack (with derating applied) (VIOLATED)                                                               -2.2968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8335 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           4.0392                     2.1827 &   4.1827 f
  wbs_adr_i[21] (net)                                    2   0.2392 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1827 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2030   4.0437   0.9500  -0.7217  -0.6821 &   3.5006 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2310   0.9500            1.0754 &   4.5760 f
  mprj/buf_i[53] (net)                                   2   0.0160 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0474   0.2310   0.9500  -0.0044  -0.0044 &   4.5716 f
  data arrival time                                                                                                  4.5716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7983   1.0500   0.0000   0.7226 &   6.3254 r
  clock reconvergence pessimism                                                                           0.0000     6.3254
  clock uncertainty                                                                                       0.1000     6.4254
  library hold time                                                                     1.0000            0.4372     6.8625
  data required time                                                                                                 6.8625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8625
  data arrival time                                                                                                 -4.5716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.0969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3981 

  slack (with derating applied) (VIOLATED)                                                               -2.2910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8929 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[16] (in)                                                           4.5677                     2.4640 &   4.4640 f
  wbs_adr_i[16] (net)                                    2   0.2704 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4640 f
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7577   4.5739   0.9500  -1.0698  -1.0296 &   3.4343 f
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2237   0.9500            1.1369 &   4.5712 f
  mprj/buf_i[48] (net)                                   2   0.0093 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0179   0.2237   0.9500  -0.0015  -0.0015 &   4.5697 f
  data arrival time                                                                                                  4.5697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8021   1.0500   0.0000   0.7181 &   6.3209 r
  clock reconvergence pessimism                                                                           0.0000     6.3209
  clock uncertainty                                                                                       0.1000     6.4209
  library hold time                                                                     1.0000            0.4383     6.8591
  data required time                                                                                                 6.8591
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8591
  data arrival time                                                                                                 -4.5697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3010 
  total derate : arrival time                                                                             0.1183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4193 

  slack (with derating applied) (VIOLATED)                                                               -2.2894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8701 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             3.9528                     2.1338 &   4.1338 f
  la_oenb[62] (net)                                      2   0.2339 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1338 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7359   3.9573   0.9500  -0.4332  -0.3766 &   3.7572 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3373   0.9500            1.1700 &   4.9273 f
  mprj/buf_i[126] (net)                                  2   0.0699 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1239   0.3375   0.9500  -0.0171  -0.0133 &   4.9139 f
  data arrival time                                                                                                  4.9139

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8884   1.0500   0.0000   1.0811 &   6.6839 r
  clock reconvergence pessimism                                                                           0.0000     6.6839
  clock uncertainty                                                                                       0.1000     6.7839
  library hold time                                                                     1.0000            0.4058     7.1897
  data required time                                                                                                 7.1897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1897
  data arrival time                                                                                                 -4.9139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3183 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4067 

  slack (with derating applied) (VIOLATED)                                                               -2.2758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8691 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           3.8432                     2.0769 &   4.0769 f
  wbs_dat_i[22] (net)                                    2   0.2275 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0769 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9133   3.8473   0.9500  -0.5637  -0.5215 &   3.5554 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2160   0.9500            1.0344 &   4.5898 f
  mprj/buf_i[22] (net)                                   2   0.0118 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2160   0.9500   0.0000   0.0001 &   4.5899 f
  data arrival time                                                                                                  4.5899

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7981   1.0500   0.0000   0.7227 &   6.3255 r
  clock reconvergence pessimism                                                                           0.0000     6.3255
  clock uncertainty                                                                                       0.1000     6.4255
  library hold time                                                                     1.0000            0.4394     6.8650
  data required time                                                                                                 6.8650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8650
  data arrival time                                                                                                 -4.5899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.0863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3876 

  slack (with derating applied) (VIOLATED)                                                               -2.2750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8875 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          3.6662                     1.9784 &   3.9784 f
  la_data_in[61] (net)                                   2   0.2167 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9784 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2841   3.6703   0.9500  -0.0371   0.0330 &   4.0114 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2863   0.9500            1.0809 &   5.0923 f
  mprj/buf_i[189] (net)                                  2   0.0476 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2864   0.9500   0.0000   0.0026 &   5.0949 f
  data arrival time                                                                                                  5.0949

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8707   1.0500   0.0000   1.2450 &   6.8478 r
  clock reconvergence pessimism                                                                           0.0000     6.8478
  clock uncertainty                                                                                       0.1000     6.9478
  library hold time                                                                     1.0000            0.4214     7.3692
  data required time                                                                                                 7.3692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3692
  data arrival time                                                                                                 -5.0949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3888 

  slack (with derating applied) (VIOLATED)                                                               -2.2743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8855 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           3.8437                     2.0739 &   4.0739 f
  wbs_dat_i[27] (net)                                    2   0.2273 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0739 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7807   3.8479   0.9500  -0.4753  -0.4256 &   3.6483 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2161   0.9500            1.0345 &   4.6828 f
  mprj/buf_i[27] (net)                                   2   0.0118 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2161   0.9500   0.0000   0.0001 &   4.6830 f
  data arrival time                                                                                                  4.6830

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8238   1.0500   0.0000   0.7975 &   6.4003 r
  clock reconvergence pessimism                                                                           0.0000     6.4003
  clock uncertainty                                                                                       0.1000     6.5003
  library hold time                                                                     1.0000            0.4394     6.9397
  data required time                                                                                                 6.9397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9397
  data arrival time                                                                                                 -4.6830
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3048 
  total derate : arrival time                                                                             0.0821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3869 

  slack (with derating applied) (VIOLATED)                                                               -2.2568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8699 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          3.9734                     2.1449 &   4.1449 f
  la_data_in[60] (net)                                   2   0.2351 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1449 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5610   3.9779   0.9500  -0.3208  -0.2588 &   3.8861 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3406   0.9500            1.1762 &   5.0623 f
  mprj/buf_i[188] (net)                                  2   0.0717 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1366   0.3408   0.9500  -0.0575  -0.0564 &   5.0059 f
  data arrival time                                                                                                  5.0059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8913   1.0500   0.0000   1.1294 &   6.7322 r
  clock reconvergence pessimism                                                                           0.0000     6.7322
  clock uncertainty                                                                                       0.1000     6.8322
  library hold time                                                                     1.0000            0.4048     7.2370
  data required time                                                                                                 7.2370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2370
  data arrival time                                                                                                 -5.0059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3206 
  total derate : arrival time                                                                             0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4057 

  slack (with derating applied) (VIOLATED)                                                               -2.2311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8254 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           3.7972                     2.0515 &   4.0515 f
  wbs_adr_i[27] (net)                                    2   0.2247 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0515 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6132   3.8014   0.9500  -0.4079  -0.3578 &   3.6937 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1929   0.9500            1.0046 &   4.6983 f
  mprj/buf_i[59] (net)                                   1   0.0040 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1929   0.9500   0.0000   0.0000 &   4.6984 f
  data arrival time                                                                                                  4.6984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8203   1.0500   0.0000   0.7829 &   6.3857 r
  clock reconvergence pessimism                                                                           0.0000     6.3857
  clock uncertainty                                                                                       0.1000     6.4857
  library hold time                                                                     1.0000            0.4429     6.9286
  data required time                                                                                                 6.9286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9286
  data arrival time                                                                                                 -4.6984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3041 
  total derate : arrival time                                                                             0.0770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3811 

  slack (with derating applied) (VIOLATED)                                                               -2.2302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8491 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           3.4896                     1.8860 &   3.8860 f
  wbs_dat_i[25] (net)                                    2   0.2064 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8860 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3714   3.4930   0.9500  -0.1596  -0.1048 &   3.7813 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1845   0.9500            0.9530 &   4.7343 f
  mprj/buf_i[25] (net)                                   1   0.0035 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1845   0.9500   0.0000   0.0000 &   4.7343 f
  data arrival time                                                                                                  4.7343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8274   1.0500   0.0000   0.8126 &   6.4153 r
  clock reconvergence pessimism                                                                           0.0000     6.4153
  clock uncertainty                                                                                       0.1000     6.5153
  library hold time                                                                     1.0000            0.4441     6.9595
  data required time                                                                                                 6.9595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9595
  data arrival time                                                                                                 -4.7343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3055 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3669 

  slack (with derating applied) (VIOLATED)                                                               -2.2252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8582 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               3.5573                     1.9265 &   3.9265 f
  io_in[10] (net)                                        2   0.2107 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9265 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9135   3.5600   0.9500  -0.5590  -0.5307 &   3.3959 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2732   0.9500            1.0549 &   4.4507 f
  mprj/buf_i[202] (net)                                  2   0.0439 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2732   0.9500   0.0000   0.0011 &   4.4518 f
  data arrival time                                                                                                  4.4518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5460 &   6.1488 r
  clock reconvergence pessimism                                                                           0.0000     6.1488
  clock uncertainty                                                                                       0.1000     6.2488
  library hold time                                                                     1.0000            0.4253     6.6741
  data required time                                                                                                 6.6741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6741
  data arrival time                                                                                                 -4.4518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2928 
  total derate : arrival time                                                                             0.0865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3793 

  slack (with derating applied) (VIOLATED)                                                               -2.2223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8430 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           4.1645                     2.2478 &   4.2478 f
  wbs_adr_i[14] (net)                                    2   0.2464 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2478 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2985   4.1696   0.9500  -0.7619  -0.7175 &   3.5304 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2339   0.9500            1.0948 &   4.6252 f
  mprj/buf_i[46] (net)                                   2   0.0162 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0187   0.2339   0.9500  -0.0015  -0.0014 &   4.6237 f
  data arrival time                                                                                                  4.6237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7904   1.0500   0.0000   0.6752 &   6.2780 r
  clock reconvergence pessimism                                                                           0.0000     6.2780
  clock uncertainty                                                                                       0.1000     6.3780
  library hold time                                                                     1.0000            0.4367     6.8148
  data required time                                                                                                 6.8148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8148
  data arrival time                                                                                                 -4.6237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.1001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3991 

  slack (with derating applied) (VIOLATED)                                                               -2.1910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7919 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               3.6134                     1.9717 &   3.9717 f
  io_in[14] (net)                                        2   0.2151 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9717 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9669   3.6152   0.9500  -0.5844  -0.5644 &   3.4073 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2862   0.9500            1.0733 &   4.4806 f
  mprj/buf_i[206] (net)                                  2   0.0484 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2862   0.9500   0.0000   0.0025 &   4.4831 f
  data arrival time                                                                                                  4.4831

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5461 &   6.1489 r
  clock reconvergence pessimism                                                                           0.0000     6.1489
  clock uncertainty                                                                                       0.1000     6.2489
  library hold time                                                                     1.0000            0.4214     6.6703
  data required time                                                                                                 6.6703
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6703
  data arrival time                                                                                                 -4.4831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2928 
  total derate : arrival time                                                                             0.0884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3812 

  slack (with derating applied) (VIOLATED)                                                               -2.1871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8059 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           4.1365                     2.2372 &   4.2372 f
  wbs_adr_i[24] (net)                                    2   0.2451 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2372 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1154   4.1411   0.9500  -0.6492  -0.6056 &   3.6317 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1960   0.9500            1.0526 &   4.6843 f
  mprj/buf_i[56] (net)                                   1   0.0027 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1960   0.9500   0.0000   0.0000 &   4.6843 f
  data arrival time                                                                                                  4.6843

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7969   1.0500   0.0000   0.7238 &   6.3266 r
  clock reconvergence pessimism                                                                           0.0000     6.3266
  clock uncertainty                                                                                       0.1000     6.4266
  library hold time                                                                     1.0000            0.4424     6.8690
  data required time                                                                                                 6.8690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8690
  data arrival time                                                                                                 -4.6843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3013 
  total derate : arrival time                                                                             0.0919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3931 

  slack (with derating applied) (VIOLATED)                                                               -2.1847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7916 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           3.9499                     2.1331 &   4.1331 f
  wbs_dat_i[29] (net)                                    2   0.2337 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1331 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0171   3.9539   0.9500  -0.6197  -0.5774 &   3.5557 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1965   0.9500            1.0288 &   4.5845 f
  mprj/buf_i[29] (net)                                   1   0.0042 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1965   0.9500   0.0000   0.0000 &   4.5846 f
  data arrival time                                                                                                  4.5846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7950   1.0500   0.0000   0.5487 &   6.1514 r
  clock reconvergence pessimism                                                                           0.0000     6.1514
  clock uncertainty                                                                                       0.1000     6.2514
  library hold time                                                                     1.0000            0.4423     6.6938
  data required time                                                                                                 6.6938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6938
  data arrival time                                                                                                 -4.5846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.0890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3819 

  slack (with derating applied) (VIOLATED)                                                               -2.1092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7273 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             3.9330                     2.1237 &   4.1237 f
  la_oenb[63] (net)                                      2   0.2327 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1237 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5439   3.9376   0.9500  -0.3163  -0.2544 &   3.8693 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3344   0.9500            1.1646 &   5.0338 f
  mprj/buf_i[127] (net)                                  2   0.0684 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1282   0.3346   0.9500  -0.0188  -0.0148 &   5.0190 f
  data arrival time                                                                                                  5.0190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8727   1.0500   0.0000   1.0067 &   6.6095 r
  clock reconvergence pessimism                                                                           0.0000     6.6095
  clock uncertainty                                                                                       0.1000     6.7095
  library hold time                                                                     1.0000            0.4067     7.1162
  data required time                                                                                                 7.1162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1162
  data arrival time                                                                                                 -5.0190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3147 
  total derate : arrival time                                                                             0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3971 

  slack (with derating applied) (VIOLATED)                                                               -2.0972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7000 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           4.2899                     2.3157 &   4.3157 f
  wbs_dat_i[14] (net)                                    2   0.2539 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3157 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2087   4.2953   0.9500  -0.7110  -0.6604 &   3.6553 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2113   0.9500            1.0881 &   4.7434 f
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0058   0.2113   0.9500  -0.0005  -0.0004 &   4.7429 f
  data arrival time                                                                                                  4.7429

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7862   1.0500   0.0000   0.6637 &   6.2665 r
  clock reconvergence pessimism                                                                           0.0000     6.2665
  clock uncertainty                                                                                       0.1000     6.3665
  library hold time                                                                     1.0000            0.4401     6.8066
  data required time                                                                                                 6.8066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8066
  data arrival time                                                                                                 -4.7429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2984 
  total derate : arrival time                                                                             0.0974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3958 

  slack (with derating applied) (VIOLATED)                                                               -2.0637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6679 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[9] (in)                                                                3.8403                     2.0768 &   4.0768 f
  io_in[9] (net)                                         2   0.2274 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0768 f
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9596   3.8439   0.9500  -0.6150  -0.5770 &   3.4998 f
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2880   0.9500            1.1102 &   4.6100 f
  mprj/buf_i[201] (net)                                  2   0.0476 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2880   0.9500   0.0000   0.0012 &   4.6112 f
  data arrival time                                                                                                  4.6112

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5460 &   6.1488 r
  clock reconvergence pessimism                                                                           0.0000     6.1488
  clock uncertainty                                                                                       0.1000     6.2488
  library hold time                                                                     1.0000            0.4209     6.6696
  data required time                                                                                                 6.6696
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6696
  data arrival time                                                                                                 -4.6112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2928 
  total derate : arrival time                                                                             0.0929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3857 

  slack (with derating applied) (VIOLATED)                                                               -2.0585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6728 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           4.3664                     2.3558 &   4.3558 f
  wbs_dat_i[17] (net)                                    2   0.2584 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3558 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2388   4.3719   0.9500  -0.7080  -0.6538 &   3.7019 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2387   0.9500            1.1260 &   4.8279 f
  mprj/buf_i[17] (net)                                   2   0.0164 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0191   0.2387   0.9500  -0.0018  -0.0017 &   4.8262 f
  data arrival time                                                                                                  4.8262

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8077   1.0500   0.0000   0.7338 &   6.3366 r
  clock reconvergence pessimism                                                                           0.0000     6.3366
  clock uncertainty                                                                                       0.1000     6.4366
  library hold time                                                                     1.0000            0.4358     6.8725
  data required time                                                                                                 6.8725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8725
  data arrival time                                                                                                 -4.8262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3017 
  total derate : arrival time                                                                             0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4012 

  slack (with derating applied) (VIOLATED)                                                               -2.0462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6450 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                9.6310                     4.9337 &   6.9337 r
  io_in[6] (net)                                         2   0.3345 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.9337 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4974   9.6368   0.9500  -2.6177  -2.6173 &   4.3164 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3425   0.9500            0.1823 &   4.4987 r
  mprj/buf_i[198] (net)                                  2   0.0337 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0206   0.3425   0.9500  -0.0017  -0.0011 &   4.4977 r
  data arrival time                                                                                                  4.4977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7988   1.0500   0.0000   0.5559 &   6.1586 r
  clock reconvergence pessimism                                                                           0.0000     6.1586
  clock uncertainty                                                                                       0.1000     6.2586
  library hold time                                                                     1.0000            0.2674     6.5261
  data required time                                                                                                 6.5261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5261
  data arrival time                                                                                                 -4.4977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2933 
  total derate : arrival time                                                                             0.1475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4408 

  slack (with derating applied) (VIOLATED)                                                               -2.0284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5876 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           4.1636                     2.2496 &   4.2496 f
  wbs_adr_i[15] (net)                                    2   0.2465 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2496 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9303   4.1685   0.9500  -0.5424  -0.4880 &   3.7615 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2022   0.9500            1.0624 &   4.8239 f
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2022   0.9500   0.0000   0.0001 &   4.8240 f
  data arrival time                                                                                                  4.8240

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7971   1.0500   0.0000   0.6986 &   6.3014 r
  clock reconvergence pessimism                                                                           0.0000     6.3014
  clock uncertainty                                                                                       0.1000     6.4014
  library hold time                                                                     1.0000            0.4415     6.8429
  data required time                                                                                                 6.8429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8429
  data arrival time                                                                                                 -4.8240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3001 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3874 

  slack (with derating applied) (VIOLATED)                                                               -2.0189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6315 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           4.3048                     2.3249 &   4.3249 f
  wbs_dat_i[13] (net)                                    2   0.2549 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3249 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0539   4.3100   0.9500  -0.6508  -0.5991 &   3.7258 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2374   0.9500            1.1166 &   4.8424 f
  mprj/buf_i[13] (net)                                   2   0.0164 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2374   0.9500   0.0000   0.0002 &   4.8426 f
  data arrival time                                                                                                  4.8426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8004   1.0500   0.0000   0.7205 &   6.3233 r
  clock reconvergence pessimism                                                                           0.0000     6.3233
  clock uncertainty                                                                                       0.1000     6.4233
  library hold time                                                                     1.0000            0.4362     6.8596
  data required time                                                                                                 6.8596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8596
  data arrival time                                                                                                 -4.8426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.0958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3969 

  slack (with derating applied) (VIOLATED)                                                               -2.0170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6201 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                4.0290                     2.1753 &   4.1753 f
  io_in[8] (net)                                         2   0.2384 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1753 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8498   4.0336   0.9500  -0.5978  -0.5494 &   3.6258 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2798   0.9500            1.1265 &   4.7523 f
  mprj/buf_i[200] (net)                                  2   0.0412 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0279   0.2798   0.9500  -0.0030  -0.0021 &   4.7502 f
  data arrival time                                                                                                  4.7502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8173   1.0500   0.0000   0.6296 &   6.2324 r
  clock reconvergence pessimism                                                                           0.0000     6.2324
  clock uncertainty                                                                                       0.1000     6.3324
  library hold time                                                                     1.0000            0.4233     6.7557
  data required time                                                                                                 6.7557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7557
  data arrival time                                                                                                 -4.7502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2968 
  total derate : arrival time                                                                             0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3903 

  slack (with derating applied) (VIOLATED)                                                               -2.0056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6153 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           3.4982                     1.8892 &   3.8892 f
  wbs_dat_i[18] (net)                                    2   0.2068 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8892 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1968   3.5018   0.9500  -0.0161   0.0480 &   3.9372 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2102   0.9500            0.9803 &   4.9175 f
  mprj/buf_i[18] (net)                                   2   0.0127 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0538   0.2102   0.9500  -0.0052  -0.0053 &   4.9122 f
  data arrival time                                                                                                  4.9122

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7988   1.0500   0.0000   0.7221 &   6.3249 r
  clock reconvergence pessimism                                                                           0.0000     6.3249
  clock uncertainty                                                                                       0.1000     6.4249
  library hold time                                                                     1.0000            0.4403     6.8652
  data required time                                                                                                 6.8652
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8652
  data arrival time                                                                                                 -4.9122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3573 

  slack (with derating applied) (VIOLATED)                                                               -1.9530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5957 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           9.1228                     4.6758 &   6.6758 r
  wbs_adr_i[11] (net)                                    2   0.3169 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6758 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6377   9.1280   0.9500  -2.7035  -2.7219 &   3.9539 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2504   0.9500            0.1238 &   4.0777 r
  mprj/buf_i[43] (net)                                   1   0.0060 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0106   0.2504   0.9500  -0.0009  -0.0009 &   4.0768 r
  data arrival time                                                                                                  4.0768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6139   1.0500   0.0000   0.0298 &   5.6326 r
  clock reconvergence pessimism                                                                           0.0000     5.6326
  clock uncertainty                                                                                       0.1000     5.7326
  library hold time                                                                     1.0000            0.2709     6.0034
  data required time                                                                                                 6.0034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0034
  data arrival time                                                                                                 -4.0768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2682 
  total derate : arrival time                                                                             0.1479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (VIOLATED)                                                               -1.9266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5105 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            9.9115                     5.0777 &   7.0777 r
  wbs_adr_i[2] (net)                                     2   0.3443 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.0777 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0036   9.9178   0.9500  -2.8639  -2.8726 &   4.2051 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2782   0.9500            0.1075 &   4.3127 r
  mprj/buf_i[34] (net)                                   2   0.0107 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0634   0.2782   0.9500  -0.0298  -0.0312 &   4.2815 r
  data arrival time                                                                                                  4.2815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6809   1.0500   0.0000   0.1807 &   5.7835 r
  clock reconvergence pessimism                                                                           0.0000     5.7835
  clock uncertainty                                                                                       0.1000     5.8835
  library hold time                                                                     1.0000            0.2698     6.1533
  data required time                                                                                                 6.1533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1533
  data arrival time                                                                                                 -4.2815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2754 
  total derate : arrival time                                                                             0.1574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4328 

  slack (with derating applied) (VIOLATED)                                                               -1.8718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4390 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           3.7315                     2.0136 &   4.0136 f
  wbs_dat_i[12] (net)                                    2   0.2206 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0136 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3204   3.7357   0.9500  -0.0608   0.0095 &   4.0232 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2023   0.9500            1.0049 &   5.0281 f
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2023   0.9500   0.0000   0.0001 &   5.0281 f
  data arrival time                                                                                                  5.0281

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.8002   1.0500   0.0000   0.7208 &   6.3236 r
  clock reconvergence pessimism                                                                           0.0000     6.3236
  clock uncertainty                                                                                       0.1000     6.4236
  library hold time                                                                     1.0000            0.4415     6.8651
  data required time                                                                                                 6.8651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8651
  data arrival time                                                                                                 -5.0281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3609 

  slack (with derating applied) (VIOLATED)                                                               -1.8370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4760 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           9.4326                     4.8444 &   6.8444 r
  wbs_dat_i[10] (net)                                    2   0.3281 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8444 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.3607   9.4368   0.9500  -2.6895  -2.7122 &   4.1322 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2604   0.9500            0.1165 &   4.2487 r
  mprj/buf_i[10] (net)                                   1   0.0076 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2604   0.9500   0.0000   0.0001 &   4.2488 r
  data arrival time                                                                                                  4.2488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6311   1.0500   0.0000   0.0649 &   5.6677 r
  clock reconvergence pessimism                                                                           0.0000     5.6677
  clock uncertainty                                                                                       0.1000     5.7677
  library hold time                                                                     1.0000            0.2705     6.0382
  data required time                                                                                                 6.0382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0382
  data arrival time                                                                                                 -4.2488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2699 
  total derate : arrival time                                                                             0.1465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4164 

  slack (with derating applied) (VIOLATED)                                                               -1.7894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3730 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                4.3981                     2.3697 &   4.3697 f
  io_in[7] (net)                                         2   0.2601 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3697 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0972   4.4037   0.9500  -0.6770  -0.6187 &   3.7510 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2998   0.9500            1.1929 &   4.9439 f
  mprj/buf_i[199] (net)                                  2   0.0455 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0181   0.2999   0.9500  -0.0017   0.0010 &   4.9448 f
  data arrival time                                                                                                  4.9448

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8100   1.0500   0.0000   0.5992 &   6.2020 r
  clock reconvergence pessimism                                                                           0.0000     6.2020
  clock uncertainty                                                                                       0.1000     6.3020
  library hold time                                                                     1.0000            0.4172     6.7193
  data required time                                                                                                 6.7193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7193
  data arrival time                                                                                                 -4.9448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2953 
  total derate : arrival time                                                                             0.1017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3970 

  slack (with derating applied) (VIOLATED)                                                               -1.7744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3774 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                               10.0472                     5.1386 &   7.1386 r
  io_in[5] (net)                                         2   0.3487 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.1386 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3985  10.0544   0.9500  -2.5806  -2.5627 &   4.5759 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3513   0.9500            0.1688 &   4.7447 r
  mprj/buf_i[197] (net)                                  2   0.0348 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0235   0.3513   0.9500  -0.0031  -0.0025 &   4.7421 r
  data arrival time                                                                                                  4.7421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7950   1.0500   0.0000   0.5415 &   6.1443 r
  clock reconvergence pessimism                                                                           0.0000     6.1443
  clock uncertainty                                                                                       0.1000     6.2443
  library hold time                                                                     1.0000            0.2672     6.5115
  data required time                                                                                                 6.5115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5115
  data arrival time                                                                                                 -4.7421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2926 
  total derate : arrival time                                                                             0.1458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4384 

  slack (with derating applied) (VIOLATED)                                                               -1.7694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3310 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[7] (in)                                                            4.5463                     2.4506 &   4.4506 f
  wbs_dat_i[7] (net)                                     2   0.2690 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4506 f
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3569   4.5525   0.9500  -0.8034  -0.7470 &   3.7036 f
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2114   0.9500            1.1216 &   4.8252 f
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0369   0.2114   0.9500  -0.0032  -0.0034 &   4.8218 f
  data arrival time                                                                                                  4.8218

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4214 &   6.0242 r
  clock reconvergence pessimism                                                                           0.0000     6.0242
  clock uncertainty                                                                                       0.1000     6.1242
  library hold time                                                                     1.0000            0.4401     6.5643
  data required time                                                                                                 6.5643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5643
  data arrival time                                                                                                 -4.8218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.1045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3913 

  slack (with derating applied) (VIOLATED)                                                               -1.7425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3512 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            4.4847                     2.4160 &   4.4160 f
  wbs_dat_i[8] (net)                                     2   0.2652 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4160 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2447   4.4911   0.9500  -0.7541  -0.6953 &   3.7207 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2441   0.9500            1.1473 &   4.8680 f
  mprj/buf_i[8] (net)                                    2   0.0179 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0521   0.2441   0.9500  -0.0051  -0.0052 &   4.8628 f
  data arrival time                                                                                                  4.8628

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4219 &   6.0247 r
  clock reconvergence pessimism                                                                           0.0000     6.0247
  clock uncertainty                                                                                       0.1000     6.1247
  library hold time                                                                     1.0000            0.4341     6.5588
  data required time                                                                                                 6.5588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5588
  data arrival time                                                                                                 -4.8628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.1034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3903 

  slack (with derating applied) (VIOLATED)                                                               -1.6960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3056 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               6.4021                     3.4012 &   5.4012 f
  io_in[35] (net)                                        2   0.3802 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4012 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2689   6.4178   0.9500  -1.2789  -1.1525 &   4.2487 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3753   0.9500            1.5259 &   5.7746 f
  mprj/buf_i[227] (net)                                  2   0.0596 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3754   0.9500   0.0000   0.0040 &   5.7786 f
  data arrival time                                                                                                  5.7786

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8855   1.0500   0.0000   1.2900 &   6.8928 r
  clock reconvergence pessimism                                                                           0.0000     6.8928
  clock uncertainty                                                                                       0.1000     6.9928
  library hold time                                                                     1.0000            0.3943     7.3871
  data required time                                                                                                 7.3871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3871
  data arrival time                                                                                                 -5.7786
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3282 
  total derate : arrival time                                                                             0.1545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4827 

  slack (with derating applied) (VIOLATED)                                                               -1.6085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1258 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           4.0551                     2.1911 &   4.1911 f
  wbs_adr_i[19] (net)                                    2   0.2401 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1911 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0694   4.0598   0.9500  -0.6775  -0.6346 &   3.5565 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2340   0.9500            1.0808 &   4.6373 f
  mprj/buf_i[51] (net)                                   2   0.0174 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0501   0.2340   0.9500  -0.0047  -0.0047 &   4.6326 f
  data arrival time                                                                                                  4.6326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0562 &   5.6590 r
  clock reconvergence pessimism                                                                           0.0000     5.6590
  clock uncertainty                                                                                       0.1000     5.7590
  library hold time                                                                     1.0000            0.4366     6.1956
  data required time                                                                                                 6.1956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1956
  data arrival time                                                                                                 -4.6326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2695 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3645 

  slack (with derating applied) (VIOLATED)                                                               -1.5630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1985 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           3.9545                     2.1351 &   4.1351 f
  wbs_dat_i[21] (net)                                    2   0.2340 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1351 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9963   3.9591   0.9500  -0.6061  -0.5609 &   3.5742 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2284   0.9500            1.0617 &   4.6359 f
  mprj/buf_i[21] (net)                                   2   0.0156 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0246   0.2284   0.9500  -0.0022  -0.0021 &   4.6338 f
  data arrival time                                                                                                  4.6338

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0560 &   5.6588 r
  clock reconvergence pessimism                                                                           0.0000     5.6588
  clock uncertainty                                                                                       0.1000     5.7588
  library hold time                                                                     1.0000            0.4375     6.1963
  data required time                                                                                                 6.1963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1963
  data arrival time                                                                                                 -4.6338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2695 
  total derate : arrival time                                                                             0.0903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3597 

  slack (with derating applied) (VIOLATED)                                                               -1.5625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2028 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           3.9621                     2.1409 &   4.1409 f
  wbs_adr_i[20] (net)                                    2   0.2345 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1409 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9988   3.9666   0.9500  -0.5982  -0.5535 &   3.5874 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2366   0.9500            1.0715 &   4.6588 f
  mprj/buf_i[52] (net)                                   2   0.0198 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0181   0.2366   0.9500  -0.0016  -0.0014 &   4.6574 f
  data arrival time                                                                                                  4.6574

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0556 &   5.6583 r
  clock reconvergence pessimism                                                                           0.0000     5.6583
  clock uncertainty                                                                                       0.1000     5.7583
  library hold time                                                                     1.0000            0.4362     6.1946
  data required time                                                                                                 6.1946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1946
  data arrival time                                                                                                 -4.6574
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2694 
  total derate : arrival time                                                                             0.0903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3598 

  slack (with derating applied) (VIOLATED)                                                               -1.5372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1774 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            3.6308                     1.9605 &   3.9605 f
  wbs_dat_i[9] (net)                                     2   0.2147 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9605 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.6348   0.9500   0.0000   0.0710 &   4.0315 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2086   0.9500            0.9972 &   5.0287 f
  mprj/buf_i[9] (net)                                    2   0.0110 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2086   0.9500   0.0000   0.0001 &   5.0288 f
  data arrival time                                                                                                  5.0288

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.7609   1.0500   0.0000   0.4222 &   6.0249 r
  clock reconvergence pessimism                                                                           0.0000     6.0249
  clock uncertainty                                                                                       0.1000     6.1249
  library hold time                                                                     1.0000            0.4405     6.5655
  data required time                                                                                                 6.5655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5655
  data arrival time                                                                                                 -5.0288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3431 

  slack (with derating applied) (VIOLATED)                                                               -1.5367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1936 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           4.2270                     2.2812 &   4.2812 f
  wbs_dat_i[20] (net)                                    2   0.2501 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2812 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1866   4.2324   0.9500  -0.7648  -0.7200 &   3.5612 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2429   0.9500            1.1125 &   4.6737 f
  mprj/buf_i[20] (net)                                   2   0.0201 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0391   0.2429   0.9500  -0.0038  -0.0037 &   4.6700 f
  data arrival time                                                                                                  4.6700

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0556 &   5.6584 r
  clock reconvergence pessimism                                                                           0.0000     5.6584
  clock uncertainty                                                                                       0.1000     5.7584
  library hold time                                                                     1.0000            0.4344     6.1928
  data required time                                                                                                 6.1928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1928
  data arrival time                                                                                                 -4.6700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2694 
  total derate : arrival time                                                                             0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3708 

  slack (with derating applied) (VIOLATED)                                                               -1.5228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1520 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[12] (in)                                                           4.7183                     2.5437 &   4.5437 f
  wbs_adr_i[12] (net)                                    2   0.2792 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5437 f
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8022   4.7248   0.9500  -1.0595  -1.0135 &   3.5302 f
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2159   0.9500            1.1484 &   4.6786 f
  mprj/buf_i[44] (net)                                   1   0.0056 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0175   0.2159   0.9500  -0.0014  -0.0015 &   4.6772 f
  data arrival time                                                                                                  4.6772

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0561 &   5.6589 r
  clock reconvergence pessimism                                                                           0.0000     5.6589
  clock uncertainty                                                                                       0.1000     5.7589
  library hold time                                                                     1.0000            0.4394     6.1983
  data required time                                                                                                 6.1983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1983
  data arrival time                                                                                                 -4.6772
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2695 
  total derate : arrival time                                                                             0.1187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (VIOLATED)                                                               -1.5211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1329 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            3.7033                     1.9994 &   3.9994 f
  wbs_adr_i[9] (net)                                     2   0.2190 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9994 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1717   3.7074   0.9500  -0.0141   0.0583 &   4.0578 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2073   0.9500            1.0060 &   5.0638 f
  mprj/buf_i[41] (net)                                   2   0.0099 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2073   0.9500   0.0000   0.0001 &   5.0639 f
  data arrival time                                                                                                  5.0639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4222 &   6.0250 r
  clock reconvergence pessimism                                                                           0.0000     6.0250
  clock uncertainty                                                                                       0.1000     6.1250
  library hold time                                                                     1.0000            0.4407     6.5657
  data required time                                                                                                 6.5657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5657
  data arrival time                                                                                                 -5.0639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3444 

  slack (with derating applied) (VIOLATED)                                                               -1.5019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1575 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            8.8778                     4.5510 &   6.5510 r
  wbs_adr_i[1] (net)                                     2   0.3084 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5510 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5082   8.8828   0.9500  -2.0114  -1.9964 &   4.5546 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2694   0.9500            0.1553 &   4.7099 r
  mprj/buf_i[33] (net)                                   2   0.0121 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0664   0.2694   0.9500  -0.0331  -0.0346 &   4.6753 r
  data arrival time                                                                                                  4.6753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6851   1.0500   0.0000   0.1917 &   5.7945 r
  clock reconvergence pessimism                                                                           0.0000     5.7945
  clock uncertainty                                                                                       0.1000     5.8945
  library hold time                                                                     1.0000            0.2700     6.1646
  data required time                                                                                                 6.1646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1646
  data arrival time                                                                                                 -4.6753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2759 
  total derate : arrival time                                                                             0.1165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3924 

  slack (with derating applied) (VIOLATED)                                                               -1.4893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0969 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               5.8462                     3.1075 &   5.1075 f
  io_in[34] (net)                                        2   0.3471 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1075 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2141   5.8605   0.9500  -0.7503  -0.6187 &   4.4888 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3553   0.9500            1.4364 &   5.9252 f
  mprj/buf_i[226] (net)                                  2   0.0560 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3555   0.9500   0.0000   0.0038 &   5.9290 f
  data arrival time                                                                                                  5.9290

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8854   1.0500   0.0000   1.2909 &   6.8937 r
  clock reconvergence pessimism                                                                           0.0000     6.8937
  clock uncertainty                                                                                       0.1000     6.9937
  library hold time                                                                     1.0000            0.4004     7.3941
  data required time                                                                                                 7.3941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3941
  data arrival time                                                                                                 -5.9290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3283 
  total derate : arrival time                                                                             0.1222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4505 

  slack (with derating applied) (VIOLATED)                                                               -1.4651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0146 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           4.3594                     2.3502 &   4.3502 f
  wbs_adr_i[10] (net)                                    2   0.2579 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3502 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1239   4.3654   0.9500  -0.6799  -0.6217 &   3.7286 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2384   0.9500            1.1249 &   4.8535 f
  mprj/buf_i[42] (net)                                   2   0.0163 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0419   0.2384   0.9500  -0.0039  -0.0039 &   4.8495 f
  data arrival time                                                                                                  4.8495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6631   1.0500   0.0000   0.1348 &   5.7376 r
  clock reconvergence pessimism                                                                           0.0000     5.7376
  clock uncertainty                                                                                       0.1000     5.8376
  library hold time                                                                     1.0000            0.4358     6.2734
  data required time                                                                                                 6.2734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2734
  data arrival time                                                                                                 -4.8495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2732 
  total derate : arrival time                                                                             0.0983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3715 

  slack (with derating applied) (VIOLATED)                                                               -1.4239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0524 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           3.4694                     1.8742 &   3.8742 f
  wbs_dat_i[19] (net)                                    2   0.2052 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8742 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3546   3.4728   0.9500  -0.1309  -0.0742 &   3.8001 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2169   0.9500            0.9831 &   4.7831 f
  mprj/buf_i[19] (net)                                   2   0.0157 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0184   0.2169   0.9500  -0.0015  -0.0014 &   4.7817 f
  data arrival time                                                                                                  4.7817

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6316   1.0500   0.0000   0.0561 &   5.6588 r
  clock reconvergence pessimism                                                                           0.0000     5.6588
  clock uncertainty                                                                                       0.1000     5.7588
  library hold time                                                                     1.0000            0.4392     6.1981
  data required time                                                                                                 6.1981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1981
  data arrival time                                                                                                 -4.7817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2695 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3312 

  slack (with derating applied) (VIOLATED)                                                               -1.4163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0851 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               4.6347                     2.4945 &   4.4945 f
  wbs_cyc_i (net)                                        2   0.2740 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4945 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2438   4.6420   0.9500  -0.7694  -0.7031 &   3.7914 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2431   0.9500            1.1657 &   4.9571 f
  mprj/buf_i[236] (net)                                  2   0.0158 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2431   0.9500   0.0000   0.0002 &   4.9573 f
  data arrival time                                                                                                  4.9573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6939   1.0500   0.0000   0.2148 &   5.8176 r
  clock reconvergence pessimism                                                                           0.0000     5.8176
  clock uncertainty                                                                                       0.1000     5.9176
  library hold time                                                                     1.0000            0.4344     6.3520
  data required time                                                                                                 6.3520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3520
  data arrival time                                                                                                 -4.9573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2770 
  total derate : arrival time                                                                             0.1053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (VIOLATED)                                                               -1.3947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0123 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                               10.2764                     5.2504 &   7.2504 r
  io_in[4] (net)                                         2   0.3564 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.2504 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8906  10.2846   0.9500  -2.2682  -2.2213 &   5.0292 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3623   0.9500            0.1673 &   5.1964 r
  mprj/buf_i[196] (net)                                  2   0.0377 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0572   0.3623   0.9500  -0.0331  -0.0338 &   5.1626 r
  data arrival time                                                                                                  5.1626

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7988   1.0500   0.0000   0.5558 &   6.1586 r
  clock reconvergence pessimism                                                                           0.0000     6.1586
  clock uncertainty                                                                                       0.1000     6.2586
  library hold time                                                                     1.0000            0.2668     6.5255
  data required time                                                                                                 6.5255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5255
  data arrival time                                                                                                 -5.1626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2933 
  total derate : arrival time                                                                             0.1324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4256 

  slack (with derating applied) (VIOLATED)                                                               -1.3628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9372 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            4.6191                     2.4875 &   4.4875 f
  wbs_adr_i[5] (net)                                     2   0.2732 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4875 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4506   4.6260   0.9500  -0.8172  -0.7553 &   3.7322 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2486   0.9500            1.1695 &   4.9017 f
  mprj/buf_i[37] (net)                                   2   0.0187 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2486   0.9500   0.0000   0.0002 &   4.9019 f
  data arrival time                                                                                                  4.9019

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6440   1.0500   0.0000   0.0927 &   5.6954 r
  clock reconvergence pessimism                                                                           0.0000     5.6954
  clock uncertainty                                                                                       0.1000     5.7954
  library hold time                                                                     1.0000            0.4327     6.2282
  data required time                                                                                                 6.2282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2282
  data arrival time                                                                                                 -4.9019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2712 
  total derate : arrival time                                                                             0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3790 

  slack (with derating applied) (VIOLATED)                                                               -1.3263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9472 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            4.1790                     2.2527 &   4.2527 f
  wbs_dat_i[3] (net)                                     2   0.2471 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2527 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6880   4.1847   0.9500  -0.4107  -0.3418 &   3.9109 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2218   0.9500            1.0843 &   4.9953 f
  mprj/buf_i[3] (net)                                    2   0.0114 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0260   0.2218   0.9500  -0.0023  -0.0023 &   4.9930 f
  data arrival time                                                                                                  4.9930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6741   1.0500   0.0000   0.1629 &   5.7657 r
  clock reconvergence pessimism                                                                           0.0000     5.7657
  clock uncertainty                                                                                       0.1000     5.8657
  library hold time                                                                     1.0000            0.4385     6.3042
  data required time                                                                                                 6.3042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3042
  data arrival time                                                                                                 -4.9930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2746 
  total derate : arrival time                                                                             0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3570 

  slack (with derating applied) (VIOLATED)                                                               -1.3112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9542 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            4.7131                     2.5343 &   4.5343 f
  wbs_dat_i[2] (net)                                     2   0.2785 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5343 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1957   4.7208   0.9500  -0.7555  -0.6843 &   3.8499 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2384   0.9500            1.1709 &   5.0208 f
  mprj/buf_i[2] (net)                                    2   0.0132 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0701   0.2384   0.9500  -0.0066  -0.0068 &   5.0140 f
  data arrival time                                                                                                  5.0140

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6825   1.0500   0.0000   0.1847 &   5.7875 r
  clock reconvergence pessimism                                                                           0.0000     5.7875
  clock uncertainty                                                                                       0.1000     5.8875
  library hold time                                                                     1.0000            0.4358     6.3233
  data required time                                                                                                 6.3233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3233
  data arrival time                                                                                                 -5.0140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2756 
  total derate : arrival time                                                                             0.1055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3811 

  slack (with derating applied) (VIOLATED)                                                               -1.3093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9282 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            4.3557                     2.3468 &   4.3468 f
  wbs_dat_i[1] (net)                                     2   0.2576 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3468 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8426   4.3618   0.9500  -0.5015  -0.4313 &   3.9155 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2243   0.9500            1.1099 &   5.0254 f
  mprj/buf_i[1] (net)                                    2   0.0110 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0253   0.2243   0.9500  -0.0022  -0.0022 &   5.0232 f
  data arrival time                                                                                                  5.0232

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6839   1.0500   0.0000   0.1884 &   5.7912 r
  clock reconvergence pessimism                                                                           0.0000     5.7912
  clock uncertainty                                                                                       0.1000     5.8912
  library hold time                                                                     1.0000            0.4381     6.3293
  data required time                                                                                                 6.3293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3293
  data arrival time                                                                                                 -5.0232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2758 
  total derate : arrival time                                                                             0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3644 

  slack (with derating applied) (VIOLATED)                                                               -1.3062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9418 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            3.9804                     2.1438 &   4.1438 f
  wbs_adr_i[7] (net)                                     2   0.2352 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1438 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1771   3.9857   0.9500  -0.0145   0.0697 &   4.2135 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2184   0.9500            1.0550 &   5.2685 f
  mprj/buf_i[39] (net)                                   2   0.0116 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2184   0.9500   0.0000   0.0001 &   5.2686 f
  data arrival time                                                                                                  5.2686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7609   1.0500   0.0000   0.4223 &   6.0251 r
  clock reconvergence pessimism                                                                           0.0000     6.0251
  clock uncertainty                                                                                       0.1000     6.1251
  library hold time                                                                     1.0000            0.4390     6.5641
  data required time                                                                                                 6.5641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5641
  data arrival time                                                                                                 -5.2686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2869 
  total derate : arrival time                                                                             0.0607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3476 

  slack (with derating applied) (VIOLATED)                                                               -1.2955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9479 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                              13.0947                     6.6693 &   8.6693 r
  io_in[37] (net)                                        2   0.4537 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.6693 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3539  13.1084   0.9500  -2.9612  -2.8633 &   5.8059 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4704   0.9500            0.1242 &   5.9302 r
  mprj/buf_i[229] (net)                                  2   0.0625 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0409   0.4706   0.9500  -0.0168  -0.0127 &   5.9174 r
  data arrival time                                                                                                  5.9174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8837   1.0500   0.0000   1.2446 &   6.8473 r
  clock reconvergence pessimism                                                                           0.0000     6.8473
  clock uncertainty                                                                                       0.1000     6.9473
  library hold time                                                                     1.0000            0.2633     7.2106
  data required time                                                                                                 7.2106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2106
  data arrival time                                                                                                 -5.9174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.1686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4947 

  slack (with derating applied) (VIOLATED)                                                               -1.2932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7985 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            4.6012                     2.4775 &   4.4775 f
  wbs_dat_i[6] (net)                                     2   0.2721 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4775 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1926   4.6081   0.9500  -0.7111  -0.6442 &   3.8332 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2397   0.9500            1.1576 &   4.9909 f
  mprj/buf_i[6] (net)                                    2   0.0145 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2397   0.9500   0.0000   0.0002 &   4.9911 f
  data arrival time                                                                                                  4.9911

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6631   1.0500   0.0000   0.1348 &   5.7376 r
  clock reconvergence pessimism                                                                           0.0000     5.7376
  clock uncertainty                                                                                       0.1000     5.8376
  library hold time                                                                     1.0000            0.4354     6.2730
  data required time                                                                                                 6.2730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2730
  data arrival time                                                                                                 -4.9911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2732 
  total derate : arrival time                                                                             0.1019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3751 

  slack (with derating applied) (VIOLATED)                                                               -1.2820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9069 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            4.4976                     2.4238 &   4.4238 f
  wbs_adr_i[6] (net)                                     2   0.2660 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4238 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0820   4.5040   0.9500  -0.6552  -0.5905 &   3.8333 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2495   0.9500            1.1548 &   4.9881 f
  mprj/buf_i[38] (net)                                   2   0.0205 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2495   0.9500   0.0000   0.0003 &   4.9883 f
  data arrival time                                                                                                  4.9883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6597   1.0500   0.0000   0.1255 &   5.7283 r
  clock reconvergence pessimism                                                                           0.0000     5.7283
  clock uncertainty                                                                                       0.1000     5.8283
  library hold time                                                                     1.0000            0.4325     6.2607
  data required time                                                                                                 6.2607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2607
  data arrival time                                                                                                 -4.9883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2728 
  total derate : arrival time                                                                             0.0987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3715 

  slack (with derating applied) (VIOLATED)                                                               -1.2724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9009 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                5.3002                     2.8877 &   4.8877 f
  wbs_we_i (net)                                         2   0.3159 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8877 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7522   5.3039   0.9500  -1.0750  -1.0356 &   3.8521 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2645   0.9500            1.2742 &   5.1263 f
  mprj/buf_i[234] (net)                                  2   0.0194 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1613   0.2645   0.9500  -0.0267  -0.0278 &   5.0985 f
  data arrival time                                                                                                  5.0985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6926   1.0500   0.0000   0.2116 &   5.8144 r
  clock reconvergence pessimism                                                                           0.0000     5.8144
  clock uncertainty                                                                                       0.1000     5.9144
  library hold time                                                                     1.0000            0.4279     6.3423
  data required time                                                                                                 6.3423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3423
  data arrival time                                                                                                 -5.0985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2769 
  total derate : arrival time                                                                             0.1271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.2438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8399 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            4.0795                     2.1969 &   4.1969 f
  wbs_dat_i[5] (net)                                     2   0.2410 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1969 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5802   4.0851   0.9500  -0.3372  -0.2658 &   3.9310 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2319   0.9500            1.0818 &   5.0128 f
  mprj/buf_i[5] (net)                                    2   0.0161 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0090   0.2319   0.9500  -0.0007  -0.0006 &   5.0122 f
  data arrival time                                                                                                  5.0122

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6420   1.0500   0.0000   0.0882 &   5.6910 r
  clock reconvergence pessimism                                                                           0.0000     5.6910
  clock uncertainty                                                                                       0.1000     5.7910
  library hold time                                                                     1.0000            0.4370     6.2279
  data required time                                                                                                 6.2279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2279
  data arrival time                                                                                                 -5.0122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2710 
  total derate : arrival time                                                                             0.0785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3495 

  slack (with derating applied) (VIOLATED)                                                               -1.2157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8662 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            4.3807                     2.3599 &   4.3599 f
  wbs_adr_i[4] (net)                                     2   0.2590 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3599 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7487   4.3871   0.9500  -0.4566  -0.3831 &   3.9767 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2562   0.9500            1.1469 &   5.1236 f
  mprj/buf_i[36] (net)                                   2   0.0251 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0732   0.2562   0.9500  -0.0071  -0.0071 &   5.1166 f
  data arrival time                                                                                                  5.1166

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6771   1.0500   0.0000   0.1708 &   5.7736 r
  clock reconvergence pessimism                                                                           0.0000     5.7736
  clock uncertainty                                                                                       0.1000     5.8736
  library hold time                                                                     1.0000            0.4304     6.3041
  data required time                                                                                                 6.3041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3041
  data arrival time                                                                                                 -5.1166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2749 
  total derate : arrival time                                                                             0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (VIOLATED)                                                               -1.1875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8239 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                               11.0232                     5.6240 &   7.6240 r
  io_in[3] (net)                                         2   0.3821 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.6240 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0344  11.0336   0.9500  -2.5336  -2.4747 &   5.1492 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3647   0.9500            0.1306 &   5.2799 r
  mprj/buf_i[195] (net)                                  2   0.0351 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3647   0.9500   0.0000   0.0008 &   5.2807 r
  data arrival time                                                                                                  5.2807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7832   1.0500   0.0000   0.4957 &   6.0985 r
  clock reconvergence pessimism                                                                           0.0000     6.0985
  clock uncertainty                                                                                       0.1000     6.1985
  library hold time                                                                     1.0000            0.2668     6.4653
  data required time                                                                                                 6.4653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4653
  data arrival time                                                                                                 -5.2807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2904 
  total derate : arrival time                                                                             0.1434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4338 

  slack (with derating applied) (VIOLATED)                                                               -1.1846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7509 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            4.0802                     2.1987 &   4.1987 f
  wbs_sel_i[3] (net)                                     2   0.2412 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1987 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4312   4.0856   0.9500  -0.2245  -0.1480 &   4.0507 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2330   0.9500            1.0830 &   5.1337 f
  mprj/buf_i[233] (net)                                  2   0.0166 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2330   0.9500   0.0000   0.0002 &   5.1339 f
  data arrival time                                                                                                  5.1339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6751   1.0500   0.0000   0.1656 &   5.7684 r
  clock reconvergence pessimism                                                                           0.0000     5.7684
  clock uncertainty                                                                                       0.1000     5.8684
  library hold time                                                                     1.0000            0.4368     6.3052
  data required time                                                                                                 6.3052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3052
  data arrival time                                                                                                 -5.1339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2747 
  total derate : arrival time                                                                             0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3475 

  slack (with derating applied) (VIOLATED)                                                               -1.1713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8238 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            4.9750                     2.6871 &   4.6871 f
  wbs_adr_i[0] (net)                                     2   0.2949 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6871 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2819   4.9817   0.9500  -0.7482  -0.6784 &   4.0087 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2470   0.9500            1.2136 &   5.2223 f
  mprj/buf_i[32] (net)                                   2   0.0143 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0633   0.2470   0.9500  -0.0060  -0.0061 &   5.2162 f
  data arrival time                                                                                                  5.2162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6948   1.0500   0.0000   0.2174 &   5.8202 r
  clock reconvergence pessimism                                                                           0.0000     5.8202
  clock uncertainty                                                                                       0.1000     5.9202
  library hold time                                                                     1.0000            0.4332     6.3534
  data required time                                                                                                 6.3534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3534
  data arrival time                                                                                                 -5.2162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2772 
  total derate : arrival time                                                                             0.1072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3844 

  slack (with derating applied) (VIOLATED)                                                               -1.1373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7529 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            3.8927                     2.0997 &   4.0997 f
  wbs_adr_i[3] (net)                                     2   0.2302 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0997 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2671   3.8974   0.9500  -0.0219   0.0574 &   4.1571 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2108   0.9500            1.0359 &   5.1930 f
  mprj/buf_i[35] (net)                                   2   0.0096 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0273   0.2108   0.9500  -0.0024  -0.0025 &   5.1905 f
  data arrival time                                                                                                  5.1905

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6761   1.0500   0.0000   0.1682 &   5.7710 r
  clock reconvergence pessimism                                                                           0.0000     5.7710
  clock uncertainty                                                                                       0.1000     5.8710
  library hold time                                                                     1.0000            0.4402     6.3112
  data required time                                                                                                 6.3112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3112
  data arrival time                                                                                                 -5.1905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2748 
  total derate : arrival time                                                                             0.0600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3348 

  slack (with derating applied) (VIOLATED)                                                               -1.1206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7858 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            4.8711                     2.6208 &   4.6208 f
  wbs_dat_i[4] (net)                                     2   0.2880 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6208 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.4020   4.8790   0.9500  -0.7676  -0.6943 &   3.9266 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2676   0.9500            1.2229 &   5.1494 f
  mprj/buf_i[4] (net)                                    2   0.0255 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2676   0.9500   0.0000   0.0004 &   5.1498 f
  data arrival time                                                                                                  5.1498

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6586   1.0500   0.0000   0.1268 &   5.7296 r
  clock reconvergence pessimism                                                                           0.0000     5.7296
  clock uncertainty                                                                                       0.1000     5.8296
  library hold time                                                                     1.0000            0.4270     6.2566
  data required time                                                                                                 6.2566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2566
  data arrival time                                                                                                 -5.1498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2728 
  total derate : arrival time                                                                             0.1086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3815 

  slack (with derating applied) (VIOLATED)                                                               -1.1068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7253 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            3.9706                     2.1400 &   4.1400 f
  wbs_dat_i[0] (net)                                     2   0.2347 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1400 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.9757   0.9500   0.0000   0.0847 &   4.2247 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2296   0.9500            1.0652 &   5.2899 f
  mprj/buf_i[0] (net)                                    2   0.0161 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2296   0.9500   0.0000   0.0002 &   5.2901 f
  data arrival time                                                                                                  5.2901

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6958   1.0500   0.0000   0.2199 &   5.8227 r
  clock reconvergence pessimism                                                                           0.0000     5.8227
  clock uncertainty                                                                                       0.1000     5.9227
  library hold time                                                                     1.0000            0.4373     6.3601
  data required time                                                                                                 6.3601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3601
  data arrival time                                                                                                 -5.2901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2773 
  total derate : arrival time                                                                             0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3378 

  slack (with derating applied) (VIOLATED)                                                               -1.0700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7322 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               4.0221                     2.1674 &   4.1674 f
  wbs_stb_i (net)                                        2   0.2377 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1674 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2302   4.0276   0.9500  -0.0189   0.0664 &   4.2338 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2372   0.9500            1.0800 &   5.3138 f
  mprj/buf_i[235] (net)                                  2   0.0194 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0985   0.2372   0.9500  -0.0093  -0.0096 &   5.3042 f
  data arrival time                                                                                                  5.3042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6917   1.0500   0.0000   0.2090 &   5.8118 r
  clock reconvergence pessimism                                                                           0.0000     5.8118
  clock uncertainty                                                                                       0.1000     5.9118
  library hold time                                                                     1.0000            0.4362     6.3480
  data required time                                                                                                 6.3480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3480
  data arrival time                                                                                                 -5.3042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2768 
  total derate : arrival time                                                                             0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3396 

  slack (with derating applied) (VIOLATED)                                                               -1.0438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7042 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           3.8536                     2.0770 &   4.0770 f
  wbs_dat_i[11] (net)                                    2   0.2277 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0770 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3141   3.8584   0.9500  -0.0503   0.0270 &   4.1040 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2097   0.9500            1.0296 &   5.1336 f
  mprj/buf_i[11] (net)                                   2   0.0095 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2097   0.9500   0.0000   0.0001 &   5.1336 f
  data arrival time                                                                                                  5.1336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6056   1.0500   0.0000   0.0139 &   5.6167 r
  clock reconvergence pessimism                                                                           0.0000     5.6167
  clock uncertainty                                                                                       0.1000     5.7167
  library hold time                                                                     1.0000            0.4403     6.1570
  data required time                                                                                                 6.1570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1570
  data arrival time                                                                                                 -5.1336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2675 
  total derate : arrival time                                                                             0.0609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3284 

  slack (with derating applied) (VIOLATED)                                                               -1.0234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6950 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                               11.2025                     5.7223 &   7.7223 r
  io_in[2] (net)                                         2   0.3887 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.7223 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3885  11.2114   0.9500  -2.4599  -2.3981 &   5.3242 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3612   0.9500            0.1179 &   5.4421 r
  mprj/buf_i[194] (net)                                  2   0.0330 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0167   0.3612   0.9500  -0.0024  -0.0018 &   5.4403 r
  data arrival time                                                                                                  5.4403

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7812   1.0500   0.0000   0.4882 &   6.0910 r
  clock reconvergence pessimism                                                                           0.0000     6.0910
  clock uncertainty                                                                                       0.1000     6.1910
  library hold time                                                                     1.0000            0.2669     6.4580
  data required time                                                                                                 6.4580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4580
  data arrival time                                                                                                 -5.4403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2900 
  total derate : arrival time                                                                             0.1391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4291 

  slack (with derating applied) (VIOLATED)                                                               -1.0177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5885 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               5.5984                     2.9753 &   4.9753 f
  io_in[36] (net)                                        2   0.3323 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9753 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.6121   0.9500   0.0000   0.1704 &   5.1457 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3496   0.9500            1.4007 &   6.5464 f
  mprj/buf_i[228] (net)                                  2   0.0561 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0285   0.3498   0.9500  -0.0023   0.0015 &   6.5479 f
  data arrival time                                                                                                  6.5479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2675 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0014   0.1522   1.0500   0.0005   0.0794 &   0.0794 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.5984   1.0500            5.5234 &   5.6028 r
  mprj/clk (net)                                       826   2.7981 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.8837   1.0500   0.0000   1.2446 &   6.8474 r
  clock reconvergence pessimism                                                                           0.0000     6.8474
  clock uncertainty                                                                                       0.1000     6.9474
  library hold time                                                                     1.0000            0.4021     7.3495
  data required time                                                                                                 7.3495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3495
  data arrival time                                                                                                 -6.5479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3261 
  total derate : arrival time                                                                             0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4091 

  slack (with derating applied) (VIOLATED)                                                               -0.8016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3925 



1
