# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/Filter_HALL.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/new/PID_HALLFSM.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/new/PID_TOPSENSOR.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/SYNCHRNZR.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/cambio_digsel.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/decoder.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/new/direct_control_top.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/pwm_decod.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/pwm_gen.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/pwm_top.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/new/ralent.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/separator.vhd" \
"../../../../SPEED_TEST.srcs/sources_1/imports/new/top_display.vhd" \
"../../../../SPEED_TEST.srcs/sim_1/new/direct_control_top_tb.vhd" \

# Do not sort compile order
nosort
