<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<link rel="Stylesheet" type="text/css" href="style.css">
<title>xilinx_zedboard</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body>

<h1 id="toc_1" class="justcenter">xilinx zedboard</h1>

<h2 id="toc_1.1">创建PlanAhead工程</h2>
<ol>
<li>
创建工程目录
<br />    $ mkdir multi_uart
<br />    $ cd multi_uart/

<li>
导入ise的环境变量
<br />    $ source /opt/xilinx/14.6/settings64.sh 

<li>
启动PlanAhead
<br />    $ planAhead

<li>
创建名为multi_uart的工程，路径为/mnt/zedboard/ise/multi_uart

<li>
芯片选择xc7z020clg484-1

<li>
工程建好后，添加IP（Add or Create Embedded Sources）

<ul>
<li>
增加一个名为system的Sub-Design

<li>
确定后弹出窗口，选YES即可

</ul>
<li>
打开I/O Peripherse :

<ul>
<li>
设置Bank1 IO voltage为1.8V

<li>
开启qspi flash

<li>
开启eth0 use mio, and mdio

<li>
开启usb0

<li>
开启sd0, cd:mio 47, wp:mio46

<li>
开启uart1

<li>
开启gpio, mio50 mio51 in direction

</ul>
<li>
打开DDR:

<ul>
<li>
选择MT41J128M16HA-15E

<li>
开启Interal Vref

<li>
开启DRAM Training: Write leveling, Read gate, Read data eye

<li>
设置Pin Group Delay

</ul>
</ol>
<table>
<tr>
<th>
Pin Group
</th>
<th>
Length
</th>
</tr>
<tr>
<td>
CLK0
</td>
<td>
55.77
</td>
</tr>
<tr>
<td>
CLK1
</td>
<td>
55.77
</td>
</tr>
<tr>
<td>
CLK2
</td>
<td>
41.43
</td>
</tr>
<tr>
<td>
CLK3
</td>
<td>
41.43
</td>
</tr>
<tr>
<td>
DQS0
</td>
<td>
51.00
</td>
</tr>
<tr>
<td>
DQS1
</td>
<td>
50.77
</td>
</tr>
<tr>
<td>
DQS2
</td>
<td>
41.59
</td>
</tr>
<tr>
<td>
DQS3
</td>
<td>
41.9
</td>
</tr>
<tr>
<td>
DQ[7:0]
</td>
<td>
50.63
</td>
</tr>
<tr>
<td>
DQ[15:8]
</td>
<td>
50.71
</td>
</tr>
<tr>
<td>
DQ[23:16]
</td>
<td>
40.89
</td>
</tr>
<tr>
<td>
DQ[31:24]
</td>
<td>
40.58
</td>
</tr>
</table>
      
<ol>
<li>
打开Clock Generation

<ul>
<li>
设置sdio 50MHz

</ul>
<li>
create top hdl

<li>
add ucf file

<li>
generate bitstream

<li>
export sdk

<li>
add board support package

<li>
add fsbl

</ol>

</body>
</html>
