Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 16:09:56 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tx_rx_loop_timing_summary_routed.rpt -pb top_tx_rx_loop_timing_summary_routed.pb -rpx top_tx_rx_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tx_rx_loop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.600        0.000                      0                   73        0.139        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.600        0.000                      0                   73        0.139        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.086ns (34.611%)  route 2.052ns (65.389%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.661     8.464    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_UART/U_TxD/CLK
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X5Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.064    U_UART/U_TxD/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.086ns (34.611%)  route 2.052ns (65.389%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.661     8.464    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_UART/U_TxD/CLK
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X5Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.064    U_UART/U_TxD/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.086ns (34.611%)  route 2.052ns (65.389%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.661     8.464    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_UART/U_TxD/CLK
    SLICE_X5Y105         FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X5Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.064    U_UART/U_TxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.086ns (36.354%)  route 1.901ns (63.646%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.314    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X1Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.051    U_UART/U_TxD/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.086ns (36.286%)  route 1.907ns (63.714%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.805     5.326    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.844 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          0.622     6.466    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.118     6.584 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.430     7.014    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.326     7.340 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     7.679    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.517     8.319    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.683    15.024    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.169    15.087    U_UART/U_TxD/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/data_bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_UART/U_RxD/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.087     1.786    U_UART/U_RxD/sel0__0[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  U_UART/U_RxD/data_bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_UART/U_RxD/data_bit_cnt_reg[1]_i_1_n_0
    SLICE_X2Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_UART/U_RxD/CLK
    SLICE_X2Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121     1.692    U_UART/U_RxD/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/data_tmp_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.675     1.559    U_UART/U_TxD/CLK
    SLICE_X1Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART/U_TxD/data_tmp_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.796    U_UART/U_TxD/data_tmp_reg_reg_n_0_[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  U_UART/U_TxD/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_UART/U_TxD/tx_next
    SLICE_X0Y105         FDCE                                         r  U_UART/U_TxD/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.950     2.078    U_UART/U_TxD/CLK
    SLICE_X0Y105         FDCE                                         r  U_UART/U_TxD/tx_reg_reg/C
                         clock pessimism             -0.506     1.572    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.091     1.663    U_UART/U_TxD/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_UART/U_RxD/CLK
    SLICE_X2Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.083     1.805    U_UART/U_RxD/sel0__0[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  U_UART/U_RxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_UART/U_RxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_UART/U_RxD/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     1.663    U_UART/U_RxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/data_bit_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_UART/U_RxD/CLK
    SLICE_X2Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_UART/U_RxD/data_bit_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.084     1.806    U_UART/U_RxD/sel0__0[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  U_UART/U_RxD/data_bit_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_UART/U_RxD/data_bit_cnt_reg[0]_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_UART/U_RxD/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/data_bit_cnt_reg_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.091     1.662    U_UART/U_RxD/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.703%)  route 0.130ns (38.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_UART/U_RxD/CLK
    SLICE_X2Y107         FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_UART/U_RxD/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.130     1.851    U_UART/U_RxD/state_0[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  U_UART/U_RxD/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_UART/U_RxD/rx_done_reg_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_UART/U_RxD/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_RxD/rx_done_reg_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     1.663    U_UART/U_RxD/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/br_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_UART/U_RxD/CLK
    SLICE_X0Y107         FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_RxD/br_cnt_reg_reg[2]/Q
                         net (fo=3, routed)           0.143     1.841    U_UART/U_RxD/sel0__0[5]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  U_UART/U_RxD/br_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U_UART/U_RxD/br_cnt_reg[2]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_UART/U_RxD/CLK
    SLICE_X0Y107         FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.092     1.650    U_UART/U_RxD/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/data_tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.675     1.559    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  U_UART/U_TxD/data_tmp_reg_reg[7]/Q
                         net (fo=1, routed)           0.162     1.885    U_UART/U_TxD/data_tmp_reg_reg_n_0_[7]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.043     1.928 r  U_UART/U_TxD/data_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.928    U_UART/U_TxD/data_tmp_next[6]
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.950     2.078    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.131     1.690    U_UART/U_TxD/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.672     1.556    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X7Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.179     1.876    U_UART/U_BAUDRATE_GEN/counter_reg[2]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.042     1.918 r  U_UART/U_BAUDRATE_GEN/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.918    U_UART/U_BAUDRATE_GEN/counter_next[3]
    SLICE_X7Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.946     2.074    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X7Y111         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X7Y111         FDCE (Hold_fdce_C_D)         0.107     1.663    U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/rx_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.020%)  route 0.210ns (52.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.675     1.559    U_UART/U_RxD/CLK
    SLICE_X3Y106         FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART/U_RxD/rx_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.210     1.909    U_UART/U_RxD/rx_data_reg[7]
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  U_UART/U_RxD/data_tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.954    U_UART/U_TxD/D[0]
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.950     2.078    U_UART/U_TxD/CLK
    SLICE_X2Y105         FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[7]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.696    U_UART/U_TxD/data_tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.671     1.555    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y112         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.148     1.703 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/Q
                         net (fo=5, routed)           0.138     1.841    U_UART/U_BAUDRATE_GEN/counter_reg[8]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.099     1.940 r  U_UART/U_BAUDRATE_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U_UART/U_BAUDRATE_GEN/counter_next[9]
    SLICE_X6Y112         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.944     2.072    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X6Y112         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X6Y112         FDCE (Hold_fdce_C_D)         0.121     1.676    U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111   U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112   U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   U_UART/U_RxD/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   U_UART/U_RxD/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   U_UART/U_RxD/br_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   U_UART/U_RxD/br_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   U_UART/U_RxD/br_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   U_UART/U_RxD/br_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_UART/U_RxD/data_bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106   U_UART/U_RxD/rx_data_reg_reg[0]/C



