<root><simulation><result_generated_time />2023-05-17 20:20:43<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 2, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 2), ('OY', 5), ('OX', 5)], [('K', 23), ('C', 32)], []]<I />[[('K', 3), ('C', 2), ('OY', 5), ('OX', 5), ('K', 23)], [('C', 32)], []]<O />[[('K', 3), ('C', 2)], [('OY', 5), ('OX', 5), ('K', 23), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [7.91, 69.0, 1.0, 1.0], 'O': [8.0, 2, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [24, 109200, 109200], 'O_partial': [24, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.09, 0.27, 0.0], 'I': [0.78, 0.01, 0.0], 'O': [0.05, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.29, 0.0], 'I': [0.78, 0.29, 0.0], 'O': [0.05, 0.29, 0.0]}<effective_mem_size_bit />{'W': [48, 97232, 2236416], 'I': [400, 3200, 102400], 'O': [24, 109200, 109200], 'O_partial': [24, 109200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6988800, 279552], [282624, 279552], [279552, 0]]<I />[[294400, 12800], [12800, 12800], [12800, 0]]<O />[[(859950, 873600), (436800, 423150)], [(427800, 441600), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(859950, 873600), (436800, 423150)], [(427800, 441600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[873600, 34944], [17664, 17472], [1092, 0]]<I />[[36800, 1600], [800, 800], [50, 0]]<O />[[(107494, 109200), (54600, 52894)], [(26738, 27600), (853, 0)], [(0, 53), (0, 0)]]<O_partial />[([107494, 109200], [54600, 52894]), ([26738, 27600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />76800</mac_count></basic_info><energy><total_energy />15285659.2<mem_energy_breakdown><W />[306.3, 870.7, 1454.4]<I />[12.9, 39.6, 66.6]<O />[113.6, 1367.2, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />3840.0<total />15281356.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8472<utilization_without_data_loading />0.9891<utilization_spatial />0.9891<utilization_temporal_with_data_loading />0.8566<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />128888<latency_cycle_without_data_loading />110400<ideal_computing_cycle />110400<data_loading><load_cycle_total />18488<load_cycle_individual />{'W': [24, 17664, 0], 'I': [25, 800, 0]}<load_cycle_combined />{'W': 17664, 'I': 800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-110399], [-109515, -92610], [-110400, -110400]], 'I': [[-110399], [-4464, -3875], [-110400, -110400]], 'O': [[-110400], [-110400, -73600], [-109538, -110346]]}<mem_stall_cycle_shared />{'W': [[-110399], [-109515, 0], [0, 0]], 'I': [[-110399], [-4464, 0], [0, 0]], 'O': [[-110400], [-110400, -73600], [-109538, -110346]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [24, 109200, 109200], 'O_partial': [24, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [3072, 2236416, 2236416], 'I': [3200, 102400, 102400], 'O': [192, 109200, 109200]}<loop_cycles_each_level />{'W': [150, 110400, 110400], 'I': [3450, 110400, 110400], 'O': [6, 110400, 110400]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [23, 1, 1], 'O': [2, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 20.5]], 'I': [[8.0, 0.1], [0.9, 0.9], [0.9, 0.9]], 'O': [[8.0, 4.0], [32.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 20.5], [20.5, 20.5]], 'I': [[8.0, 2.7], [21.3, 0.9], [0.9, 0.9]], 'O': [[8.0, 8.0], [64.0, 32.0], [32.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 0]], 'I': [[8.0, 2.7], [21.3, 0.9], [0.9, 0]], 'O': [[8.0, 4.0], [32.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [74.8, 53.4], [21.4, 1.0]], 'I': [[8.0, 2.7], [74.8, 53.4], [21.4, 1.0]], 'O': [[8.0, 4.0], [74.8, 53.4], [21.4, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 110400], [150, 150, 736], [110400, 110400, 1]], 'I': [[1, 1, 110400], [150, 3450, 32], [110400, 110400, 1]], 'O': [[1, 1, 110400], [6, 6, 18400], [110400, 110400, 1]]}<trans_time_real />{'W': [[0, 1, 110400], [[1, 150, 736], [24, 150, 736]], [[17664, 110400, 1], [1104, 110400, 1]]], 'I': [[0, 1, 110400], [[6, 3450, 32], [25, 3450, 32]], [[800, 110400, 1], [50, 110400, 1]]], 'O': [[0, 1, 110400], [[0, 6, 18400], [2, 6, 18400]], [[862, 110400, 1], [54, 110400, 1]]]}<single_stall_cycle />{'W': [[-1], [-149, -126], [-92736, -109296]], 'I': [[-1], [-144, -125], [-109600, -110350]], 'O': [[-1], [-6, -4], [-109538, -110346]]}<single_stall_count />{'W': [110399, 735, 0], 'I': [110399, 31, 0], 'O': [110400, 18400, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [862, 0]}, 1: {'W': [17640, 0], 'I': [775, 0], 'O': [36800, 862]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-110400, -110400], [-109538, -110400]], 1: [[-55185, -110400], [-73600, -109538]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>