$comment
	File created using the following command:
		vcd file decod4to16.msim.vcd -direction
$end
$date
	Tue Oct 30 16:23:23 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module decod4to16_vlg_vec_tst $end
$var reg 1 ! x0 $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var wire 1 % y0 $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$var wire 1 ( y3 $end
$var wire 1 ) y4 $end
$var wire 1 * y5 $end
$var wire 1 + y6 $end
$var wire 1 , y7 $end
$var wire 1 - y8 $end
$var wire 1 . y9 $end
$var wire 1 / y10 $end
$var wire 1 0 y11 $end
$var wire 1 1 y12 $end
$var wire 1 2 y13 $end
$var wire 1 3 y14 $end
$var wire 1 4 y15 $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; y0~output_o $end
$var wire 1 < y1~output_o $end
$var wire 1 = y2~output_o $end
$var wire 1 > y3~output_o $end
$var wire 1 ? y4~output_o $end
$var wire 1 @ y5~output_o $end
$var wire 1 A y6~output_o $end
$var wire 1 B y7~output_o $end
$var wire 1 C y8~output_o $end
$var wire 1 D y9~output_o $end
$var wire 1 E y10~output_o $end
$var wire 1 F y11~output_o $end
$var wire 1 G y12~output_o $end
$var wire 1 H y13~output_o $end
$var wire 1 I y14~output_o $end
$var wire 1 J y15~output_o $end
$var wire 1 K x3~input_o $end
$var wire 1 L x2~input_o $end
$var wire 1 M x1~input_o $end
$var wire 1 N x0~input_o $end
$var wire 1 O inst3|inst7~0_combout $end
$var wire 1 P inst3|inst6~0_combout $end
$var wire 1 Q inst3|inst5~0_combout $end
$var wire 1 R inst3|inst4~0_combout $end
$var wire 1 S inst2|inst7~0_combout $end
$var wire 1 T inst2|inst6~0_combout $end
$var wire 1 U inst2|inst5~0_combout $end
$var wire 1 V inst2|inst4~0_combout $end
$var wire 1 W inst1|inst7~0_combout $end
$var wire 1 X inst1|inst6~0_combout $end
$var wire 1 Y inst1|inst5~0_combout $end
$var wire 1 Z inst1|inst4~0_combout $end
$var wire 1 [ inst|inst7~0_combout $end
$var wire 1 \ inst|inst6~0_combout $end
$var wire 1 ] inst|inst5~0_combout $end
$var wire 1 ^ inst|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
1L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
$end
#180000
0!
0N
0^
1]
1I
0J
04
13
#340000
1!
1N
1^
0]
0I
1J
14
03
#420000
0"
0M
0^
1\
1H
0J
04
12
#600000
1"
1M
1^
0\
0H
1J
14
02
#680000
0#
0L
0^
1Z
1F
0J
04
10
#880000
1#
1L
1^
0Z
0F
1J
14
00
#940000
0$
0K
0^
1V
1B
0J
04
1,
#1000000
