

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar  3 01:12:47 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        times_5
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067609|  2067609|  2067609|  2067609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067607|  2067607|         5|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     346|    401|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     758|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1104|    585|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |indvar_flatten_next_fu_166_p2     |     +    |      0|   68|  26|          21|           1|
    |p_397_fu_385_p2                   |     +    |      0|    0|  32|          32|          32|
    |p_hw_output_x_scan_1_fu_186_p2    |     +    |      0|   38|  16|           1|          11|
    |p_hw_output_y_scan_2_fu_192_p2    |     +    |      0|   38|  16|           1|          11|
    |tmp1_fu_371_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_333_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_366_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp4_fu_381_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_338_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_fu_349_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_344_p2                    |     +    |      0|    0|  32|          32|          32|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|    0|   2|           1|           1|
    |tmp_last_V_fu_376_p2              |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_160_p2        |   icmp   |      0|    0|  13|          21|          16|
    |exitcond_fu_172_p2                |   icmp   |      0|    0|   6|          11|           9|
    |tmp8_fu_198_p2                    |   icmp   |      0|    0|   6|          11|          11|
    |tmp_mid1_fu_300_p2                |   icmp   |      0|    0|   6|          11|          11|
    |tmp_s_fu_295_p2                   |   icmp   |      0|    0|   6|          11|           9|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |p_hw_output_x_scan_s_fu_178_p3    |  select  |      0|    0|  11|           1|           1|
    |p_hw_output_y_scan_s_fu_204_p3    |  select  |      0|    0|  11|           1|          11|
    |tmp_mid2_fu_354_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  346| 401|         355|         358|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_126                     |   9|          2|   21|         42|
    |p_hw_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_149               |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_141_p4         |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_137               |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 120|         26|   62|        126|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_357_reg_450             |  32|   0|   32|          0|
    |ap_reg_pp0_iter2_tmp8_reg_435              |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_470             |  31|   0|   31|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_490             |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp5_reg_505              |  31|   0|   32|          1|
    |ap_reg_pp0_iter3_tmp6_reg_510              |  32|   0|   32|          0|
    |exitcond_flatten_reg_405                   |   1|   0|    1|          0|
    |exitcond_reg_414                           |   1|   0|    1|          0|
    |indvar_flatten_reg_126                     |  21|   0|   21|          0|
    |p_345_reg_445                              |  32|   0|   32|          0|
    |p_357_reg_450                              |  32|   0|   32|          0|
    |p_381_reg_455                              |  32|   0|   32|          0|
    |p_393_reg_460                              |  32|   0|   32|          0|
    |p_hw_output_x_scan_2_reg_149               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_420               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_137               |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_430               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_440               |  11|   0|   11|          0|
    |tmp1_reg_515                               |  32|   0|   32|          0|
    |tmp2_reg_500                               |  32|   0|   32|          0|
    |tmp5_reg_505                               |  31|   0|   32|          1|
    |tmp6_reg_510                               |  32|   0|   32|          0|
    |tmp8_reg_435                               |   1|   0|    1|          0|
    |tmp_2_reg_465                              |  31|   0|   31|          0|
    |tmp_4_reg_470                              |  31|   0|   31|          0|
    |tmp_5_reg_475                              |  30|   0|   30|          0|
    |tmp_6_reg_480                              |  31|   0|   31|          0|
    |tmp_7_reg_485                              |  31|   0|   31|          0|
    |tmp_last_V_reg_520                         |   1|   0|    1|          0|
    |tmp_mid1_reg_495                           |   1|   0|    1|          0|
    |tmp_s_reg_490                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_405                   |  64|  32|    1|          0|
    |exitcond_reg_414                           |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 758|  64|  634|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_rst                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_start                                     |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_done                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_continue                                  |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_idle                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_ready                                     | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|p_hw_input_stencil_stream_V_value_V_dout     |  in |  288|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                          | out |   32|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_last_V                           | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                    | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                    |  in |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_16 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond (16)  [1/1] 2.94ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (54)  [1/1] 2.33ns  loc: hls_target.cpp:69
.preheader.preheader:39  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:67
.preheader.preheader:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp8 (20)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:5  %tmp8 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_345 (26)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_345 = trunc i288 %tmp_value_V to i32

ST_3: p_357 (27)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:12  %p_357 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 95)

ST_3: p_381 (28)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_381 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 223)

ST_3: p_393 (29)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_393 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 287)

ST_3: tmp_2 (30)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:15  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 62)

ST_3: tmp_4 (32)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:17  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 126)

ST_3: tmp_5 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 157)

ST_3: tmp_6 (36)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:21  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 190)

ST_3: tmp_7 (38)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:23  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 254)

ST_3: tmp_s (50)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:35  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 4.37ns
ST_4: tmp_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:4  %tmp_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_353 (31)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:16  %p_353 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_2, i1 false)

ST_4: p_371 (35)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:20  %p_371 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_5, i2 0)

ST_4: p_377 (37)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:22  %p_377 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)

ST_4: p_389 (39)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:24  %p_389 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_7, i1 false)

ST_4: tmp2 (40)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:25  %tmp2 = add i32 %p_345, %p_353

ST_4: tmp5 (43)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:28  %tmp5 = add i32 %p_377, %p_371

ST_4: tmp7 (44)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:29  %tmp7 = add i32 %p_393, %p_389

ST_4: tmp6 (45)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:30  %tmp6 = add i32 %p_381, %tmp7


 <State 5>: 4.37ns
ST_5: tmp_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:150 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:6  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp8

ST_5: p_365 (33)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:18  %p_365 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_4, i1 false)

ST_5: tmp3 (41)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:26  %tmp3 = add i32 %p_365, %p_357

ST_5: tmp1 (42)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:27  %tmp1 = add i32 %tmp2, %tmp3

ST_5: tmp_last_V (51)  [1/1] 2.07ns  loc: hls_target.cpp:150 (out node of the LUT)
.preheader.preheader:36  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 6>: 4.37ns
ST_6: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_6: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_50 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: tmp4 (46)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:31  %tmp4 = add i32 %tmp5, %tmp6

ST_6: p_397 (47)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:32  %p_397 = add nsw i32 %tmp1, %tmp4

ST_6: tmp_3 (48)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:33  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_397, i32 4, i32 31)

ST_6: p_399 (49)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:34  %p_399 = sext i28 %tmp_3 to i32

ST_6: StgValue_55 (52)  [1/1] 0.00ns  loc: hls_target.cpp:155
.preheader.preheader:37  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_399, i1 %tmp_last_V)

ST_6: empty_76 (53)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader.preheader:38  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_6: StgValue_57 (55)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:40  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_58 (57)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specmemcore      ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
StgValue_10          (br               ) [ 01111110]
indvar_flatten       (phi              ) [ 00100000]
p_hw_output_y_scan_1 (phi              ) [ 00110000]
p_hw_output_x_scan_2 (phi              ) [ 00100000]
exitcond_flatten     (icmp             ) [ 00111110]
indvar_flatten_next  (add              ) [ 01111110]
StgValue_16          (br               ) [ 00000000]
exitcond             (icmp             ) [ 00111100]
p_hw_output_x_scan_s (select           ) [ 00110000]
p_hw_output_x_scan_1 (add              ) [ 01111110]
p_hw_output_y_scan_2 (add              ) [ 00101000]
tmp8                 (icmp             ) [ 00101100]
p_hw_output_y_scan_s (select           ) [ 01101110]
tmp_value_V          (read             ) [ 00000000]
p_345                (trunc            ) [ 00101000]
p_357                (partselect       ) [ 00101100]
p_381                (partselect       ) [ 00101000]
p_393                (partselect       ) [ 00101000]
tmp_2                (partselect       ) [ 00101000]
tmp_4                (partselect       ) [ 00101100]
tmp_5                (partselect       ) [ 00101000]
tmp_6                (partselect       ) [ 00101000]
tmp_7                (partselect       ) [ 00101000]
tmp_s                (icmp             ) [ 00101100]
tmp_mid1             (icmp             ) [ 00100100]
p_353                (bitconcatenate   ) [ 00000000]
p_371                (bitconcatenate   ) [ 00000000]
p_377                (bitconcatenate   ) [ 00000000]
p_389                (bitconcatenate   ) [ 00000000]
tmp2                 (add              ) [ 00100100]
tmp5                 (add              ) [ 00100110]
tmp7                 (add              ) [ 00000000]
tmp6                 (add              ) [ 00100110]
tmp_mid2             (select           ) [ 00000000]
p_365                (bitconcatenate   ) [ 00000000]
tmp3                 (add              ) [ 00000000]
tmp1                 (add              ) [ 00100010]
tmp_last_V           (and              ) [ 00100010]
empty                (speclooptripcount) [ 00000000]
tmp_1                (specregionbegin  ) [ 00000000]
StgValue_50          (specpipeline     ) [ 00000000]
tmp4                 (add              ) [ 00000000]
p_397                (add              ) [ 00000000]
tmp_3                (partselect       ) [ 00000000]
p_399                (sext             ) [ 00000000]
StgValue_55          (write            ) [ 00000000]
empty_76             (specregionend    ) [ 00000000]
StgValue_57          (br               ) [ 01111110]
StgValue_58          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_value_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="288" slack="0"/>
<pin id="112" dir="0" index="1" bw="288" slack="0"/>
<pin id="113" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_55_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="28" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="1"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="21" slack="1"/>
<pin id="128" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="21" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_hw_output_y_scan_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_hw_output_y_scan_1_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="11" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_hw_output_x_scan_2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="1"/>
<pin id="151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_hw_output_x_scan_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_flatten_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="21" slack="0"/>
<pin id="162" dir="0" index="1" bw="21" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_next_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="21" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_hw_output_x_scan_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_hw_output_x_scan_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_hw_output_y_scan_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="1"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_hw_output_y_scan_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="1"/>
<pin id="208" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_345_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="288" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_345/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_357_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="288" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_357/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_381_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="288" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="0" index="3" bw="9" slack="0"/>
<pin id="230" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_381/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_393_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="288" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="0" index="3" bw="10" slack="0"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_393/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="0" index="1" bw="288" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="288" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="0"/>
<pin id="260" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="30" slack="0"/>
<pin id="267" dir="0" index="1" bw="288" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="0" index="3" bw="9" slack="0"/>
<pin id="270" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="0" index="1" bw="288" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="0" index="3" bw="9" slack="0"/>
<pin id="280" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="288" slack="0"/>
<pin id="288" dir="0" index="2" bw="9" slack="0"/>
<pin id="289" dir="0" index="3" bw="9" slack="0"/>
<pin id="290" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_mid1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="1"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_353_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="31" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_353/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_371_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="30" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_371/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_377_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="31" slack="1"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_377/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_389_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_389/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_mid2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="3"/>
<pin id="356" dir="0" index="1" bw="1" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="2"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_365_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="2"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_365/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_last_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_397_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_397/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="28" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_399_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="28" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_399/6 "/>
</bind>
</comp>

<comp id="405" class="1005" name="exitcond_flatten_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten_next_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="21" slack="0"/>
<pin id="411" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="414" class="1005" name="exitcond_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_hw_output_x_scan_s_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="1"/>
<pin id="422" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_hw_output_x_scan_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_hw_output_y_scan_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="1"/>
<pin id="432" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp8_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="2"/>
<pin id="437" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_hw_output_y_scan_s_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="1"/>
<pin id="442" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_345_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_345 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_357_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_357 "/>
</bind>
</comp>

<comp id="455" class="1005" name="p_381_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_381 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_393_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_393 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="1"/>
<pin id="467" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="2"/>
<pin id="472" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_5_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="30" slack="1"/>
<pin id="477" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_6_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="31" slack="1"/>
<pin id="482" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_7_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="1"/>
<pin id="487" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_s_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="2"/>
<pin id="492" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_mid1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2"/>
<pin id="507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp6_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_last_V_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="106" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="130" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="130" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="153" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="153" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="137" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="137" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="137" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="110" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="110" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="110" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="110" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="110" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="110" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="110" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="110" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="72" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="110" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="74" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="82" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="84" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="305" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="319" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="312" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="326" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="354" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="102" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="104" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="408"><net_src comp="160" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="166" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="417"><net_src comp="172" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="423"><net_src comp="178" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="428"><net_src comp="186" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="433"><net_src comp="192" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="438"><net_src comp="198" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="443"><net_src comp="204" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="448"><net_src comp="211" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="453"><net_src comp="215" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="458"><net_src comp="225" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="463"><net_src comp="235" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="468"><net_src comp="245" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="473"><net_src comp="255" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="478"><net_src comp="265" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="483"><net_src comp="275" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="488"><net_src comp="285" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="493"><net_src comp="295" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="498"><net_src comp="300" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="503"><net_src comp="333" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="508"><net_src comp="338" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="513"><net_src comp="349" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="518"><net_src comp="371" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="523"><net_src comp="376" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="116" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {6 }
	Port: hw_output_V_last_V | {6 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
	Port: Loop_1_proc : hw_output_V_value_V | {}
	Port: Loop_1_proc : hw_output_V_last_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_16 : 2
		exitcond : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
	State 4
		tmp2 : 1
		tmp5 : 1
		tmp7 : 1
		tmp6 : 2
	State 5
		tmp3 : 1
		tmp1 : 2
		tmp_last_V : 1
	State 6
		p_397 : 1
		tmp_3 : 2
		p_399 : 3
		StgValue_55 : 4
		empty_76 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_166 |    68   |    26   |
|          | p_hw_output_x_scan_1_fu_186 |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_192 |    38   |    16   |
|          |         tmp2_fu_333         |   101   |    37   |
|          |         tmp5_fu_338         |   101   |    37   |
|    add   |         tmp7_fu_344         |    0    |    32   |
|          |         tmp6_fu_349         |    0    |    32   |
|          |         tmp3_fu_366         |    0    |    32   |
|          |         tmp1_fu_371         |    0    |    32   |
|          |         tmp4_fu_381         |    0    |    32   |
|          |         p_397_fu_385        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_160   |    0    |    13   |
|          |       exitcond_fu_172       |    0    |    6    |
|   icmp   |         tmp8_fu_198         |    0    |    6    |
|          |         tmp_s_fu_295        |    0    |    6    |
|          |       tmp_mid1_fu_300       |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_178 |    0    |    11   |
|  select  | p_hw_output_y_scan_s_fu_204 |    0    |    11   |
|          |       tmp_mid2_fu_354       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_376      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_110   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_55_write_fu_116  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         p_345_fu_211        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_357_fu_215        |    0    |    0    |
|          |         p_381_fu_225        |    0    |    0    |
|          |         p_393_fu_235        |    0    |    0    |
|          |         tmp_2_fu_245        |    0    |    0    |
|partselect|         tmp_4_fu_255        |    0    |    0    |
|          |         tmp_5_fu_265        |    0    |    0    |
|          |         tmp_6_fu_275        |    0    |    0    |
|          |         tmp_7_fu_285        |    0    |    0    |
|          |         tmp_3_fu_390        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_353_fu_305        |    0    |    0    |
|          |         p_371_fu_312        |    0    |    0    |
|bitconcatenate|         p_377_fu_319        |    0    |    0    |
|          |         p_389_fu_326        |    0    |    0    |
|          |         p_365_fu_359        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |         p_399_fu_400        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   346   |   387   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_405  |    1   |
|      exitcond_reg_414      |    1   |
| indvar_flatten_next_reg_409|   21   |
|   indvar_flatten_reg_126   |   21   |
|        p_345_reg_445       |   32   |
|        p_357_reg_450       |   32   |
|        p_381_reg_455       |   32   |
|        p_393_reg_460       |   32   |
|p_hw_output_x_scan_1_reg_425|   11   |
|p_hw_output_x_scan_2_reg_149|   11   |
|p_hw_output_x_scan_s_reg_420|   11   |
|p_hw_output_y_scan_1_reg_137|   11   |
|p_hw_output_y_scan_2_reg_430|   11   |
|p_hw_output_y_scan_s_reg_440|   11   |
|        tmp1_reg_515        |   32   |
|        tmp2_reg_500        |   32   |
|        tmp5_reg_505        |   32   |
|        tmp6_reg_510        |   32   |
|        tmp8_reg_435        |    1   |
|        tmp_2_reg_465       |   31   |
|        tmp_4_reg_470       |   31   |
|        tmp_5_reg_475       |   30   |
|        tmp_6_reg_480       |   31   |
|        tmp_7_reg_485       |   31   |
|     tmp_last_V_reg_520     |    1   |
|      tmp_mid1_reg_495      |    1   |
|        tmp_s_reg_490       |    1   |
+----------------------------+--------+
|            Total           |   524  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_137 |  p0  |   2  |  11  |   22   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   22   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   346  |   387  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   524  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   870  |   396  |
+-----------+--------+--------+--------+
