// Seed: 3314693940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      {id_4{"" & 1}}, 1
  );
  assign id_5 = id_5;
  id_6(
      .id_0(1), .id_1(id_4)
  );
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3 !== id_2;
  module_0(
      id_3, id_2, id_2, id_1
  );
endmodule
