// Seed: 2241654498
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    output tri0 id_9,
    input tri1 id_10
    , id_17,
    input tri0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri0 id_15
);
endmodule
module module_1 (
    input  logic id_0,
    output wor   id_1,
    input  tri0  id_2,
    output logic id_3
);
  always id_3 <= id_0;
  module_0(
      id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_1, id_1
  );
  wire id_5;
  integer
      id_6 (
          .id_0(1),
          .id_1(id_5),
          .id_2($display(1, id_0, id_3)),
          .id_3(~^id_3),
          .id_4(""),
          .id_5(1)
      ),
      id_7;
endmodule
