{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1516900793724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1516900793735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516900793814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516900793814 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1516900794034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516900794083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516900794083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516900794083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1516900794083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516900794088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516900794088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1516900794088 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1516900794088 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1516900794089 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1516900794092 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516900794803 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1516900794836 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1516900794836 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gene/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gene/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1516900794837 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1516900794837 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1516900794880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1260 " "Peak virtual memory: 1260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516900794900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 23:19:54 2018 " "Processing ended: Thu Jan 25 23:19:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516900794900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516900794900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516900794900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1516900794900 ""}
