# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"instr_fetch_testbench_time_synth.v" \
"../../../../../instruction_fetch.srcs/sim_1/new/instr_fetch_testbench.v" \

# Do not sort compile order
nosort
