 
****************************************
Report : area
Design : cache_controller_v1
Version: X-2025.06
Date   : Thu Oct  9 01:01:17 2025
****************************************

Library(s) Used:

    gf22nspslogl36edl116f_TT_0P65V_0P00V_0P00V_0P00V_25C (File: /raid/GF22FDX_PLUS/e_chip_I/GF22_libs/gf22nspslogl36edl116f_TT_0P65V_0P00V_0P00V_0P00V_25C.db)
    gtech (File: /cae/apps/data/synopsys-2025/syn/X-2025.06/libraries/syn/gtech.db)
    gf22nspslogl36eda116f_TT_0P65V_0P00V_0P00V_0P00V_25C (File: /raid/GF22FDX_PLUS/e_chip_I/GF22_libs/gf22nspslogl36eda116f_TT_0P65V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        10297
Number of nets:                        110665
Number of cells:                        96185
Number of combinational cells:          54790
Number of sequential cells:             41303
Number of macros/black boxes:               0
Number of buf/inv:                      18753
Number of references:                      61

Combinational area:                474.310079
Buf/Inv area:                      204.582243
Noncombinational area:             185.351767
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   659.661846
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
