<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7exp10pt2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DCM_50M.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7exp10pt2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7exp10pt2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab7exp10pt2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab7exp10pt2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7exp10pt2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab7exp10pt2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab7exp10pt2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7exp10pt2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab7exp10pt2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab7exp10pt2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab7exp10pt2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab7exp10pt2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab7exp10pt2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab7exp10pt2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7exp10pt2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab7exp10pt2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab7exp10pt2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab7exp10pt2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab7exp10pt2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab7exp10pt2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab7exp10pt2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7exp10pt2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab7exp10pt2.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab7exp10pt2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab7exp10pt2.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="lab7exp10pt2_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab7exp10pt2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7exp10pt2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7exp10pt2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7exp10pt2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7exp10pt2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab7exp10pt2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7exp10pt2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7exp10pt2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab7exp10pt2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab7exp10pt2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7exp10pt2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab7exp10pt2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab7exp10pt2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab7exp10pt2_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7exp10pt2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7exp10pt2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457584880" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1457584880">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1457585777" xil_pn:in_ck="-5930267810294630058" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7626782177644062962" xil_pn:start_ts="1457585774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab7exp10pt2.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1457584883" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2188331362049648482" xil_pn:start_ts="1457584883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457584883" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1457584883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457584883" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7241680616660881392" xil_pn:start_ts="1457584883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457584883" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1457584883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457584883" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7472447135253355092" xil_pn:start_ts="1457584883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457585787" xil_pn:in_ck="-5930267810294626628" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4698133773922835340" xil_pn:start_ts="1457585777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.jhd"/>
      <outfile xil_pn:name="lab7exp10pt2.lso"/>
      <outfile xil_pn:name="lab7exp10pt2.ngc"/>
      <outfile xil_pn:name="lab7exp10pt2.ngr"/>
      <outfile xil_pn:name="lab7exp10pt2.prj"/>
      <outfile xil_pn:name="lab7exp10pt2.stx"/>
      <outfile xil_pn:name="lab7exp10pt2.syr"/>
      <outfile xil_pn:name="lab7exp10pt2.xst"/>
      <outfile xil_pn:name="lab7exp10pt2_vhdl.prj"/>
      <outfile xil_pn:name="lab7exp10pt2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1457585868" xil_pn:in_ck="-5930267810294627882" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7498525977687892212" xil_pn:start_ts="1457585868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457585874" xil_pn:in_ck="-1802448397320321434" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6142600556349660305" xil_pn:start_ts="1457585868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.bld"/>
      <outfile xil_pn:name="lab7exp10pt2.ngd"/>
      <outfile xil_pn:name="lab7exp10pt2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457585879" xil_pn:in_ck="-5627777492533516185" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1457585874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.pcf"/>
      <outfile xil_pn:name="lab7exp10pt2_map.map"/>
      <outfile xil_pn:name="lab7exp10pt2_map.mrp"/>
      <outfile xil_pn:name="lab7exp10pt2_map.ncd"/>
      <outfile xil_pn:name="lab7exp10pt2_map.ngm"/>
      <outfile xil_pn:name="lab7exp10pt2_map.xrpt"/>
      <outfile xil_pn:name="lab7exp10pt2_summary.xml"/>
      <outfile xil_pn:name="lab7exp10pt2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457585889" xil_pn:in_ck="-6408563900028846848" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1457585879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.ncd"/>
      <outfile xil_pn:name="lab7exp10pt2.pad"/>
      <outfile xil_pn:name="lab7exp10pt2.par"/>
      <outfile xil_pn:name="lab7exp10pt2.ptwx"/>
      <outfile xil_pn:name="lab7exp10pt2.unroutes"/>
      <outfile xil_pn:name="lab7exp10pt2.xpi"/>
      <outfile xil_pn:name="lab7exp10pt2_pad.csv"/>
      <outfile xil_pn:name="lab7exp10pt2_pad.txt"/>
      <outfile xil_pn:name="lab7exp10pt2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457585897" xil_pn:in_ck="-5930267810294635507" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1457585889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.bgn"/>
      <outfile xil_pn:name="lab7exp10pt2.bit"/>
      <outfile xil_pn:name="lab7exp10pt2.drc"/>
      <outfile xil_pn:name="lab7exp10pt2.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457585899" xil_pn:in_ck="-5930267810294648361" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1457585897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457585889" xil_pn:in_ck="1253573085450297315" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1457585886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab7exp10pt2.twr"/>
      <outfile xil_pn:name="lab7exp10pt2.twx"/>
    </transform>
  </transforms>

</generated_project>
