Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 099750668c3b4427a55d197dcb30a638 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot instr_fetch_testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.instr_fetch_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "instr_fetch_testbench_time_synth.sdf", for root module "instr_fetch_testbench/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "instr_fetch_testbench_time_synth.sdf", for root module "instr_fetch_testbench/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b1101)
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.instr_fetch_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot instr_fetch_testbench_time_synth
