// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/21/2025 15:36:02"

// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PC (
	CLK,
	Reset,
	zeroFlag,
	jmpFlag,
	branchFlag,
	branchOffset,
	jmpAddress,
	addr,
	resetControl);
input 	CLK;
input 	Reset;
input 	zeroFlag;
input 	jmpFlag;
input 	branchFlag;
input 	[31:0] branchOffset;
input 	[31:0] jmpAddress;
output 	[31:0] addr;
output 	resetControl;

// Design Ports Information
// addr[0]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[16]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[17]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[18]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[19]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[20]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[21]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[22]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[23]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[24]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[25]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[26]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[27]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[28]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[29]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[30]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[31]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetControl	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[0]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpFlag	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchFlag	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zeroFlag	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[1]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[1]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[2]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[3]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[4]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[4]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[5]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[5]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[7]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[7]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[8]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[8]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[9]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[10]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[10]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[11]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[11]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[12]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[13]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[13]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[14]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[14]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[15]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[15]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[16]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[16]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[17]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[17]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[18]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[18]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[19]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[19]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[20]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[20]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[21]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[21]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[22]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[22]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[23]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[23]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[24]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[25]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[25]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[26]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[26]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[27]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[27]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[28]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[28]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[29]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[30]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[30]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jmpAddress[31]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchOffset[31]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PC_7_1200mv_100c_v_slow.sdo");
// synopsys translate_on

wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \addr[8]~output_o ;
wire \addr[9]~output_o ;
wire \addr[10]~output_o ;
wire \addr[11]~output_o ;
wire \addr[12]~output_o ;
wire \addr[13]~output_o ;
wire \addr[14]~output_o ;
wire \addr[15]~output_o ;
wire \addr[16]~output_o ;
wire \addr[17]~output_o ;
wire \addr[18]~output_o ;
wire \addr[19]~output_o ;
wire \addr[20]~output_o ;
wire \addr[21]~output_o ;
wire \addr[22]~output_o ;
wire \addr[23]~output_o ;
wire \addr[24]~output_o ;
wire \addr[25]~output_o ;
wire \addr[26]~output_o ;
wire \addr[27]~output_o ;
wire \addr[28]~output_o ;
wire \addr[29]~output_o ;
wire \addr[30]~output_o ;
wire \addr[31]~output_o ;
wire \resetControl~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \jmpAddress[0]~input_o ;
wire \jmpFlag~input_o ;
wire \branchOffset[0]~input_o ;
wire \Add1~0_combout ;
wire \addr~26_combout ;
wire \Reset~input_o ;
wire \Reset~inputclkctrl_outclk ;
wire \zeroFlag~input_o ;
wire \branchFlag~input_o ;
wire \addr[1]~27_combout ;
wire \addr[0]~reg0_q ;
wire \branchOffset[1]~input_o ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \jmpAddress[1]~input_o ;
wire \addr~28_combout ;
wire \addr[1]~reg0_q ;
wire \Add3~0_combout ;
wire \branchOffset[2]~input_o ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add2~0_combout ;
wire \Add3~2_combout ;
wire \addr[2]~reg0feeder_combout ;
wire \jmpAddress[2]~input_o ;
wire \addr[2]~reg0_q ;
wire \branchOffset[3]~input_o ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add3~1 ;
wire \Add3~3_combout ;
wire \Add3~5_combout ;
wire \addr[3]~reg0feeder_combout ;
wire \jmpAddress[3]~input_o ;
wire \addr[3]~reg0_q ;
wire \Add3~4 ;
wire \Add3~6_combout ;
wire \branchOffset[4]~input_o ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add3~8_combout ;
wire \addr[4]~reg0feeder_combout ;
wire \jmpAddress[4]~input_o ;
wire \addr[4]~reg0_q ;
wire \Add3~7 ;
wire \Add3~9_combout ;
wire \branchOffset[5]~input_o ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add3~11_combout ;
wire \addr[5]~reg0feeder_combout ;
wire \jmpAddress[5]~input_o ;
wire \addr[5]~reg0_q ;
wire \jmpAddress[6]~input_o ;
wire \addr[6]~29_combout ;
wire \Add3~10 ;
wire \Add3~12_combout ;
wire \branchOffset[6]~input_o ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add3~14_combout ;
wire \addr[6]~reg0_q ;
wire \jmpAddress[7]~input_o ;
wire \addr[6]~30 ;
wire \addr[7]~31_combout ;
wire \branchOffset[7]~input_o ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add3~13 ;
wire \Add3~15_combout ;
wire \Add3~17_combout ;
wire \addr[7]~reg0_q ;
wire \jmpAddress[8]~input_o ;
wire \addr[7]~32 ;
wire \addr[8]~33_combout ;
wire \Add3~16 ;
wire \Add3~18_combout ;
wire \branchOffset[8]~input_o ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add3~20_combout ;
wire \addr[8]~reg0_q ;
wire \jmpAddress[9]~input_o ;
wire \addr[8]~34 ;
wire \addr[9]~35_combout ;
wire \addr[9]~reg0feeder_combout ;
wire \Add3~19 ;
wire \Add3~21_combout ;
wire \branchOffset[9]~input_o ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add3~23_combout ;
wire \addr[9]~reg0_q ;
wire \jmpAddress[10]~input_o ;
wire \addr[9]~36 ;
wire \addr[10]~37_combout ;
wire \Add3~22 ;
wire \Add3~24_combout ;
wire \branchOffset[10]~input_o ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \Add3~26_combout ;
wire \addr[10]~reg0_q ;
wire \jmpAddress[11]~input_o ;
wire \addr[10]~38 ;
wire \addr[11]~39_combout ;
wire \addr[11]~reg0feeder_combout ;
wire \Add3~25 ;
wire \Add3~27_combout ;
wire \branchOffset[11]~input_o ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Add3~29_combout ;
wire \addr[11]~reg0_q ;
wire \jmpAddress[12]~input_o ;
wire \addr[11]~40 ;
wire \addr[12]~41_combout ;
wire \Add3~28 ;
wire \Add3~30_combout ;
wire \branchOffset[12]~input_o ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add3~32_combout ;
wire \addr[12]~reg0_q ;
wire \jmpAddress[13]~input_o ;
wire \addr[12]~42 ;
wire \addr[13]~43_combout ;
wire \Add3~31 ;
wire \Add3~33_combout ;
wire \branchOffset[13]~input_o ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add3~35_combout ;
wire \addr[13]~reg0_q ;
wire \jmpAddress[14]~input_o ;
wire \addr[13]~44 ;
wire \addr[14]~45_combout ;
wire \addr[14]~reg0feeder_combout ;
wire \branchOffset[14]~input_o ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \Add3~34 ;
wire \Add3~36_combout ;
wire \Add3~38_combout ;
wire \addr[14]~reg0_q ;
wire \jmpAddress[15]~input_o ;
wire \addr[14]~46 ;
wire \addr[15]~47_combout ;
wire \addr[15]~reg0feeder_combout ;
wire \Add3~37 ;
wire \Add3~39_combout ;
wire \branchOffset[15]~input_o ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \Add3~41_combout ;
wire \addr[15]~reg0_q ;
wire \jmpAddress[16]~input_o ;
wire \addr[15]~48 ;
wire \addr[16]~49_combout ;
wire \Add3~40 ;
wire \Add3~42_combout ;
wire \branchOffset[16]~input_o ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Add3~44_combout ;
wire \addr[16]~reg0_q ;
wire \jmpAddress[17]~input_o ;
wire \addr[16]~50 ;
wire \addr[17]~51_combout ;
wire \addr[17]~reg0feeder_combout ;
wire \Add3~43 ;
wire \Add3~45_combout ;
wire \branchOffset[17]~input_o ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \Add3~47_combout ;
wire \addr[17]~reg0_q ;
wire \jmpAddress[18]~input_o ;
wire \addr[17]~52 ;
wire \addr[18]~53_combout ;
wire \addr[18]~reg0feeder_combout ;
wire \Add3~46 ;
wire \Add3~48_combout ;
wire \branchOffset[18]~input_o ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add2~31 ;
wire \Add2~32_combout ;
wire \Add3~50_combout ;
wire \addr[18]~reg0_q ;
wire \jmpAddress[19]~input_o ;
wire \addr[18]~54 ;
wire \addr[19]~55_combout ;
wire \addr[19]~reg0feeder_combout ;
wire \branchOffset[19]~input_o ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add2~33 ;
wire \Add2~34_combout ;
wire \Add3~49 ;
wire \Add3~51_combout ;
wire \Add3~53_combout ;
wire \addr[19]~reg0_q ;
wire \jmpAddress[20]~input_o ;
wire \addr[19]~56 ;
wire \addr[20]~57_combout ;
wire \branchOffset[20]~input_o ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add2~35 ;
wire \Add2~36_combout ;
wire \Add3~52 ;
wire \Add3~54_combout ;
wire \Add3~56_combout ;
wire \addr[20]~reg0_q ;
wire \jmpAddress[21]~input_o ;
wire \addr[20]~58 ;
wire \addr[21]~59_combout ;
wire \Add3~55 ;
wire \Add3~57_combout ;
wire \branchOffset[21]~input_o ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add2~37 ;
wire \Add2~38_combout ;
wire \Add3~59_combout ;
wire \addr[21]~reg0_q ;
wire \jmpAddress[22]~input_o ;
wire \addr[21]~60 ;
wire \addr[22]~61_combout ;
wire \addr[22]~reg0feeder_combout ;
wire \Add3~58 ;
wire \Add3~60_combout ;
wire \branchOffset[22]~input_o ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add2~39 ;
wire \Add2~40_combout ;
wire \Add3~62_combout ;
wire \addr[22]~reg0_q ;
wire \jmpAddress[23]~input_o ;
wire \addr[22]~62 ;
wire \addr[23]~63_combout ;
wire \Add3~61 ;
wire \Add3~63_combout ;
wire \branchOffset[23]~input_o ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add2~41 ;
wire \Add2~42_combout ;
wire \Add3~65_combout ;
wire \addr[23]~reg0_q ;
wire \jmpAddress[24]~input_o ;
wire \addr[23]~64 ;
wire \addr[24]~65_combout ;
wire \Add3~64 ;
wire \Add3~66_combout ;
wire \branchOffset[24]~input_o ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add2~43 ;
wire \Add2~44_combout ;
wire \Add3~68_combout ;
wire \addr[24]~reg0_q ;
wire \jmpAddress[25]~input_o ;
wire \addr[24]~66 ;
wire \addr[25]~67_combout ;
wire \branchOffset[25]~input_o ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add2~45 ;
wire \Add2~46_combout ;
wire \Add3~67 ;
wire \Add3~69_combout ;
wire \Add3~71_combout ;
wire \addr[25]~reg0_q ;
wire \jmpAddress[26]~input_o ;
wire \addr[25]~68 ;
wire \addr[26]~69_combout ;
wire \Add3~70 ;
wire \Add3~72_combout ;
wire \branchOffset[26]~input_o ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add2~47 ;
wire \Add2~48_combout ;
wire \Add3~74_combout ;
wire \addr[26]~reg0_q ;
wire \jmpAddress[27]~input_o ;
wire \addr[26]~70 ;
wire \addr[27]~71_combout ;
wire \Add3~73 ;
wire \Add3~75_combout ;
wire \branchOffset[27]~input_o ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add2~49 ;
wire \Add2~50_combout ;
wire \Add3~77_combout ;
wire \addr[27]~reg0_q ;
wire \jmpAddress[28]~input_o ;
wire \addr[27]~72 ;
wire \addr[28]~73_combout ;
wire \Add3~76 ;
wire \Add3~78_combout ;
wire \branchOffset[28]~input_o ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add2~51 ;
wire \Add2~52_combout ;
wire \Add3~80_combout ;
wire \addr[28]~reg0_q ;
wire \jmpAddress[29]~input_o ;
wire \addr[28]~74 ;
wire \addr[29]~75_combout ;
wire \addr[29]~reg0feeder_combout ;
wire \Add3~79 ;
wire \Add3~81_combout ;
wire \branchOffset[29]~input_o ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add2~53 ;
wire \Add2~54_combout ;
wire \Add3~83_combout ;
wire \addr[29]~reg0_q ;
wire \jmpAddress[30]~input_o ;
wire \addr[29]~76 ;
wire \addr[30]~77_combout ;
wire \Add3~82 ;
wire \Add3~84_combout ;
wire \branchOffset[30]~input_o ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add2~55 ;
wire \Add2~56_combout ;
wire \Add3~86_combout ;
wire \addr[30]~reg0_q ;
wire \jmpAddress[31]~input_o ;
wire \addr[30]~78 ;
wire \addr[31]~79_combout ;
wire \branchOffset[31]~input_o ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \Add2~57 ;
wire \Add2~58_combout ;
wire \Add3~85 ;
wire \Add3~87_combout ;
wire \Add3~89_combout ;
wire \addr[31]~reg0_q ;
wire \resetControl~0_combout ;
wire \resetControl~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X117_Y48_N9
cycloneiv_io_obuf \addr[0]~output (
	.i(\addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N9
cycloneiv_io_obuf \addr[1]~output (
	.i(\addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N9
cycloneiv_io_obuf \addr[2]~output (
	.i(\addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N2
cycloneiv_io_obuf \addr[3]~output (
	.i(\addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N2
cycloneiv_io_obuf \addr[4]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N9
cycloneiv_io_obuf \addr[5]~output (
	.i(\addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N9
cycloneiv_io_obuf \addr[6]~output (
	.i(!\addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \addr[7]~output (
	.i(\addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y19_N9
cycloneiv_io_obuf \addr[8]~output (
	.i(\addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y14_N9
cycloneiv_io_obuf \addr[9]~output (
	.i(!\addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y21_N2
cycloneiv_io_obuf \addr[10]~output (
	.i(\addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \addr[11]~output (
	.i(\addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \addr[12]~output (
	.i(\addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N9
cycloneiv_io_obuf \addr[13]~output (
	.i(\addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[13]~output .bus_hold = "false";
defparam \addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y19_N2
cycloneiv_io_obuf \addr[14]~output (
	.i(\addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[14]~output .bus_hold = "false";
defparam \addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N2
cycloneiv_io_obuf \addr[15]~output (
	.i(\addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[15]~output .bus_hold = "false";
defparam \addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y23_N2
cycloneiv_io_obuf \addr[16]~output (
	.i(\addr[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[16]~output .bus_hold = "false";
defparam \addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N9
cycloneiv_io_obuf \addr[17]~output (
	.i(\addr[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[17]~output .bus_hold = "false";
defparam \addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N2
cycloneiv_io_obuf \addr[18]~output (
	.i(\addr[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[18]~output .bus_hold = "false";
defparam \addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \addr[19]~output (
	.i(\addr[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[19]~output .bus_hold = "false";
defparam \addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y23_N9
cycloneiv_io_obuf \addr[20]~output (
	.i(\addr[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[20]~output .bus_hold = "false";
defparam \addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \addr[21]~output (
	.i(\addr[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[21]~output .bus_hold = "false";
defparam \addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N23
cycloneiv_io_obuf \addr[22]~output (
	.i(\addr[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[22]~output .bus_hold = "false";
defparam \addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N2
cycloneiv_io_obuf \addr[23]~output (
	.i(\addr[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[23]~output .bus_hold = "false";
defparam \addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N9
cycloneiv_io_obuf \addr[24]~output (
	.i(\addr[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[24]~output .bus_hold = "false";
defparam \addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N2
cycloneiv_io_obuf \addr[25]~output (
	.i(\addr[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[25]~output .bus_hold = "false";
defparam \addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N2
cycloneiv_io_obuf \addr[26]~output (
	.i(\addr[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[26]~output .bus_hold = "false";
defparam \addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N9
cycloneiv_io_obuf \addr[27]~output (
	.i(\addr[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[27]~output .bus_hold = "false";
defparam \addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneiv_io_obuf \addr[28]~output (
	.i(\addr[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[28]~output .bus_hold = "false";
defparam \addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N2
cycloneiv_io_obuf \addr[29]~output (
	.i(\addr[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[29]~output .bus_hold = "false";
defparam \addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N16
cycloneiv_io_obuf \addr[30]~output (
	.i(\addr[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[30]~output .bus_hold = "false";
defparam \addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \addr[31]~output (
	.i(\addr[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[31]~output .bus_hold = "false";
defparam \addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N9
cycloneiv_io_obuf \resetControl~output (
	.i(\resetControl~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\resetControl~output_o ),
	.obar());
// synopsys translate_off
defparam \resetControl~output .bus_hold = "false";
defparam \resetControl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N15
cycloneiv_io_ibuf \jmpAddress[0]~input (
	.i(jmpAddress[0]),
	.ibar(gnd),
	.o(\jmpAddress[0]~input_o ));
// synopsys translate_off
defparam \jmpAddress[0]~input .bus_hold = "false";
defparam \jmpAddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \jmpFlag~input (
	.i(jmpFlag),
	.ibar(gnd),
	.o(\jmpFlag~input_o ));
// synopsys translate_off
defparam \jmpFlag~input .bus_hold = "false";
defparam \jmpFlag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N15
cycloneiv_io_ibuf \branchOffset[0]~input (
	.i(branchOffset[0]),
	.ibar(gnd),
	.o(\branchOffset[0]~input_o ));
// synopsys translate_off
defparam \branchOffset[0]~input .bus_hold = "false";
defparam \branchOffset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N0
cycloneiv_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\branchOffset[0]~input_o  & (\addr[0]~reg0_q  $ (VCC))) # (!\branchOffset[0]~input_o  & (\addr[0]~reg0_q  & VCC))
// \Add1~1  = CARRY((\branchOffset[0]~input_o  & \addr[0]~reg0_q ))

	.dataa(\branchOffset[0]~input_o ),
	.datab(\addr[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N4
cycloneiv_lcell_comb \addr~26 (
// Equation(s):
// \addr~26_combout  = (\jmpFlag~input_o  & (\jmpAddress[0]~input_o )) # (!\jmpFlag~input_o  & ((\Add1~0_combout )))

	.dataa(\jmpAddress[0]~input_o ),
	.datab(\jmpFlag~input_o ),
	.datac(\Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr~26_combout ),
	.cout());
// synopsys translate_off
defparam \addr~26 .lut_mask = 16'hB8B8;
defparam \addr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneiv_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N1
cycloneiv_io_ibuf \zeroFlag~input (
	.i(zeroFlag),
	.ibar(gnd),
	.o(\zeroFlag~input_o ));
// synopsys translate_off
defparam \zeroFlag~input .bus_hold = "false";
defparam \zeroFlag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N8
cycloneiv_io_ibuf \branchFlag~input (
	.i(branchFlag),
	.ibar(gnd),
	.o(\branchFlag~input_o ));
// synopsys translate_off
defparam \branchFlag~input .bus_hold = "false";
defparam \branchFlag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N2
cycloneiv_lcell_comb \addr[1]~27 (
// Equation(s):
// \addr[1]~27_combout  = (\jmpFlag~input_o ) # ((!\zeroFlag~input_o  & \branchFlag~input_o ))

	.dataa(gnd),
	.datab(\zeroFlag~input_o ),
	.datac(\jmpFlag~input_o ),
	.datad(\branchFlag~input_o ),
	.cin(gnd),
	.combout(\addr[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~27 .lut_mask = 16'hF3F0;
defparam \addr[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N25
dffeas \addr[0]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr~26_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0]~reg0 .is_wysiwyg = "true";
defparam \addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N1
cycloneiv_io_ibuf \branchOffset[1]~input (
	.i(branchOffset[1]),
	.ibar(gnd),
	.o(\branchOffset[1]~input_o ));
// synopsys translate_off
defparam \branchOffset[1]~input .bus_hold = "false";
defparam \branchOffset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N2
cycloneiv_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\branchOffset[1]~input_o  & ((\addr[1]~reg0_q  & (\Add1~1  & VCC)) # (!\addr[1]~reg0_q  & (!\Add1~1 )))) # (!\branchOffset[1]~input_o  & ((\addr[1]~reg0_q  & (!\Add1~1 )) # (!\addr[1]~reg0_q  & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\branchOffset[1]~input_o  & (!\addr[1]~reg0_q  & !\Add1~1 )) # (!\branchOffset[1]~input_o  & ((!\Add1~1 ) # (!\addr[1]~reg0_q ))))

	.dataa(\branchOffset[1]~input_o ),
	.datab(\addr[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \jmpAddress[1]~input (
	.i(jmpAddress[1]),
	.ibar(gnd),
	.o(\jmpAddress[1]~input_o ));
// synopsys translate_off
defparam \jmpAddress[1]~input .bus_hold = "false";
defparam \jmpAddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N26
cycloneiv_lcell_comb \addr~28 (
// Equation(s):
// \addr~28_combout  = (\jmpFlag~input_o  & ((\jmpAddress[1]~input_o ))) # (!\jmpFlag~input_o  & (\Add1~2_combout ))

	.dataa(\Add1~2_combout ),
	.datab(gnd),
	.datac(\jmpFlag~input_o ),
	.datad(\jmpAddress[1]~input_o ),
	.cin(gnd),
	.combout(\addr~28_combout ),
	.cout());
// synopsys translate_off
defparam \addr~28 .lut_mask = 16'hFA0A;
defparam \addr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N9
dffeas \addr[1]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr~28_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1]~reg0 .is_wysiwyg = "true";
defparam \addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N2
cycloneiv_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \addr[2]~reg0_q  $ (VCC)
// \Add3~1  = CARRY(\addr[2]~reg0_q )

	.dataa(\addr[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h55AA;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N8
cycloneiv_io_ibuf \branchOffset[2]~input (
	.i(branchOffset[2]),
	.ibar(gnd),
	.o(\branchOffset[2]~input_o ));
// synopsys translate_off
defparam \branchOffset[2]~input .bus_hold = "false";
defparam \branchOffset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N4
cycloneiv_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\addr[2]~reg0_q  $ (\branchOffset[2]~input_o  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\addr[2]~reg0_q  & ((\branchOffset[2]~input_o ) # (!\Add1~3 ))) # (!\addr[2]~reg0_q  & (\branchOffset[2]~input_o  & !\Add1~3 )))

	.dataa(\addr[2]~reg0_q ),
	.datab(\branchOffset[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N2
cycloneiv_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \Add1~4_combout  $ (VCC)
// \Add2~1  = CARRY(\Add1~4_combout )

	.dataa(gnd),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N24
cycloneiv_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~0_combout )) # (!\zeroFlag~input_o  & ((\Add2~0_combout ))))) # (!\branchFlag~input_o  & (((\Add3~0_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~0_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'hF2D0;
defparam \Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N0
cycloneiv_lcell_comb \addr[2]~reg0feeder (
// Equation(s):
// \addr[2]~reg0feeder_combout  = \Add3~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\addr[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N1
cycloneiv_io_ibuf \jmpAddress[2]~input (
	.i(jmpAddress[2]),
	.ibar(gnd),
	.o(\jmpAddress[2]~input_o ));
// synopsys translate_off
defparam \jmpAddress[2]~input .bus_hold = "false";
defparam \jmpAddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y13_N1
dffeas \addr[2]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[2]~reg0feeder_combout ),
	.asdata(\jmpAddress[2]~input_o ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2]~reg0 .is_wysiwyg = "true";
defparam \addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N1
cycloneiv_io_ibuf \branchOffset[3]~input (
	.i(branchOffset[3]),
	.ibar(gnd),
	.o(\branchOffset[3]~input_o ));
// synopsys translate_off
defparam \branchOffset[3]~input .bus_hold = "false";
defparam \branchOffset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N6
cycloneiv_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\branchOffset[3]~input_o  & ((\addr[3]~reg0_q  & (\Add1~5  & VCC)) # (!\addr[3]~reg0_q  & (!\Add1~5 )))) # (!\branchOffset[3]~input_o  & ((\addr[3]~reg0_q  & (!\Add1~5 )) # (!\addr[3]~reg0_q  & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\branchOffset[3]~input_o  & (!\addr[3]~reg0_q  & !\Add1~5 )) # (!\branchOffset[3]~input_o  & ((!\Add1~5 ) # (!\addr[3]~reg0_q ))))

	.dataa(\branchOffset[3]~input_o ),
	.datab(\addr[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N4
cycloneiv_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add1~6_combout  & (\Add2~1  & VCC)) # (!\Add1~6_combout  & (!\Add2~1 ))
// \Add2~3  = CARRY((!\Add1~6_combout  & !\Add2~1 ))

	.dataa(gnd),
	.datab(\Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC303;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N4
cycloneiv_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_combout  = (\addr[3]~reg0_q  & (!\Add3~1 )) # (!\addr[3]~reg0_q  & ((\Add3~1 ) # (GND)))
// \Add3~4  = CARRY((!\Add3~1 ) # (!\addr[3]~reg0_q ))

	.dataa(\addr[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~3_combout ),
	.cout(\Add3~4 ));
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'h5A5F;
defparam \Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N18
cycloneiv_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & ((\Add3~3_combout ))) # (!\zeroFlag~input_o  & (\Add2~2_combout )))) # (!\branchFlag~input_o  & (((\Add3~3_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\Add2~2_combout ),
	.datac(\zeroFlag~input_o ),
	.datad(\Add3~3_combout ),
	.cin(gnd),
	.combout(\Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~5 .lut_mask = 16'hFD08;
defparam \Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N6
cycloneiv_lcell_comb \addr[3]~reg0feeder (
// Equation(s):
// \addr[3]~reg0feeder_combout  = \Add3~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~5_combout ),
	.cin(gnd),
	.combout(\addr[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \jmpAddress[3]~input (
	.i(jmpAddress[3]),
	.ibar(gnd),
	.o(\jmpAddress[3]~input_o ));
// synopsys translate_off
defparam \jmpAddress[3]~input .bus_hold = "false";
defparam \jmpAddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y13_N7
dffeas \addr[3]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[3]~reg0feeder_combout ),
	.asdata(\jmpAddress[3]~input_o ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3]~reg0 .is_wysiwyg = "true";
defparam \addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N6
cycloneiv_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\addr[4]~reg0_q  & (\Add3~4  $ (GND))) # (!\addr[4]~reg0_q  & (!\Add3~4  & VCC))
// \Add3~7  = CARRY((\addr[4]~reg0_q  & !\Add3~4 ))

	.dataa(\addr[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~4 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'hA50A;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \branchOffset[4]~input (
	.i(branchOffset[4]),
	.ibar(gnd),
	.o(\branchOffset[4]~input_o ));
// synopsys translate_off
defparam \branchOffset[4]~input .bus_hold = "false";
defparam \branchOffset[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N8
cycloneiv_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\addr[4]~reg0_q  $ (\branchOffset[4]~input_o  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\addr[4]~reg0_q  & ((\branchOffset[4]~input_o ) # (!\Add1~7 ))) # (!\addr[4]~reg0_q  & (\branchOffset[4]~input_o  & !\Add1~7 )))

	.dataa(\addr[4]~reg0_q ),
	.datab(\branchOffset[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N6
cycloneiv_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (\Add1~8_combout  & ((GND) # (!\Add2~3 ))) # (!\Add1~8_combout  & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((\Add1~8_combout ) # (!\Add2~3 ))

	.dataa(\Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h5AAF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N12
cycloneiv_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~6_combout )) # (!\zeroFlag~input_o  & ((\Add2~4_combout ))))) # (!\branchFlag~input_o  & (((\Add3~6_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~6_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hF2D0;
defparam \Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N16
cycloneiv_lcell_comb \addr[4]~reg0feeder (
// Equation(s):
// \addr[4]~reg0feeder_combout  = \Add3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\addr[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \jmpAddress[4]~input (
	.i(jmpAddress[4]),
	.ibar(gnd),
	.o(\jmpAddress[4]~input_o ));
// synopsys translate_off
defparam \jmpAddress[4]~input .bus_hold = "false";
defparam \jmpAddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y13_N17
dffeas \addr[4]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[4]~reg0feeder_combout ),
	.asdata(\jmpAddress[4]~input_o ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4]~reg0 .is_wysiwyg = "true";
defparam \addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N8
cycloneiv_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_combout  = (\addr[5]~reg0_q  & (!\Add3~7 )) # (!\addr[5]~reg0_q  & ((\Add3~7 ) # (GND)))
// \Add3~10  = CARRY((!\Add3~7 ) # (!\addr[5]~reg0_q ))

	.dataa(\addr[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~9_combout ),
	.cout(\Add3~10 ));
// synopsys translate_off
defparam \Add3~9 .lut_mask = 16'h5A5F;
defparam \Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N1
cycloneiv_io_ibuf \branchOffset[5]~input (
	.i(branchOffset[5]),
	.ibar(gnd),
	.o(\branchOffset[5]~input_o ));
// synopsys translate_off
defparam \branchOffset[5]~input .bus_hold = "false";
defparam \branchOffset[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N10
cycloneiv_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\addr[5]~reg0_q  & ((\branchOffset[5]~input_o  & (\Add1~9  & VCC)) # (!\branchOffset[5]~input_o  & (!\Add1~9 )))) # (!\addr[5]~reg0_q  & ((\branchOffset[5]~input_o  & (!\Add1~9 )) # (!\branchOffset[5]~input_o  & ((\Add1~9 ) # 
// (GND)))))
// \Add1~11  = CARRY((\addr[5]~reg0_q  & (!\branchOffset[5]~input_o  & !\Add1~9 )) # (!\addr[5]~reg0_q  & ((!\Add1~9 ) # (!\branchOffset[5]~input_o ))))

	.dataa(\addr[5]~reg0_q ),
	.datab(\branchOffset[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N8
cycloneiv_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add1~10_combout  & (\Add2~5  & VCC)) # (!\Add1~10_combout  & (!\Add2~5 ))
// \Add2~7  = CARRY((!\Add1~10_combout  & !\Add2~5 ))

	.dataa(\Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hA505;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N22
cycloneiv_lcell_comb \Add3~11 (
// Equation(s):
// \Add3~11_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~9_combout )) # (!\zeroFlag~input_o  & ((\Add2~6_combout ))))) # (!\branchFlag~input_o  & (((\Add3~9_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~9_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~11 .lut_mask = 16'hF2D0;
defparam \Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N14
cycloneiv_lcell_comb \addr[5]~reg0feeder (
// Equation(s):
// \addr[5]~reg0feeder_combout  = \Add3~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~11_combout ),
	.cin(gnd),
	.combout(\addr[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \jmpAddress[5]~input (
	.i(jmpAddress[5]),
	.ibar(gnd),
	.o(\jmpAddress[5]~input_o ));
// synopsys translate_off
defparam \jmpAddress[5]~input .bus_hold = "false";
defparam \jmpAddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y13_N15
dffeas \addr[5]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[5]~reg0feeder_combout ),
	.asdata(\jmpAddress[5]~input_o ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5]~reg0 .is_wysiwyg = "true";
defparam \addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \jmpAddress[6]~input (
	.i(jmpAddress[6]),
	.ibar(gnd),
	.o(\jmpAddress[6]~input_o ));
// synopsys translate_off
defparam \jmpAddress[6]~input .bus_hold = "false";
defparam \jmpAddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N6
cycloneiv_lcell_comb \addr[6]~29 (
// Equation(s):
// \addr[6]~29_combout  = \jmpAddress[6]~input_o 
// \addr[6]~30  = CARRY(\jmpAddress[6]~input_o )

	.dataa(gnd),
	.datab(\jmpAddress[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[6]~29_combout ),
	.cout(\addr[6]~30 ));
// synopsys translate_off
defparam \addr[6]~29 .lut_mask = 16'hCCCC;
defparam \addr[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N10
cycloneiv_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (\addr[6]~reg0_q  & (!\Add3~10  & VCC)) # (!\addr[6]~reg0_q  & (\Add3~10  $ (GND)))
// \Add3~13  = CARRY((!\addr[6]~reg0_q  & !\Add3~10 ))

	.dataa(gnd),
	.datab(\addr[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~10 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h3C03;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \branchOffset[6]~input (
	.i(branchOffset[6]),
	.ibar(gnd),
	.o(\branchOffset[6]~input_o ));
// synopsys translate_off
defparam \branchOffset[6]~input .bus_hold = "false";
defparam \branchOffset[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N12
cycloneiv_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\addr[6]~reg0_q  $ (\branchOffset[6]~input_o  $ (\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\addr[6]~reg0_q  & (\branchOffset[6]~input_o  & !\Add1~11 )) # (!\addr[6]~reg0_q  & ((\branchOffset[6]~input_o ) # (!\Add1~11 ))))

	.dataa(\addr[6]~reg0_q ),
	.datab(\branchOffset[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h964D;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N10
cycloneiv_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\Add1~12_combout  & ((GND) # (!\Add2~7 ))) # (!\Add1~12_combout  & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((\Add1~12_combout ) # (!\Add2~7 ))

	.dataa(\Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h5AAF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N16
cycloneiv_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (!\Add3~12_combout )) # (!\zeroFlag~input_o  & ((!\Add2~8_combout ))))) # (!\branchFlag~input_o  & (((!\Add3~12_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~12_combout ),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h0D2F;
defparam \Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N7
dffeas \addr[6]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[6]~29_combout ),
	.asdata(\Add3~14_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6]~reg0 .is_wysiwyg = "true";
defparam \addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N8
cycloneiv_io_ibuf \jmpAddress[7]~input (
	.i(jmpAddress[7]),
	.ibar(gnd),
	.o(\jmpAddress[7]~input_o ));
// synopsys translate_off
defparam \jmpAddress[7]~input .bus_hold = "false";
defparam \jmpAddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N8
cycloneiv_lcell_comb \addr[7]~31 (
// Equation(s):
// \addr[7]~31_combout  = (\jmpAddress[7]~input_o  & (!\addr[6]~30 )) # (!\jmpAddress[7]~input_o  & ((\addr[6]~30 ) # (GND)))
// \addr[7]~32  = CARRY((!\addr[6]~30 ) # (!\jmpAddress[7]~input_o ))

	.dataa(\jmpAddress[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[6]~30 ),
	.combout(\addr[7]~31_combout ),
	.cout(\addr[7]~32 ));
// synopsys translate_off
defparam \addr[7]~31 .lut_mask = 16'h5A5F;
defparam \addr[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N1
cycloneiv_io_ibuf \branchOffset[7]~input (
	.i(branchOffset[7]),
	.ibar(gnd),
	.o(\branchOffset[7]~input_o ));
// synopsys translate_off
defparam \branchOffset[7]~input .bus_hold = "false";
defparam \branchOffset[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N14
cycloneiv_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\addr[7]~reg0_q  & ((\branchOffset[7]~input_o  & (\Add1~13  & VCC)) # (!\branchOffset[7]~input_o  & (!\Add1~13 )))) # (!\addr[7]~reg0_q  & ((\branchOffset[7]~input_o  & (!\Add1~13 )) # (!\branchOffset[7]~input_o  & ((\Add1~13 ) # 
// (GND)))))
// \Add1~15  = CARRY((\addr[7]~reg0_q  & (!\branchOffset[7]~input_o  & !\Add1~13 )) # (!\addr[7]~reg0_q  & ((!\Add1~13 ) # (!\branchOffset[7]~input_o ))))

	.dataa(\addr[7]~reg0_q ),
	.datab(\branchOffset[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N12
cycloneiv_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add1~14_combout  & (\Add2~9  & VCC)) # (!\Add1~14_combout  & (!\Add2~9 ))
// \Add2~11  = CARRY((!\Add1~14_combout  & !\Add2~9 ))

	.dataa(\Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hA505;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N12
cycloneiv_lcell_comb \Add3~15 (
// Equation(s):
// \Add3~15_combout  = (\addr[7]~reg0_q  & (!\Add3~13 )) # (!\addr[7]~reg0_q  & ((\Add3~13 ) # (GND)))
// \Add3~16  = CARRY((!\Add3~13 ) # (!\addr[7]~reg0_q ))

	.dataa(\addr[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~15_combout ),
	.cout(\Add3~16 ));
// synopsys translate_off
defparam \Add3~15 .lut_mask = 16'h5A5F;
defparam \Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N4
cycloneiv_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & ((\Add3~15_combout ))) # (!\zeroFlag~input_o  & (\Add2~10_combout )))) # (!\branchFlag~input_o  & (((\Add3~15_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\Add2~10_combout ),
	.datac(\Add3~15_combout ),
	.datad(\zeroFlag~input_o ),
	.cin(gnd),
	.combout(\Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~17 .lut_mask = 16'hF0D8;
defparam \Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N9
dffeas \addr[7]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[7]~31_combout ),
	.asdata(\Add3~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7]~reg0 .is_wysiwyg = "true";
defparam \addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N1
cycloneiv_io_ibuf \jmpAddress[8]~input (
	.i(jmpAddress[8]),
	.ibar(gnd),
	.o(\jmpAddress[8]~input_o ));
// synopsys translate_off
defparam \jmpAddress[8]~input .bus_hold = "false";
defparam \jmpAddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N10
cycloneiv_lcell_comb \addr[8]~33 (
// Equation(s):
// \addr[8]~33_combout  = (\jmpAddress[8]~input_o  & (\addr[7]~32  $ (GND))) # (!\jmpAddress[8]~input_o  & (!\addr[7]~32  & VCC))
// \addr[8]~34  = CARRY((\jmpAddress[8]~input_o  & !\addr[7]~32 ))

	.dataa(gnd),
	.datab(\jmpAddress[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[7]~32 ),
	.combout(\addr[8]~33_combout ),
	.cout(\addr[8]~34 ));
// synopsys translate_off
defparam \addr[8]~33 .lut_mask = 16'hC30C;
defparam \addr[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N14
cycloneiv_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\addr[8]~reg0_q  & (\Add3~16  $ (GND))) # (!\addr[8]~reg0_q  & (!\Add3~16  & VCC))
// \Add3~19  = CARRY((\addr[8]~reg0_q  & !\Add3~16 ))

	.dataa(\addr[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~16 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'hA50A;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N8
cycloneiv_io_ibuf \branchOffset[8]~input (
	.i(branchOffset[8]),
	.ibar(gnd),
	.o(\branchOffset[8]~input_o ));
// synopsys translate_off
defparam \branchOffset[8]~input .bus_hold = "false";
defparam \branchOffset[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N16
cycloneiv_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\addr[8]~reg0_q  $ (\branchOffset[8]~input_o  $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\addr[8]~reg0_q  & ((\branchOffset[8]~input_o ) # (!\Add1~15 ))) # (!\addr[8]~reg0_q  & (\branchOffset[8]~input_o  & !\Add1~15 )))

	.dataa(\addr[8]~reg0_q ),
	.datab(\branchOffset[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N14
cycloneiv_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Add1~16_combout  & ((GND) # (!\Add2~11 ))) # (!\Add1~16_combout  & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((\Add1~16_combout ) # (!\Add2~11 ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h5AAF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N10
cycloneiv_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~18_combout )) # (!\zeroFlag~input_o  & ((\Add2~12_combout ))))) # (!\branchFlag~input_o  & (((\Add3~18_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~18_combout ),
	.datad(\Add2~12_combout ),
	.cin(gnd),
	.combout(\Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hF2D0;
defparam \Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N11
dffeas \addr[8]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[8]~33_combout ),
	.asdata(\Add3~20_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[8]~reg0 .is_wysiwyg = "true";
defparam \addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N8
cycloneiv_io_ibuf \jmpAddress[9]~input (
	.i(jmpAddress[9]),
	.ibar(gnd),
	.o(\jmpAddress[9]~input_o ));
// synopsys translate_off
defparam \jmpAddress[9]~input .bus_hold = "false";
defparam \jmpAddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N12
cycloneiv_lcell_comb \addr[9]~35 (
// Equation(s):
// \addr[9]~35_combout  = (\jmpAddress[9]~input_o  & (!\addr[8]~34  & VCC)) # (!\jmpAddress[9]~input_o  & (\addr[8]~34  $ (GND)))
// \addr[9]~36  = CARRY((!\jmpAddress[9]~input_o  & !\addr[8]~34 ))

	.dataa(\jmpAddress[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[8]~34 ),
	.combout(\addr[9]~35_combout ),
	.cout(\addr[9]~36 ));
// synopsys translate_off
defparam \addr[9]~35 .lut_mask = 16'h5A05;
defparam \addr[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N20
cycloneiv_lcell_comb \addr[9]~reg0feeder (
// Equation(s):
// \addr[9]~reg0feeder_combout  = \addr[9]~35_combout 

	.dataa(gnd),
	.datab(\addr[9]~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[9]~reg0feeder .lut_mask = 16'hCCCC;
defparam \addr[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N16
cycloneiv_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_combout  = (\addr[9]~reg0_q  & ((\Add3~19 ) # (GND))) # (!\addr[9]~reg0_q  & (!\Add3~19 ))
// \Add3~22  = CARRY((\addr[9]~reg0_q ) # (!\Add3~19 ))

	.dataa(gnd),
	.datab(\addr[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~21_combout ),
	.cout(\Add3~22 ));
// synopsys translate_off
defparam \Add3~21 .lut_mask = 16'hC3CF;
defparam \Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N8
cycloneiv_io_ibuf \branchOffset[9]~input (
	.i(branchOffset[9]),
	.ibar(gnd),
	.o(\branchOffset[9]~input_o ));
// synopsys translate_off
defparam \branchOffset[9]~input .bus_hold = "false";
defparam \branchOffset[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N18
cycloneiv_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\addr[9]~reg0_q  & ((\branchOffset[9]~input_o  & (!\Add1~17 )) # (!\branchOffset[9]~input_o  & ((\Add1~17 ) # (GND))))) # (!\addr[9]~reg0_q  & ((\branchOffset[9]~input_o  & (\Add1~17  & VCC)) # (!\branchOffset[9]~input_o  & (!\Add1~17 
// ))))
// \Add1~19  = CARRY((\addr[9]~reg0_q  & ((!\Add1~17 ) # (!\branchOffset[9]~input_o ))) # (!\addr[9]~reg0_q  & (!\branchOffset[9]~input_o  & !\Add1~17 )))

	.dataa(\addr[9]~reg0_q ),
	.datab(\branchOffset[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h692B;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N16
cycloneiv_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add1~18_combout  & (\Add2~13  & VCC)) # (!\Add1~18_combout  & (!\Add2~13 ))
// \Add2~15  = CARRY((!\Add1~18_combout  & !\Add2~13 ))

	.dataa(gnd),
	.datab(\Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hC303;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N8
cycloneiv_lcell_comb \Add3~23 (
// Equation(s):
// \Add3~23_combout  = (\zeroFlag~input_o  & (!\Add3~21_combout )) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((!\Add2~14_combout ))) # (!\branchFlag~input_o  & (!\Add3~21_combout ))))

	.dataa(\Add3~21_combout ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add2~14_combout ),
	.datad(\branchFlag~input_o ),
	.cin(gnd),
	.combout(\Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~23 .lut_mask = 16'h4755;
defparam \Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N21
dffeas \addr[9]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[9]~reg0feeder_combout ),
	.asdata(\Add3~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[9]~reg0 .is_wysiwyg = "true";
defparam \addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \jmpAddress[10]~input (
	.i(jmpAddress[10]),
	.ibar(gnd),
	.o(\jmpAddress[10]~input_o ));
// synopsys translate_off
defparam \jmpAddress[10]~input .bus_hold = "false";
defparam \jmpAddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N14
cycloneiv_lcell_comb \addr[10]~37 (
// Equation(s):
// \addr[10]~37_combout  = (\jmpAddress[10]~input_o  & (\addr[9]~36  $ (GND))) # (!\jmpAddress[10]~input_o  & (!\addr[9]~36  & VCC))
// \addr[10]~38  = CARRY((\jmpAddress[10]~input_o  & !\addr[9]~36 ))

	.dataa(gnd),
	.datab(\jmpAddress[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[9]~36 ),
	.combout(\addr[10]~37_combout ),
	.cout(\addr[10]~38 ));
// synopsys translate_off
defparam \addr[10]~37 .lut_mask = 16'hC30C;
defparam \addr[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N18
cycloneiv_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (\addr[10]~reg0_q  & (\Add3~22  $ (GND))) # (!\addr[10]~reg0_q  & (!\Add3~22  & VCC))
// \Add3~25  = CARRY((\addr[10]~reg0_q  & !\Add3~22 ))

	.dataa(\addr[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~22 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hA50A;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N8
cycloneiv_io_ibuf \branchOffset[10]~input (
	.i(branchOffset[10]),
	.ibar(gnd),
	.o(\branchOffset[10]~input_o ));
// synopsys translate_off
defparam \branchOffset[10]~input .bus_hold = "false";
defparam \branchOffset[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N20
cycloneiv_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\addr[10]~reg0_q  $ (\branchOffset[10]~input_o  $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\addr[10]~reg0_q  & ((\branchOffset[10]~input_o ) # (!\Add1~19 ))) # (!\addr[10]~reg0_q  & (\branchOffset[10]~input_o  & !\Add1~19 )))

	.dataa(\addr[10]~reg0_q ),
	.datab(\branchOffset[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N18
cycloneiv_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (\Add1~20_combout  & ((GND) # (!\Add2~15 ))) # (!\Add1~20_combout  & (\Add2~15  $ (GND)))
// \Add2~17  = CARRY((\Add1~20_combout ) # (!\Add2~15 ))

	.dataa(gnd),
	.datab(\Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h3CCF;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N26
cycloneiv_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~24_combout )) # (!\zeroFlag~input_o  & ((\Add2~16_combout ))))) # (!\branchFlag~input_o  & (\Add3~24_combout ))

	.dataa(\branchFlag~input_o ),
	.datab(\Add3~24_combout ),
	.datac(\zeroFlag~input_o ),
	.datad(\Add2~16_combout ),
	.cin(gnd),
	.combout(\Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'hCEC4;
defparam \Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N15
dffeas \addr[10]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[10]~37_combout ),
	.asdata(\Add3~26_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[10]~reg0 .is_wysiwyg = "true";
defparam \addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N1
cycloneiv_io_ibuf \jmpAddress[11]~input (
	.i(jmpAddress[11]),
	.ibar(gnd),
	.o(\jmpAddress[11]~input_o ));
// synopsys translate_off
defparam \jmpAddress[11]~input .bus_hold = "false";
defparam \jmpAddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N16
cycloneiv_lcell_comb \addr[11]~39 (
// Equation(s):
// \addr[11]~39_combout  = (\jmpAddress[11]~input_o  & (!\addr[10]~38 )) # (!\jmpAddress[11]~input_o  & ((\addr[10]~38 ) # (GND)))
// \addr[11]~40  = CARRY((!\addr[10]~38 ) # (!\jmpAddress[11]~input_o ))

	.dataa(\jmpAddress[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[10]~38 ),
	.combout(\addr[11]~39_combout ),
	.cout(\addr[11]~40 ));
// synopsys translate_off
defparam \addr[11]~39 .lut_mask = 16'h5A5F;
defparam \addr[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N0
cycloneiv_lcell_comb \addr[11]~reg0feeder (
// Equation(s):
// \addr[11]~reg0feeder_combout  = \addr[11]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[11]~39_combout ),
	.cin(gnd),
	.combout(\addr[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N20
cycloneiv_lcell_comb \Add3~27 (
// Equation(s):
// \Add3~27_combout  = (\addr[11]~reg0_q  & (!\Add3~25 )) # (!\addr[11]~reg0_q  & ((\Add3~25 ) # (GND)))
// \Add3~28  = CARRY((!\Add3~25 ) # (!\addr[11]~reg0_q ))

	.dataa(\addr[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~27_combout ),
	.cout(\Add3~28 ));
// synopsys translate_off
defparam \Add3~27 .lut_mask = 16'h5A5F;
defparam \Add3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \branchOffset[11]~input (
	.i(branchOffset[11]),
	.ibar(gnd),
	.o(\branchOffset[11]~input_o ));
// synopsys translate_off
defparam \branchOffset[11]~input .bus_hold = "false";
defparam \branchOffset[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N22
cycloneiv_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\branchOffset[11]~input_o  & ((\addr[11]~reg0_q  & (\Add1~21  & VCC)) # (!\addr[11]~reg0_q  & (!\Add1~21 )))) # (!\branchOffset[11]~input_o  & ((\addr[11]~reg0_q  & (!\Add1~21 )) # (!\addr[11]~reg0_q  & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\branchOffset[11]~input_o  & (!\addr[11]~reg0_q  & !\Add1~21 )) # (!\branchOffset[11]~input_o  & ((!\Add1~21 ) # (!\addr[11]~reg0_q ))))

	.dataa(\branchOffset[11]~input_o ),
	.datab(\addr[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N20
cycloneiv_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Add1~22_combout  & (\Add2~17  & VCC)) # (!\Add1~22_combout  & (!\Add2~17 ))
// \Add2~19  = CARRY((!\Add1~22_combout  & !\Add2~17 ))

	.dataa(gnd),
	.datab(\Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'hC303;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N0
cycloneiv_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~27_combout )) # (!\zeroFlag~input_o  & ((\Add2~18_combout ))))) # (!\branchFlag~input_o  & (((\Add3~27_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~27_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~29 .lut_mask = 16'hF2D0;
defparam \Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N1
dffeas \addr[11]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[11]~reg0feeder_combout ),
	.asdata(\Add3~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[11]~reg0 .is_wysiwyg = "true";
defparam \addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \jmpAddress[12]~input (
	.i(jmpAddress[12]),
	.ibar(gnd),
	.o(\jmpAddress[12]~input_o ));
// synopsys translate_off
defparam \jmpAddress[12]~input .bus_hold = "false";
defparam \jmpAddress[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N18
cycloneiv_lcell_comb \addr[12]~41 (
// Equation(s):
// \addr[12]~41_combout  = (\jmpAddress[12]~input_o  & (\addr[11]~40  $ (GND))) # (!\jmpAddress[12]~input_o  & (!\addr[11]~40  & VCC))
// \addr[12]~42  = CARRY((\jmpAddress[12]~input_o  & !\addr[11]~40 ))

	.dataa(gnd),
	.datab(\jmpAddress[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[11]~40 ),
	.combout(\addr[12]~41_combout ),
	.cout(\addr[12]~42 ));
// synopsys translate_off
defparam \addr[12]~41 .lut_mask = 16'hC30C;
defparam \addr[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N22
cycloneiv_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (\addr[12]~reg0_q  & (\Add3~28  $ (GND))) # (!\addr[12]~reg0_q  & (!\Add3~28  & VCC))
// \Add3~31  = CARRY((\addr[12]~reg0_q  & !\Add3~28 ))

	.dataa(gnd),
	.datab(\addr[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~28 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'hC30C;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N1
cycloneiv_io_ibuf \branchOffset[12]~input (
	.i(branchOffset[12]),
	.ibar(gnd),
	.o(\branchOffset[12]~input_o ));
// synopsys translate_off
defparam \branchOffset[12]~input .bus_hold = "false";
defparam \branchOffset[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N24
cycloneiv_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\addr[12]~reg0_q  $ (\branchOffset[12]~input_o  $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\addr[12]~reg0_q  & ((\branchOffset[12]~input_o ) # (!\Add1~23 ))) # (!\addr[12]~reg0_q  & (\branchOffset[12]~input_o  & !\Add1~23 )))

	.dataa(\addr[12]~reg0_q ),
	.datab(\branchOffset[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N22
cycloneiv_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (\Add1~24_combout  & ((GND) # (!\Add2~19 ))) # (!\Add1~24_combout  & (\Add2~19  $ (GND)))
// \Add2~21  = CARRY((\Add1~24_combout ) # (!\Add2~19 ))

	.dataa(gnd),
	.datab(\Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h3CCF;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N6
cycloneiv_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~30_combout )) # (!\zeroFlag~input_o  & ((\Add2~20_combout ))))) # (!\branchFlag~input_o  & (((\Add3~30_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~30_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'hF2D0;
defparam \Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N19
dffeas \addr[12]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[12]~41_combout ),
	.asdata(\Add3~32_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[12]~reg0 .is_wysiwyg = "true";
defparam \addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N1
cycloneiv_io_ibuf \jmpAddress[13]~input (
	.i(jmpAddress[13]),
	.ibar(gnd),
	.o(\jmpAddress[13]~input_o ));
// synopsys translate_off
defparam \jmpAddress[13]~input .bus_hold = "false";
defparam \jmpAddress[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N20
cycloneiv_lcell_comb \addr[13]~43 (
// Equation(s):
// \addr[13]~43_combout  = (\jmpAddress[13]~input_o  & (!\addr[12]~42 )) # (!\jmpAddress[13]~input_o  & ((\addr[12]~42 ) # (GND)))
// \addr[13]~44  = CARRY((!\addr[12]~42 ) # (!\jmpAddress[13]~input_o ))

	.dataa(\jmpAddress[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[12]~42 ),
	.combout(\addr[13]~43_combout ),
	.cout(\addr[13]~44 ));
// synopsys translate_off
defparam \addr[13]~43 .lut_mask = 16'h5A5F;
defparam \addr[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N24
cycloneiv_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_combout  = (\addr[13]~reg0_q  & (!\Add3~31 )) # (!\addr[13]~reg0_q  & ((\Add3~31 ) # (GND)))
// \Add3~34  = CARRY((!\Add3~31 ) # (!\addr[13]~reg0_q ))

	.dataa(gnd),
	.datab(\addr[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~33_combout ),
	.cout(\Add3~34 ));
// synopsys translate_off
defparam \Add3~33 .lut_mask = 16'h3C3F;
defparam \Add3~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \branchOffset[13]~input (
	.i(branchOffset[13]),
	.ibar(gnd),
	.o(\branchOffset[13]~input_o ));
// synopsys translate_off
defparam \branchOffset[13]~input .bus_hold = "false";
defparam \branchOffset[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N26
cycloneiv_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\addr[13]~reg0_q  & ((\branchOffset[13]~input_o  & (\Add1~25  & VCC)) # (!\branchOffset[13]~input_o  & (!\Add1~25 )))) # (!\addr[13]~reg0_q  & ((\branchOffset[13]~input_o  & (!\Add1~25 )) # (!\branchOffset[13]~input_o  & ((\Add1~25 ) 
// # (GND)))))
// \Add1~27  = CARRY((\addr[13]~reg0_q  & (!\branchOffset[13]~input_o  & !\Add1~25 )) # (!\addr[13]~reg0_q  & ((!\Add1~25 ) # (!\branchOffset[13]~input_o ))))

	.dataa(\addr[13]~reg0_q ),
	.datab(\branchOffset[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N24
cycloneiv_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (\Add1~26_combout  & (\Add2~21  & VCC)) # (!\Add1~26_combout  & (!\Add2~21 ))
// \Add2~23  = CARRY((!\Add1~26_combout  & !\Add2~21 ))

	.dataa(\Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hA505;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N2
cycloneiv_lcell_comb \Add3~35 (
// Equation(s):
// \Add3~35_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~33_combout )) # (!\zeroFlag~input_o  & ((\Add2~22_combout ))))) # (!\branchFlag~input_o  & (\Add3~33_combout ))

	.dataa(\branchFlag~input_o ),
	.datab(\Add3~33_combout ),
	.datac(\Add2~22_combout ),
	.datad(\zeroFlag~input_o ),
	.cin(gnd),
	.combout(\Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~35 .lut_mask = 16'hCCE4;
defparam \Add3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N21
dffeas \addr[13]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[13]~43_combout ),
	.asdata(\Add3~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[13]~reg0 .is_wysiwyg = "true";
defparam \addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \jmpAddress[14]~input (
	.i(jmpAddress[14]),
	.ibar(gnd),
	.o(\jmpAddress[14]~input_o ));
// synopsys translate_off
defparam \jmpAddress[14]~input .bus_hold = "false";
defparam \jmpAddress[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N22
cycloneiv_lcell_comb \addr[14]~45 (
// Equation(s):
// \addr[14]~45_combout  = (\jmpAddress[14]~input_o  & (\addr[13]~44  $ (GND))) # (!\jmpAddress[14]~input_o  & (!\addr[13]~44  & VCC))
// \addr[14]~46  = CARRY((\jmpAddress[14]~input_o  & !\addr[13]~44 ))

	.dataa(\jmpAddress[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[13]~44 ),
	.combout(\addr[14]~45_combout ),
	.cout(\addr[14]~46 ));
// synopsys translate_off
defparam \addr[14]~45 .lut_mask = 16'hA50A;
defparam \addr[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N14
cycloneiv_lcell_comb \addr[14]~reg0feeder (
// Equation(s):
// \addr[14]~reg0feeder_combout  = \addr[14]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[14]~45_combout ),
	.cin(gnd),
	.combout(\addr[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N1
cycloneiv_io_ibuf \branchOffset[14]~input (
	.i(branchOffset[14]),
	.ibar(gnd),
	.o(\branchOffset[14]~input_o ));
// synopsys translate_off
defparam \branchOffset[14]~input .bus_hold = "false";
defparam \branchOffset[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N28
cycloneiv_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((\branchOffset[14]~input_o  $ (\addr[14]~reg0_q  $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((\branchOffset[14]~input_o  & ((\addr[14]~reg0_q ) # (!\Add1~27 ))) # (!\branchOffset[14]~input_o  & (\addr[14]~reg0_q  & !\Add1~27 )))

	.dataa(\branchOffset[14]~input_o ),
	.datab(\addr[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N26
cycloneiv_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (\Add1~28_combout  & ((GND) # (!\Add2~23 ))) # (!\Add1~28_combout  & (\Add2~23  $ (GND)))
// \Add2~25  = CARRY((\Add1~28_combout ) # (!\Add2~23 ))

	.dataa(gnd),
	.datab(\Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h3CCF;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N26
cycloneiv_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = (\addr[14]~reg0_q  & (\Add3~34  $ (GND))) # (!\addr[14]~reg0_q  & (!\Add3~34  & VCC))
// \Add3~37  = CARRY((\addr[14]~reg0_q  & !\Add3~34 ))

	.dataa(gnd),
	.datab(\addr[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~34 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'hC30C;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N4
cycloneiv_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (\zeroFlag~input_o  & (((\Add3~36_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & (\Add2~24_combout )) # (!\branchFlag~input_o  & ((\Add3~36_combout )))))

	.dataa(\Add2~24_combout ),
	.datab(\Add3~36_combout ),
	.datac(\zeroFlag~input_o ),
	.datad(\branchFlag~input_o ),
	.cin(gnd),
	.combout(\Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'hCACC;
defparam \Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N15
dffeas \addr[14]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[14]~reg0feeder_combout ),
	.asdata(\Add3~38_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[14]~reg0 .is_wysiwyg = "true";
defparam \addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \jmpAddress[15]~input (
	.i(jmpAddress[15]),
	.ibar(gnd),
	.o(\jmpAddress[15]~input_o ));
// synopsys translate_off
defparam \jmpAddress[15]~input .bus_hold = "false";
defparam \jmpAddress[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N24
cycloneiv_lcell_comb \addr[15]~47 (
// Equation(s):
// \addr[15]~47_combout  = (\jmpAddress[15]~input_o  & (!\addr[14]~46 )) # (!\jmpAddress[15]~input_o  & ((\addr[14]~46 ) # (GND)))
// \addr[15]~48  = CARRY((!\addr[14]~46 ) # (!\jmpAddress[15]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[14]~46 ),
	.combout(\addr[15]~47_combout ),
	.cout(\addr[15]~48 ));
// synopsys translate_off
defparam \addr[15]~47 .lut_mask = 16'h3C3F;
defparam \addr[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N28
cycloneiv_lcell_comb \addr[15]~reg0feeder (
// Equation(s):
// \addr[15]~reg0feeder_combout  = \addr[15]~47_combout 

	.dataa(\addr[15]~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[15]~reg0feeder .lut_mask = 16'hAAAA;
defparam \addr[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N28
cycloneiv_lcell_comb \Add3~39 (
// Equation(s):
// \Add3~39_combout  = (\addr[15]~reg0_q  & (!\Add3~37 )) # (!\addr[15]~reg0_q  & ((\Add3~37 ) # (GND)))
// \Add3~40  = CARRY((!\Add3~37 ) # (!\addr[15]~reg0_q ))

	.dataa(\addr[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~39_combout ),
	.cout(\Add3~40 ));
// synopsys translate_off
defparam \Add3~39 .lut_mask = 16'h5A5F;
defparam \Add3~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \branchOffset[15]~input (
	.i(branchOffset[15]),
	.ibar(gnd),
	.o(\branchOffset[15]~input_o ));
// synopsys translate_off
defparam \branchOffset[15]~input .bus_hold = "false";
defparam \branchOffset[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N30
cycloneiv_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\branchOffset[15]~input_o  & ((\addr[15]~reg0_q  & (\Add1~29  & VCC)) # (!\addr[15]~reg0_q  & (!\Add1~29 )))) # (!\branchOffset[15]~input_o  & ((\addr[15]~reg0_q  & (!\Add1~29 )) # (!\addr[15]~reg0_q  & ((\Add1~29 ) # (GND)))))
// \Add1~31  = CARRY((\branchOffset[15]~input_o  & (!\addr[15]~reg0_q  & !\Add1~29 )) # (!\branchOffset[15]~input_o  & ((!\Add1~29 ) # (!\addr[15]~reg0_q ))))

	.dataa(\branchOffset[15]~input_o ),
	.datab(\addr[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h9617;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N28
cycloneiv_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\Add1~30_combout  & (\Add2~25  & VCC)) # (!\Add1~30_combout  & (!\Add2~25 ))
// \Add2~27  = CARRY((!\Add1~30_combout  & !\Add2~25 ))

	.dataa(gnd),
	.datab(\Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'hC303;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N30
cycloneiv_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~39_combout )) # (!\zeroFlag~input_o  & ((\Add2~26_combout ))))) # (!\branchFlag~input_o  & (\Add3~39_combout ))

	.dataa(\branchFlag~input_o ),
	.datab(\Add3~39_combout ),
	.datac(\zeroFlag~input_o ),
	.datad(\Add2~26_combout ),
	.cin(gnd),
	.combout(\Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~41 .lut_mask = 16'hCEC4;
defparam \Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N29
dffeas \addr[15]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[15]~reg0feeder_combout ),
	.asdata(\Add3~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[15]~reg0 .is_wysiwyg = "true";
defparam \addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \jmpAddress[16]~input (
	.i(jmpAddress[16]),
	.ibar(gnd),
	.o(\jmpAddress[16]~input_o ));
// synopsys translate_off
defparam \jmpAddress[16]~input .bus_hold = "false";
defparam \jmpAddress[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N26
cycloneiv_lcell_comb \addr[16]~49 (
// Equation(s):
// \addr[16]~49_combout  = (\jmpAddress[16]~input_o  & (\addr[15]~48  $ (GND))) # (!\jmpAddress[16]~input_o  & (!\addr[15]~48  & VCC))
// \addr[16]~50  = CARRY((\jmpAddress[16]~input_o  & !\addr[15]~48 ))

	.dataa(\jmpAddress[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[15]~48 ),
	.combout(\addr[16]~49_combout ),
	.cout(\addr[16]~50 ));
// synopsys translate_off
defparam \addr[16]~49 .lut_mask = 16'hA50A;
defparam \addr[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N30
cycloneiv_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (\addr[16]~reg0_q  & (\Add3~40  $ (GND))) # (!\addr[16]~reg0_q  & (!\Add3~40  & VCC))
// \Add3~43  = CARRY((\addr[16]~reg0_q  & !\Add3~40 ))

	.dataa(\addr[16]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~40 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'hA50A;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N15
cycloneiv_io_ibuf \branchOffset[16]~input (
	.i(branchOffset[16]),
	.ibar(gnd),
	.o(\branchOffset[16]~input_o ));
// synopsys translate_off
defparam \branchOffset[16]~input .bus_hold = "false";
defparam \branchOffset[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N0
cycloneiv_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = ((\branchOffset[16]~input_o  $ (\addr[16]~reg0_q  $ (!\Add1~31 )))) # (GND)
// \Add1~33  = CARRY((\branchOffset[16]~input_o  & ((\addr[16]~reg0_q ) # (!\Add1~31 ))) # (!\branchOffset[16]~input_o  & (\addr[16]~reg0_q  & !\Add1~31 )))

	.dataa(\branchOffset[16]~input_o ),
	.datab(\addr[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h698E;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N30
cycloneiv_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (\Add1~32_combout  & ((GND) # (!\Add2~27 ))) # (!\Add1~32_combout  & (\Add2~27  $ (GND)))
// \Add2~29  = CARRY((\Add1~32_combout ) # (!\Add2~27 ))

	.dataa(\Add1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h5AAF;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N0
cycloneiv_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~42_combout )) # (!\zeroFlag~input_o  & ((\Add2~28_combout ))))) # (!\branchFlag~input_o  & (((\Add3~42_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~42_combout ),
	.datad(\Add2~28_combout ),
	.cin(gnd),
	.combout(\Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'hF2D0;
defparam \Add3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N27
dffeas \addr[16]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[16]~49_combout ),
	.asdata(\Add3~44_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[16]~reg0 .is_wysiwyg = "true";
defparam \addr[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N8
cycloneiv_io_ibuf \jmpAddress[17]~input (
	.i(jmpAddress[17]),
	.ibar(gnd),
	.o(\jmpAddress[17]~input_o ));
// synopsys translate_off
defparam \jmpAddress[17]~input .bus_hold = "false";
defparam \jmpAddress[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N28
cycloneiv_lcell_comb \addr[17]~51 (
// Equation(s):
// \addr[17]~51_combout  = (\jmpAddress[17]~input_o  & (!\addr[16]~50 )) # (!\jmpAddress[17]~input_o  & ((\addr[16]~50 ) # (GND)))
// \addr[17]~52  = CARRY((!\addr[16]~50 ) # (!\jmpAddress[17]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[16]~50 ),
	.combout(\addr[17]~51_combout ),
	.cout(\addr[17]~52 ));
// synopsys translate_off
defparam \addr[17]~51 .lut_mask = 16'h3C3F;
defparam \addr[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N28
cycloneiv_lcell_comb \addr[17]~reg0feeder (
// Equation(s):
// \addr[17]~reg0feeder_combout  = \addr[17]~51_combout 

	.dataa(gnd),
	.datab(\addr[17]~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[17]~reg0feeder .lut_mask = 16'hCCCC;
defparam \addr[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N0
cycloneiv_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_combout  = (\addr[17]~reg0_q  & (!\Add3~43 )) # (!\addr[17]~reg0_q  & ((\Add3~43 ) # (GND)))
// \Add3~46  = CARRY((!\Add3~43 ) # (!\addr[17]~reg0_q ))

	.dataa(\addr[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~45_combout ),
	.cout(\Add3~46 ));
// synopsys translate_off
defparam \Add3~45 .lut_mask = 16'h5A5F;
defparam \Add3~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneiv_io_ibuf \branchOffset[17]~input (
	.i(branchOffset[17]),
	.ibar(gnd),
	.o(\branchOffset[17]~input_o ));
// synopsys translate_off
defparam \branchOffset[17]~input .bus_hold = "false";
defparam \branchOffset[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N2
cycloneiv_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\addr[17]~reg0_q  & ((\branchOffset[17]~input_o  & (\Add1~33  & VCC)) # (!\branchOffset[17]~input_o  & (!\Add1~33 )))) # (!\addr[17]~reg0_q  & ((\branchOffset[17]~input_o  & (!\Add1~33 )) # (!\branchOffset[17]~input_o  & ((\Add1~33 ) 
// # (GND)))))
// \Add1~35  = CARRY((\addr[17]~reg0_q  & (!\branchOffset[17]~input_o  & !\Add1~33 )) # (!\addr[17]~reg0_q  & ((!\Add1~33 ) # (!\branchOffset[17]~input_o ))))

	.dataa(\addr[17]~reg0_q ),
	.datab(\branchOffset[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h9617;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N0
cycloneiv_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\Add1~34_combout  & (\Add2~29  & VCC)) # (!\Add1~34_combout  & (!\Add2~29 ))
// \Add2~31  = CARRY((!\Add1~34_combout  & !\Add2~29 ))

	.dataa(\Add1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'hA505;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N30
cycloneiv_lcell_comb \Add3~47 (
// Equation(s):
// \Add3~47_combout  = (\zeroFlag~input_o  & (\Add3~45_combout )) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~30_combout ))) # (!\branchFlag~input_o  & (\Add3~45_combout ))))

	.dataa(\Add3~45_combout ),
	.datab(\zeroFlag~input_o ),
	.datac(\branchFlag~input_o ),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~47 .lut_mask = 16'hBA8A;
defparam \Add3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N29
dffeas \addr[17]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[17]~reg0feeder_combout ),
	.asdata(\Add3~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[17]~reg0 .is_wysiwyg = "true";
defparam \addr[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \jmpAddress[18]~input (
	.i(jmpAddress[18]),
	.ibar(gnd),
	.o(\jmpAddress[18]~input_o ));
// synopsys translate_off
defparam \jmpAddress[18]~input .bus_hold = "false";
defparam \jmpAddress[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N30
cycloneiv_lcell_comb \addr[18]~53 (
// Equation(s):
// \addr[18]~53_combout  = (\jmpAddress[18]~input_o  & (\addr[17]~52  $ (GND))) # (!\jmpAddress[18]~input_o  & (!\addr[17]~52  & VCC))
// \addr[18]~54  = CARRY((\jmpAddress[18]~input_o  & !\addr[17]~52 ))

	.dataa(gnd),
	.datab(\jmpAddress[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[17]~52 ),
	.combout(\addr[18]~53_combout ),
	.cout(\addr[18]~54 ));
// synopsys translate_off
defparam \addr[18]~53 .lut_mask = 16'hC30C;
defparam \addr[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N2
cycloneiv_lcell_comb \addr[18]~reg0feeder (
// Equation(s):
// \addr[18]~reg0feeder_combout  = \addr[18]~53_combout 

	.dataa(gnd),
	.datab(\addr[18]~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[18]~reg0feeder .lut_mask = 16'hCCCC;
defparam \addr[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N2
cycloneiv_lcell_comb \Add3~48 (
// Equation(s):
// \Add3~48_combout  = (\addr[18]~reg0_q  & (\Add3~46  $ (GND))) # (!\addr[18]~reg0_q  & (!\Add3~46  & VCC))
// \Add3~49  = CARRY((\addr[18]~reg0_q  & !\Add3~46 ))

	.dataa(\addr[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~46 ),
	.combout(\Add3~48_combout ),
	.cout(\Add3~49 ));
// synopsys translate_off
defparam \Add3~48 .lut_mask = 16'hA50A;
defparam \Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N22
cycloneiv_io_ibuf \branchOffset[18]~input (
	.i(branchOffset[18]),
	.ibar(gnd),
	.o(\branchOffset[18]~input_o ));
// synopsys translate_off
defparam \branchOffset[18]~input .bus_hold = "false";
defparam \branchOffset[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N4
cycloneiv_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = ((\addr[18]~reg0_q  $ (\branchOffset[18]~input_o  $ (!\Add1~35 )))) # (GND)
// \Add1~37  = CARRY((\addr[18]~reg0_q  & ((\branchOffset[18]~input_o ) # (!\Add1~35 ))) # (!\addr[18]~reg0_q  & (\branchOffset[18]~input_o  & !\Add1~35 )))

	.dataa(\addr[18]~reg0_q ),
	.datab(\branchOffset[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h698E;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N2
cycloneiv_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (\Add1~36_combout  & ((GND) # (!\Add2~31 ))) # (!\Add1~36_combout  & (\Add2~31  $ (GND)))
// \Add2~33  = CARRY((\Add1~36_combout ) # (!\Add2~31 ))

	.dataa(gnd),
	.datab(\Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h3CCF;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N22
cycloneiv_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_combout  = (\zeroFlag~input_o  & (((\Add3~48_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~32_combout ))) # (!\branchFlag~input_o  & (\Add3~48_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~48_combout ),
	.datad(\Add2~32_combout ),
	.cin(gnd),
	.combout(\Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~50 .lut_mask = 16'hF4B0;
defparam \Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N3
dffeas \addr[18]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[18]~reg0feeder_combout ),
	.asdata(\Add3~50_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[18]~reg0 .is_wysiwyg = "true";
defparam \addr[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N8
cycloneiv_io_ibuf \jmpAddress[19]~input (
	.i(jmpAddress[19]),
	.ibar(gnd),
	.o(\jmpAddress[19]~input_o ));
// synopsys translate_off
defparam \jmpAddress[19]~input .bus_hold = "false";
defparam \jmpAddress[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N0
cycloneiv_lcell_comb \addr[19]~55 (
// Equation(s):
// \addr[19]~55_combout  = (\jmpAddress[19]~input_o  & (!\addr[18]~54 )) # (!\jmpAddress[19]~input_o  & ((\addr[18]~54 ) # (GND)))
// \addr[19]~56  = CARRY((!\addr[18]~54 ) # (!\jmpAddress[19]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[18]~54 ),
	.combout(\addr[19]~55_combout ),
	.cout(\addr[19]~56 ));
// synopsys translate_off
defparam \addr[19]~55 .lut_mask = 16'h3C3F;
defparam \addr[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N12
cycloneiv_lcell_comb \addr[19]~reg0feeder (
// Equation(s):
// \addr[19]~reg0feeder_combout  = \addr[19]~55_combout 

	.dataa(gnd),
	.datab(\addr[19]~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[19]~reg0feeder .lut_mask = 16'hCCCC;
defparam \addr[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N22
cycloneiv_io_ibuf \branchOffset[19]~input (
	.i(branchOffset[19]),
	.ibar(gnd),
	.o(\branchOffset[19]~input_o ));
// synopsys translate_off
defparam \branchOffset[19]~input .bus_hold = "false";
defparam \branchOffset[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N6
cycloneiv_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\branchOffset[19]~input_o  & ((\addr[19]~reg0_q  & (\Add1~37  & VCC)) # (!\addr[19]~reg0_q  & (!\Add1~37 )))) # (!\branchOffset[19]~input_o  & ((\addr[19]~reg0_q  & (!\Add1~37 )) # (!\addr[19]~reg0_q  & ((\Add1~37 ) # (GND)))))
// \Add1~39  = CARRY((\branchOffset[19]~input_o  & (!\addr[19]~reg0_q  & !\Add1~37 )) # (!\branchOffset[19]~input_o  & ((!\Add1~37 ) # (!\addr[19]~reg0_q ))))

	.dataa(\branchOffset[19]~input_o ),
	.datab(\addr[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h9617;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N4
cycloneiv_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (\Add1~38_combout  & (\Add2~33  & VCC)) # (!\Add1~38_combout  & (!\Add2~33 ))
// \Add2~35  = CARRY((!\Add1~38_combout  & !\Add2~33 ))

	.dataa(gnd),
	.datab(\Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'hC303;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N4
cycloneiv_lcell_comb \Add3~51 (
// Equation(s):
// \Add3~51_combout  = (\addr[19]~reg0_q  & (!\Add3~49 )) # (!\addr[19]~reg0_q  & ((\Add3~49 ) # (GND)))
// \Add3~52  = CARRY((!\Add3~49 ) # (!\addr[19]~reg0_q ))

	.dataa(gnd),
	.datab(\addr[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~49 ),
	.combout(\Add3~51_combout ),
	.cout(\Add3~52 ));
// synopsys translate_off
defparam \Add3~51 .lut_mask = 16'h3C3F;
defparam \Add3~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N8
cycloneiv_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_combout  = (\zeroFlag~input_o  & (((\Add3~51_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & (\Add2~34_combout )) # (!\branchFlag~input_o  & ((\Add3~51_combout )))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add2~34_combout ),
	.datad(\Add3~51_combout ),
	.cin(gnd),
	.combout(\Add3~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~53 .lut_mask = 16'hFB40;
defparam \Add3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N13
dffeas \addr[19]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[19]~reg0feeder_combout ),
	.asdata(\Add3~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[19]~reg0 .is_wysiwyg = "true";
defparam \addr[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \jmpAddress[20]~input (
	.i(jmpAddress[20]),
	.ibar(gnd),
	.o(\jmpAddress[20]~input_o ));
// synopsys translate_off
defparam \jmpAddress[20]~input .bus_hold = "false";
defparam \jmpAddress[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N2
cycloneiv_lcell_comb \addr[20]~57 (
// Equation(s):
// \addr[20]~57_combout  = (\jmpAddress[20]~input_o  & (\addr[19]~56  $ (GND))) # (!\jmpAddress[20]~input_o  & (!\addr[19]~56  & VCC))
// \addr[20]~58  = CARRY((\jmpAddress[20]~input_o  & !\addr[19]~56 ))

	.dataa(gnd),
	.datab(\jmpAddress[20]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[19]~56 ),
	.combout(\addr[20]~57_combout ),
	.cout(\addr[20]~58 ));
// synopsys translate_off
defparam \addr[20]~57 .lut_mask = 16'hC30C;
defparam \addr[20]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N15
cycloneiv_io_ibuf \branchOffset[20]~input (
	.i(branchOffset[20]),
	.ibar(gnd),
	.o(\branchOffset[20]~input_o ));
// synopsys translate_off
defparam \branchOffset[20]~input .bus_hold = "false";
defparam \branchOffset[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N8
cycloneiv_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = ((\branchOffset[20]~input_o  $ (\addr[20]~reg0_q  $ (!\Add1~39 )))) # (GND)
// \Add1~41  = CARRY((\branchOffset[20]~input_o  & ((\addr[20]~reg0_q ) # (!\Add1~39 ))) # (!\branchOffset[20]~input_o  & (\addr[20]~reg0_q  & !\Add1~39 )))

	.dataa(\branchOffset[20]~input_o ),
	.datab(\addr[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h698E;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N6
cycloneiv_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (\Add1~40_combout  & ((GND) # (!\Add2~35 ))) # (!\Add1~40_combout  & (\Add2~35  $ (GND)))
// \Add2~37  = CARRY((\Add1~40_combout ) # (!\Add2~35 ))

	.dataa(\Add1~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h5AAF;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N6
cycloneiv_lcell_comb \Add3~54 (
// Equation(s):
// \Add3~54_combout  = (\addr[20]~reg0_q  & (\Add3~52  $ (GND))) # (!\addr[20]~reg0_q  & (!\Add3~52  & VCC))
// \Add3~55  = CARRY((\addr[20]~reg0_q  & !\Add3~52 ))

	.dataa(\addr[20]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~52 ),
	.combout(\Add3~54_combout ),
	.cout(\Add3~55 ));
// synopsys translate_off
defparam \Add3~54 .lut_mask = 16'hA50A;
defparam \Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N10
cycloneiv_lcell_comb \Add3~56 (
// Equation(s):
// \Add3~56_combout  = (\zeroFlag~input_o  & (((\Add3~54_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & (\Add2~36_combout )) # (!\branchFlag~input_o  & ((\Add3~54_combout )))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add2~36_combout ),
	.datad(\Add3~54_combout ),
	.cin(gnd),
	.combout(\Add3~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~56 .lut_mask = 16'hFB40;
defparam \Add3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N3
dffeas \addr[20]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[20]~57_combout ),
	.asdata(\Add3~56_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[20]~reg0 .is_wysiwyg = "true";
defparam \addr[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \jmpAddress[21]~input (
	.i(jmpAddress[21]),
	.ibar(gnd),
	.o(\jmpAddress[21]~input_o ));
// synopsys translate_off
defparam \jmpAddress[21]~input .bus_hold = "false";
defparam \jmpAddress[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N4
cycloneiv_lcell_comb \addr[21]~59 (
// Equation(s):
// \addr[21]~59_combout  = (\jmpAddress[21]~input_o  & (!\addr[20]~58 )) # (!\jmpAddress[21]~input_o  & ((\addr[20]~58 ) # (GND)))
// \addr[21]~60  = CARRY((!\addr[20]~58 ) # (!\jmpAddress[21]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[20]~58 ),
	.combout(\addr[21]~59_combout ),
	.cout(\addr[21]~60 ));
// synopsys translate_off
defparam \addr[21]~59 .lut_mask = 16'h3C3F;
defparam \addr[21]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N8
cycloneiv_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_combout  = (\addr[21]~reg0_q  & (!\Add3~55 )) # (!\addr[21]~reg0_q  & ((\Add3~55 ) # (GND)))
// \Add3~58  = CARRY((!\Add3~55 ) # (!\addr[21]~reg0_q ))

	.dataa(gnd),
	.datab(\addr[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~55 ),
	.combout(\Add3~57_combout ),
	.cout(\Add3~58 ));
// synopsys translate_off
defparam \Add3~57 .lut_mask = 16'h3C3F;
defparam \Add3~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N15
cycloneiv_io_ibuf \branchOffset[21]~input (
	.i(branchOffset[21]),
	.ibar(gnd),
	.o(\branchOffset[21]~input_o ));
// synopsys translate_off
defparam \branchOffset[21]~input .bus_hold = "false";
defparam \branchOffset[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N10
cycloneiv_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\addr[21]~reg0_q  & ((\branchOffset[21]~input_o  & (\Add1~41  & VCC)) # (!\branchOffset[21]~input_o  & (!\Add1~41 )))) # (!\addr[21]~reg0_q  & ((\branchOffset[21]~input_o  & (!\Add1~41 )) # (!\branchOffset[21]~input_o  & ((\Add1~41 ) 
// # (GND)))))
// \Add1~43  = CARRY((\addr[21]~reg0_q  & (!\branchOffset[21]~input_o  & !\Add1~41 )) # (!\addr[21]~reg0_q  & ((!\Add1~41 ) # (!\branchOffset[21]~input_o ))))

	.dataa(\addr[21]~reg0_q ),
	.datab(\branchOffset[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h9617;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N8
cycloneiv_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (\Add1~42_combout  & (\Add2~37  & VCC)) # (!\Add1~42_combout  & (!\Add2~37 ))
// \Add2~39  = CARRY((!\Add1~42_combout  & !\Add2~37 ))

	.dataa(\Add1~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'hA505;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N20
cycloneiv_lcell_comb \Add3~59 (
// Equation(s):
// \Add3~59_combout  = (\zeroFlag~input_o  & (\Add3~57_combout )) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~38_combout ))) # (!\branchFlag~input_o  & (\Add3~57_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\Add3~57_combout ),
	.datac(\branchFlag~input_o ),
	.datad(\Add2~38_combout ),
	.cin(gnd),
	.combout(\Add3~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~59 .lut_mask = 16'hDC8C;
defparam \Add3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N5
dffeas \addr[21]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[21]~59_combout ),
	.asdata(\Add3~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[21]~reg0 .is_wysiwyg = "true";
defparam \addr[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N1
cycloneiv_io_ibuf \jmpAddress[22]~input (
	.i(jmpAddress[22]),
	.ibar(gnd),
	.o(\jmpAddress[22]~input_o ));
// synopsys translate_off
defparam \jmpAddress[22]~input .bus_hold = "false";
defparam \jmpAddress[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N6
cycloneiv_lcell_comb \addr[22]~61 (
// Equation(s):
// \addr[22]~61_combout  = (\jmpAddress[22]~input_o  & (\addr[21]~60  $ (GND))) # (!\jmpAddress[22]~input_o  & (!\addr[21]~60  & VCC))
// \addr[22]~62  = CARRY((\jmpAddress[22]~input_o  & !\addr[21]~60 ))

	.dataa(gnd),
	.datab(\jmpAddress[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[21]~60 ),
	.combout(\addr[22]~61_combout ),
	.cout(\addr[22]~62 ));
// synopsys translate_off
defparam \addr[22]~61 .lut_mask = 16'hC30C;
defparam \addr[22]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N18
cycloneiv_lcell_comb \addr[22]~reg0feeder (
// Equation(s):
// \addr[22]~reg0feeder_combout  = \addr[22]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[22]~61_combout ),
	.cin(gnd),
	.combout(\addr[22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[22]~reg0feeder .lut_mask = 16'hFF00;
defparam \addr[22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N10
cycloneiv_lcell_comb \Add3~60 (
// Equation(s):
// \Add3~60_combout  = (\addr[22]~reg0_q  & (\Add3~58  $ (GND))) # (!\addr[22]~reg0_q  & (!\Add3~58  & VCC))
// \Add3~61  = CARRY((\addr[22]~reg0_q  & !\Add3~58 ))

	.dataa(gnd),
	.datab(\addr[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~58 ),
	.combout(\Add3~60_combout ),
	.cout(\Add3~61 ));
// synopsys translate_off
defparam \Add3~60 .lut_mask = 16'hC30C;
defparam \Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \branchOffset[22]~input (
	.i(branchOffset[22]),
	.ibar(gnd),
	.o(\branchOffset[22]~input_o ));
// synopsys translate_off
defparam \branchOffset[22]~input .bus_hold = "false";
defparam \branchOffset[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N12
cycloneiv_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = ((\branchOffset[22]~input_o  $ (\addr[22]~reg0_q  $ (!\Add1~43 )))) # (GND)
// \Add1~45  = CARRY((\branchOffset[22]~input_o  & ((\addr[22]~reg0_q ) # (!\Add1~43 ))) # (!\branchOffset[22]~input_o  & (\addr[22]~reg0_q  & !\Add1~43 )))

	.dataa(\branchOffset[22]~input_o ),
	.datab(\addr[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h698E;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N10
cycloneiv_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (\Add1~44_combout  & ((GND) # (!\Add2~39 ))) # (!\Add1~44_combout  & (\Add2~39  $ (GND)))
// \Add2~41  = CARRY((\Add1~44_combout ) # (!\Add2~39 ))

	.dataa(\Add1~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h5AAF;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N14
cycloneiv_lcell_comb \Add3~62 (
// Equation(s):
// \Add3~62_combout  = (\zeroFlag~input_o  & (((\Add3~60_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~40_combout ))) # (!\branchFlag~input_o  & (\Add3~60_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~60_combout ),
	.datad(\Add2~40_combout ),
	.cin(gnd),
	.combout(\Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~62 .lut_mask = 16'hF4B0;
defparam \Add3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N19
dffeas \addr[22]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[22]~reg0feeder_combout ),
	.asdata(\Add3~62_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[22]~reg0 .is_wysiwyg = "true";
defparam \addr[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N8
cycloneiv_io_ibuf \jmpAddress[23]~input (
	.i(jmpAddress[23]),
	.ibar(gnd),
	.o(\jmpAddress[23]~input_o ));
// synopsys translate_off
defparam \jmpAddress[23]~input .bus_hold = "false";
defparam \jmpAddress[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N8
cycloneiv_lcell_comb \addr[23]~63 (
// Equation(s):
// \addr[23]~63_combout  = (\jmpAddress[23]~input_o  & (!\addr[22]~62 )) # (!\jmpAddress[23]~input_o  & ((\addr[22]~62 ) # (GND)))
// \addr[23]~64  = CARRY((!\addr[22]~62 ) # (!\jmpAddress[23]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[22]~62 ),
	.combout(\addr[23]~63_combout ),
	.cout(\addr[23]~64 ));
// synopsys translate_off
defparam \addr[23]~63 .lut_mask = 16'h3C3F;
defparam \addr[23]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N12
cycloneiv_lcell_comb \Add3~63 (
// Equation(s):
// \Add3~63_combout  = (\addr[23]~reg0_q  & (!\Add3~61 )) # (!\addr[23]~reg0_q  & ((\Add3~61 ) # (GND)))
// \Add3~64  = CARRY((!\Add3~61 ) # (!\addr[23]~reg0_q ))

	.dataa(\addr[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~61 ),
	.combout(\Add3~63_combout ),
	.cout(\Add3~64 ));
// synopsys translate_off
defparam \Add3~63 .lut_mask = 16'h5A5F;
defparam \Add3~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \branchOffset[23]~input (
	.i(branchOffset[23]),
	.ibar(gnd),
	.o(\branchOffset[23]~input_o ));
// synopsys translate_off
defparam \branchOffset[23]~input .bus_hold = "false";
defparam \branchOffset[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N14
cycloneiv_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (\branchOffset[23]~input_o  & ((\addr[23]~reg0_q  & (\Add1~45  & VCC)) # (!\addr[23]~reg0_q  & (!\Add1~45 )))) # (!\branchOffset[23]~input_o  & ((\addr[23]~reg0_q  & (!\Add1~45 )) # (!\addr[23]~reg0_q  & ((\Add1~45 ) # (GND)))))
// \Add1~47  = CARRY((\branchOffset[23]~input_o  & (!\addr[23]~reg0_q  & !\Add1~45 )) # (!\branchOffset[23]~input_o  & ((!\Add1~45 ) # (!\addr[23]~reg0_q ))))

	.dataa(\branchOffset[23]~input_o ),
	.datab(\addr[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h9617;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N12
cycloneiv_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (\Add1~46_combout  & (\Add2~41  & VCC)) # (!\Add1~46_combout  & (!\Add2~41 ))
// \Add2~43  = CARRY((!\Add1~46_combout  & !\Add2~41 ))

	.dataa(\Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'hA505;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N4
cycloneiv_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_combout  = (\zeroFlag~input_o  & (((\Add3~63_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~42_combout ))) # (!\branchFlag~input_o  & (\Add3~63_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~63_combout ),
	.datad(\Add2~42_combout ),
	.cin(gnd),
	.combout(\Add3~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~65 .lut_mask = 16'hF4B0;
defparam \Add3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N9
dffeas \addr[23]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[23]~63_combout ),
	.asdata(\Add3~65_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[23]~reg0 .is_wysiwyg = "true";
defparam \addr[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N1
cycloneiv_io_ibuf \jmpAddress[24]~input (
	.i(jmpAddress[24]),
	.ibar(gnd),
	.o(\jmpAddress[24]~input_o ));
// synopsys translate_off
defparam \jmpAddress[24]~input .bus_hold = "false";
defparam \jmpAddress[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N10
cycloneiv_lcell_comb \addr[24]~65 (
// Equation(s):
// \addr[24]~65_combout  = (\jmpAddress[24]~input_o  & (\addr[23]~64  $ (GND))) # (!\jmpAddress[24]~input_o  & (!\addr[23]~64  & VCC))
// \addr[24]~66  = CARRY((\jmpAddress[24]~input_o  & !\addr[23]~64 ))

	.dataa(\jmpAddress[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[23]~64 ),
	.combout(\addr[24]~65_combout ),
	.cout(\addr[24]~66 ));
// synopsys translate_off
defparam \addr[24]~65 .lut_mask = 16'hA50A;
defparam \addr[24]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N14
cycloneiv_lcell_comb \Add3~66 (
// Equation(s):
// \Add3~66_combout  = (\addr[24]~reg0_q  & (\Add3~64  $ (GND))) # (!\addr[24]~reg0_q  & (!\Add3~64  & VCC))
// \Add3~67  = CARRY((\addr[24]~reg0_q  & !\Add3~64 ))

	.dataa(\addr[24]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~64 ),
	.combout(\Add3~66_combout ),
	.cout(\Add3~67 ));
// synopsys translate_off
defparam \Add3~66 .lut_mask = 16'hA50A;
defparam \Add3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N1
cycloneiv_io_ibuf \branchOffset[24]~input (
	.i(branchOffset[24]),
	.ibar(gnd),
	.o(\branchOffset[24]~input_o ));
// synopsys translate_off
defparam \branchOffset[24]~input .bus_hold = "false";
defparam \branchOffset[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N16
cycloneiv_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = ((\branchOffset[24]~input_o  $ (\addr[24]~reg0_q  $ (!\Add1~47 )))) # (GND)
// \Add1~49  = CARRY((\branchOffset[24]~input_o  & ((\addr[24]~reg0_q ) # (!\Add1~47 ))) # (!\branchOffset[24]~input_o  & (\addr[24]~reg0_q  & !\Add1~47 )))

	.dataa(\branchOffset[24]~input_o ),
	.datab(\addr[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h698E;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N14
cycloneiv_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (\Add1~48_combout  & ((GND) # (!\Add2~43 ))) # (!\Add1~48_combout  & (\Add2~43  $ (GND)))
// \Add2~45  = CARRY((\Add1~48_combout ) # (!\Add2~43 ))

	.dataa(\Add1~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h5AAF;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N30
cycloneiv_lcell_comb \Add3~68 (
// Equation(s):
// \Add3~68_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~66_combout )) # (!\zeroFlag~input_o  & ((\Add2~44_combout ))))) # (!\branchFlag~input_o  & (((\Add3~66_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~66_combout ),
	.datad(\Add2~44_combout ),
	.cin(gnd),
	.combout(\Add3~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~68 .lut_mask = 16'hF2D0;
defparam \Add3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N11
dffeas \addr[24]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[24]~65_combout ),
	.asdata(\Add3~68_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[24]~reg0 .is_wysiwyg = "true";
defparam \addr[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \jmpAddress[25]~input (
	.i(jmpAddress[25]),
	.ibar(gnd),
	.o(\jmpAddress[25]~input_o ));
// synopsys translate_off
defparam \jmpAddress[25]~input .bus_hold = "false";
defparam \jmpAddress[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N12
cycloneiv_lcell_comb \addr[25]~67 (
// Equation(s):
// \addr[25]~67_combout  = (\jmpAddress[25]~input_o  & (!\addr[24]~66 )) # (!\jmpAddress[25]~input_o  & ((\addr[24]~66 ) # (GND)))
// \addr[25]~68  = CARRY((!\addr[24]~66 ) # (!\jmpAddress[25]~input_o ))

	.dataa(gnd),
	.datab(\jmpAddress[25]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[24]~66 ),
	.combout(\addr[25]~67_combout ),
	.cout(\addr[25]~68 ));
// synopsys translate_off
defparam \addr[25]~67 .lut_mask = 16'h3C3F;
defparam \addr[25]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \branchOffset[25]~input (
	.i(branchOffset[25]),
	.ibar(gnd),
	.o(\branchOffset[25]~input_o ));
// synopsys translate_off
defparam \branchOffset[25]~input .bus_hold = "false";
defparam \branchOffset[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N18
cycloneiv_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\branchOffset[25]~input_o  & ((\addr[25]~reg0_q  & (\Add1~49  & VCC)) # (!\addr[25]~reg0_q  & (!\Add1~49 )))) # (!\branchOffset[25]~input_o  & ((\addr[25]~reg0_q  & (!\Add1~49 )) # (!\addr[25]~reg0_q  & ((\Add1~49 ) # (GND)))))
// \Add1~51  = CARRY((\branchOffset[25]~input_o  & (!\addr[25]~reg0_q  & !\Add1~49 )) # (!\branchOffset[25]~input_o  & ((!\Add1~49 ) # (!\addr[25]~reg0_q ))))

	.dataa(\branchOffset[25]~input_o ),
	.datab(\addr[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h9617;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N16
cycloneiv_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (\Add1~50_combout  & (\Add2~45  & VCC)) # (!\Add1~50_combout  & (!\Add2~45 ))
// \Add2~47  = CARRY((!\Add1~50_combout  & !\Add2~45 ))

	.dataa(gnd),
	.datab(\Add1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'hC303;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N16
cycloneiv_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_combout  = (\addr[25]~reg0_q  & (!\Add3~67 )) # (!\addr[25]~reg0_q  & ((\Add3~67 ) # (GND)))
// \Add3~70  = CARRY((!\Add3~67 ) # (!\addr[25]~reg0_q ))

	.dataa(\addr[25]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~67 ),
	.combout(\Add3~69_combout ),
	.cout(\Add3~70 ));
// synopsys translate_off
defparam \Add3~69 .lut_mask = 16'h5A5F;
defparam \Add3~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N6
cycloneiv_lcell_comb \Add3~71 (
// Equation(s):
// \Add3~71_combout  = (\zeroFlag~input_o  & (((\Add3~69_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & (\Add2~46_combout )) # (!\branchFlag~input_o  & ((\Add3~69_combout )))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add2~46_combout ),
	.datad(\Add3~69_combout ),
	.cin(gnd),
	.combout(\Add3~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~71 .lut_mask = 16'hFB40;
defparam \Add3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N13
dffeas \addr[25]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[25]~67_combout ),
	.asdata(\Add3~71_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[25]~reg0 .is_wysiwyg = "true";
defparam \addr[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \jmpAddress[26]~input (
	.i(jmpAddress[26]),
	.ibar(gnd),
	.o(\jmpAddress[26]~input_o ));
// synopsys translate_off
defparam \jmpAddress[26]~input .bus_hold = "false";
defparam \jmpAddress[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N14
cycloneiv_lcell_comb \addr[26]~69 (
// Equation(s):
// \addr[26]~69_combout  = (\jmpAddress[26]~input_o  & (\addr[25]~68  $ (GND))) # (!\jmpAddress[26]~input_o  & (!\addr[25]~68  & VCC))
// \addr[26]~70  = CARRY((\jmpAddress[26]~input_o  & !\addr[25]~68 ))

	.dataa(gnd),
	.datab(\jmpAddress[26]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[25]~68 ),
	.combout(\addr[26]~69_combout ),
	.cout(\addr[26]~70 ));
// synopsys translate_off
defparam \addr[26]~69 .lut_mask = 16'hC30C;
defparam \addr[26]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N18
cycloneiv_lcell_comb \Add3~72 (
// Equation(s):
// \Add3~72_combout  = (\addr[26]~reg0_q  & (\Add3~70  $ (GND))) # (!\addr[26]~reg0_q  & (!\Add3~70  & VCC))
// \Add3~73  = CARRY((\addr[26]~reg0_q  & !\Add3~70 ))

	.dataa(\addr[26]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~70 ),
	.combout(\Add3~72_combout ),
	.cout(\Add3~73 ));
// synopsys translate_off
defparam \Add3~72 .lut_mask = 16'hA50A;
defparam \Add3~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \branchOffset[26]~input (
	.i(branchOffset[26]),
	.ibar(gnd),
	.o(\branchOffset[26]~input_o ));
// synopsys translate_off
defparam \branchOffset[26]~input .bus_hold = "false";
defparam \branchOffset[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N20
cycloneiv_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = ((\addr[26]~reg0_q  $ (\branchOffset[26]~input_o  $ (!\Add1~51 )))) # (GND)
// \Add1~53  = CARRY((\addr[26]~reg0_q  & ((\branchOffset[26]~input_o ) # (!\Add1~51 ))) # (!\addr[26]~reg0_q  & (\branchOffset[26]~input_o  & !\Add1~51 )))

	.dataa(\addr[26]~reg0_q ),
	.datab(\branchOffset[26]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'h698E;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N18
cycloneiv_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (\Add1~52_combout  & ((GND) # (!\Add2~47 ))) # (!\Add1~52_combout  & (\Add2~47  $ (GND)))
// \Add2~49  = CARRY((\Add1~52_combout ) # (!\Add2~47 ))

	.dataa(gnd),
	.datab(\Add1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'h3CCF;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N0
cycloneiv_lcell_comb \Add3~74 (
// Equation(s):
// \Add3~74_combout  = (\zeroFlag~input_o  & (((\Add3~72_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~48_combout ))) # (!\branchFlag~input_o  & (\Add3~72_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~72_combout ),
	.datad(\Add2~48_combout ),
	.cin(gnd),
	.combout(\Add3~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~74 .lut_mask = 16'hF4B0;
defparam \Add3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N15
dffeas \addr[26]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[26]~69_combout ),
	.asdata(\Add3~74_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[26]~reg0 .is_wysiwyg = "true";
defparam \addr[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N8
cycloneiv_io_ibuf \jmpAddress[27]~input (
	.i(jmpAddress[27]),
	.ibar(gnd),
	.o(\jmpAddress[27]~input_o ));
// synopsys translate_off
defparam \jmpAddress[27]~input .bus_hold = "false";
defparam \jmpAddress[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N16
cycloneiv_lcell_comb \addr[27]~71 (
// Equation(s):
// \addr[27]~71_combout  = (\jmpAddress[27]~input_o  & (!\addr[26]~70 )) # (!\jmpAddress[27]~input_o  & ((\addr[26]~70 ) # (GND)))
// \addr[27]~72  = CARRY((!\addr[26]~70 ) # (!\jmpAddress[27]~input_o ))

	.dataa(\jmpAddress[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[26]~70 ),
	.combout(\addr[27]~71_combout ),
	.cout(\addr[27]~72 ));
// synopsys translate_off
defparam \addr[27]~71 .lut_mask = 16'h5A5F;
defparam \addr[27]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N20
cycloneiv_lcell_comb \Add3~75 (
// Equation(s):
// \Add3~75_combout  = (\addr[27]~reg0_q  & (!\Add3~73 )) # (!\addr[27]~reg0_q  & ((\Add3~73 ) # (GND)))
// \Add3~76  = CARRY((!\Add3~73 ) # (!\addr[27]~reg0_q ))

	.dataa(\addr[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~73 ),
	.combout(\Add3~75_combout ),
	.cout(\Add3~76 ));
// synopsys translate_off
defparam \Add3~75 .lut_mask = 16'h5A5F;
defparam \Add3~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \branchOffset[27]~input (
	.i(branchOffset[27]),
	.ibar(gnd),
	.o(\branchOffset[27]~input_o ));
// synopsys translate_off
defparam \branchOffset[27]~input .bus_hold = "false";
defparam \branchOffset[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N22
cycloneiv_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (\addr[27]~reg0_q  & ((\branchOffset[27]~input_o  & (\Add1~53  & VCC)) # (!\branchOffset[27]~input_o  & (!\Add1~53 )))) # (!\addr[27]~reg0_q  & ((\branchOffset[27]~input_o  & (!\Add1~53 )) # (!\branchOffset[27]~input_o  & ((\Add1~53 ) 
// # (GND)))))
// \Add1~55  = CARRY((\addr[27]~reg0_q  & (!\branchOffset[27]~input_o  & !\Add1~53 )) # (!\addr[27]~reg0_q  & ((!\Add1~53 ) # (!\branchOffset[27]~input_o ))))

	.dataa(\addr[27]~reg0_q ),
	.datab(\branchOffset[27]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h9617;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N20
cycloneiv_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (\Add1~54_combout  & (\Add2~49  & VCC)) # (!\Add1~54_combout  & (!\Add2~49 ))
// \Add2~51  = CARRY((!\Add1~54_combout  & !\Add2~49 ))

	.dataa(gnd),
	.datab(\Add1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'hC303;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N26
cycloneiv_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_combout  = (\zeroFlag~input_o  & (((\Add3~75_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~50_combout ))) # (!\branchFlag~input_o  & (\Add3~75_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~75_combout ),
	.datad(\Add2~50_combout ),
	.cin(gnd),
	.combout(\Add3~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~77 .lut_mask = 16'hF4B0;
defparam \Add3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N17
dffeas \addr[27]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[27]~71_combout ),
	.asdata(\Add3~77_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[27]~reg0 .is_wysiwyg = "true";
defparam \addr[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N15
cycloneiv_io_ibuf \jmpAddress[28]~input (
	.i(jmpAddress[28]),
	.ibar(gnd),
	.o(\jmpAddress[28]~input_o ));
// synopsys translate_off
defparam \jmpAddress[28]~input .bus_hold = "false";
defparam \jmpAddress[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N18
cycloneiv_lcell_comb \addr[28]~73 (
// Equation(s):
// \addr[28]~73_combout  = (\jmpAddress[28]~input_o  & (\addr[27]~72  $ (GND))) # (!\jmpAddress[28]~input_o  & (!\addr[27]~72  & VCC))
// \addr[28]~74  = CARRY((\jmpAddress[28]~input_o  & !\addr[27]~72 ))

	.dataa(\jmpAddress[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[27]~72 ),
	.combout(\addr[28]~73_combout ),
	.cout(\addr[28]~74 ));
// synopsys translate_off
defparam \addr[28]~73 .lut_mask = 16'hA50A;
defparam \addr[28]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N22
cycloneiv_lcell_comb \Add3~78 (
// Equation(s):
// \Add3~78_combout  = (\addr[28]~reg0_q  & (\Add3~76  $ (GND))) # (!\addr[28]~reg0_q  & (!\Add3~76  & VCC))
// \Add3~79  = CARRY((\addr[28]~reg0_q  & !\Add3~76 ))

	.dataa(gnd),
	.datab(\addr[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~76 ),
	.combout(\Add3~78_combout ),
	.cout(\Add3~79 ));
// synopsys translate_off
defparam \Add3~78 .lut_mask = 16'hC30C;
defparam \Add3~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N8
cycloneiv_io_ibuf \branchOffset[28]~input (
	.i(branchOffset[28]),
	.ibar(gnd),
	.o(\branchOffset[28]~input_o ));
// synopsys translate_off
defparam \branchOffset[28]~input .bus_hold = "false";
defparam \branchOffset[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N24
cycloneiv_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = ((\addr[28]~reg0_q  $ (\branchOffset[28]~input_o  $ (!\Add1~55 )))) # (GND)
// \Add1~57  = CARRY((\addr[28]~reg0_q  & ((\branchOffset[28]~input_o ) # (!\Add1~55 ))) # (!\addr[28]~reg0_q  & (\branchOffset[28]~input_o  & !\Add1~55 )))

	.dataa(\addr[28]~reg0_q ),
	.datab(\branchOffset[28]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h698E;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N22
cycloneiv_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (\Add1~56_combout  & ((GND) # (!\Add2~51 ))) # (!\Add1~56_combout  & (\Add2~51  $ (GND)))
// \Add2~53  = CARRY((\Add1~56_combout ) # (!\Add2~51 ))

	.dataa(gnd),
	.datab(\Add1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~51 ),
	.combout(\Add2~52_combout ),
	.cout(\Add2~53 ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'h3CCF;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N16
cycloneiv_lcell_comb \Add3~80 (
// Equation(s):
// \Add3~80_combout  = (\zeroFlag~input_o  & (((\Add3~78_combout )))) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~52_combout ))) # (!\branchFlag~input_o  & (\Add3~78_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\branchFlag~input_o ),
	.datac(\Add3~78_combout ),
	.datad(\Add2~52_combout ),
	.cin(gnd),
	.combout(\Add3~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~80 .lut_mask = 16'hF4B0;
defparam \Add3~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N19
dffeas \addr[28]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[28]~73_combout ),
	.asdata(\Add3~80_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[28]~reg0 .is_wysiwyg = "true";
defparam \addr[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N8
cycloneiv_io_ibuf \jmpAddress[29]~input (
	.i(jmpAddress[29]),
	.ibar(gnd),
	.o(\jmpAddress[29]~input_o ));
// synopsys translate_off
defparam \jmpAddress[29]~input .bus_hold = "false";
defparam \jmpAddress[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N20
cycloneiv_lcell_comb \addr[29]~75 (
// Equation(s):
// \addr[29]~75_combout  = (\jmpAddress[29]~input_o  & (!\addr[28]~74 )) # (!\jmpAddress[29]~input_o  & ((\addr[28]~74 ) # (GND)))
// \addr[29]~76  = CARRY((!\addr[28]~74 ) # (!\jmpAddress[29]~input_o ))

	.dataa(\jmpAddress[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[28]~74 ),
	.combout(\addr[29]~75_combout ),
	.cout(\addr[29]~76 ));
// synopsys translate_off
defparam \addr[29]~75 .lut_mask = 16'h5A5F;
defparam \addr[29]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N24
cycloneiv_lcell_comb \addr[29]~reg0feeder (
// Equation(s):
// \addr[29]~reg0feeder_combout  = \addr[29]~75_combout 

	.dataa(\addr[29]~75_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr[29]~reg0feeder .lut_mask = 16'hAAAA;
defparam \addr[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N24
cycloneiv_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_combout  = (\addr[29]~reg0_q  & (!\Add3~79 )) # (!\addr[29]~reg0_q  & ((\Add3~79 ) # (GND)))
// \Add3~82  = CARRY((!\Add3~79 ) # (!\addr[29]~reg0_q ))

	.dataa(\addr[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~79 ),
	.combout(\Add3~81_combout ),
	.cout(\Add3~82 ));
// synopsys translate_off
defparam \Add3~81 .lut_mask = 16'h5A5F;
defparam \Add3~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N8
cycloneiv_io_ibuf \branchOffset[29]~input (
	.i(branchOffset[29]),
	.ibar(gnd),
	.o(\branchOffset[29]~input_o ));
// synopsys translate_off
defparam \branchOffset[29]~input .bus_hold = "false";
defparam \branchOffset[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N26
cycloneiv_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (\branchOffset[29]~input_o  & ((\addr[29]~reg0_q  & (\Add1~57  & VCC)) # (!\addr[29]~reg0_q  & (!\Add1~57 )))) # (!\branchOffset[29]~input_o  & ((\addr[29]~reg0_q  & (!\Add1~57 )) # (!\addr[29]~reg0_q  & ((\Add1~57 ) # (GND)))))
// \Add1~59  = CARRY((\branchOffset[29]~input_o  & (!\addr[29]~reg0_q  & !\Add1~57 )) # (!\branchOffset[29]~input_o  & ((!\Add1~57 ) # (!\addr[29]~reg0_q ))))

	.dataa(\branchOffset[29]~input_o ),
	.datab(\addr[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h9617;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N24
cycloneiv_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (\Add1~58_combout  & (\Add2~53  & VCC)) # (!\Add1~58_combout  & (!\Add2~53 ))
// \Add2~55  = CARRY((!\Add1~58_combout  & !\Add2~53 ))

	.dataa(\Add1~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~53 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'hA505;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N30
cycloneiv_lcell_comb \Add3~83 (
// Equation(s):
// \Add3~83_combout  = (\zeroFlag~input_o  & (\Add3~81_combout )) # (!\zeroFlag~input_o  & ((\branchFlag~input_o  & ((\Add2~54_combout ))) # (!\branchFlag~input_o  & (\Add3~81_combout ))))

	.dataa(\zeroFlag~input_o ),
	.datab(\Add3~81_combout ),
	.datac(\branchFlag~input_o ),
	.datad(\Add2~54_combout ),
	.cin(gnd),
	.combout(\Add3~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~83 .lut_mask = 16'hDC8C;
defparam \Add3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N25
dffeas \addr[29]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[29]~reg0feeder_combout ),
	.asdata(\Add3~83_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[29]~reg0 .is_wysiwyg = "true";
defparam \addr[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N8
cycloneiv_io_ibuf \jmpAddress[30]~input (
	.i(jmpAddress[30]),
	.ibar(gnd),
	.o(\jmpAddress[30]~input_o ));
// synopsys translate_off
defparam \jmpAddress[30]~input .bus_hold = "false";
defparam \jmpAddress[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N22
cycloneiv_lcell_comb \addr[30]~77 (
// Equation(s):
// \addr[30]~77_combout  = (\jmpAddress[30]~input_o  & (\addr[29]~76  $ (GND))) # (!\jmpAddress[30]~input_o  & (!\addr[29]~76  & VCC))
// \addr[30]~78  = CARRY((\jmpAddress[30]~input_o  & !\addr[29]~76 ))

	.dataa(\jmpAddress[30]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[29]~76 ),
	.combout(\addr[30]~77_combout ),
	.cout(\addr[30]~78 ));
// synopsys translate_off
defparam \addr[30]~77 .lut_mask = 16'hA50A;
defparam \addr[30]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N26
cycloneiv_lcell_comb \Add3~84 (
// Equation(s):
// \Add3~84_combout  = (\addr[30]~reg0_q  & (\Add3~82  $ (GND))) # (!\addr[30]~reg0_q  & (!\Add3~82  & VCC))
// \Add3~85  = CARRY((\addr[30]~reg0_q  & !\Add3~82 ))

	.dataa(gnd),
	.datab(\addr[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~82 ),
	.combout(\Add3~84_combout ),
	.cout(\Add3~85 ));
// synopsys translate_off
defparam \Add3~84 .lut_mask = 16'hC30C;
defparam \Add3~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneiv_io_ibuf \branchOffset[30]~input (
	.i(branchOffset[30]),
	.ibar(gnd),
	.o(\branchOffset[30]~input_o ));
// synopsys translate_off
defparam \branchOffset[30]~input .bus_hold = "false";
defparam \branchOffset[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N28
cycloneiv_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = ((\branchOffset[30]~input_o  $ (\addr[30]~reg0_q  $ (!\Add1~59 )))) # (GND)
// \Add1~61  = CARRY((\branchOffset[30]~input_o  & ((\addr[30]~reg0_q ) # (!\Add1~59 ))) # (!\branchOffset[30]~input_o  & (\addr[30]~reg0_q  & !\Add1~59 )))

	.dataa(\branchOffset[30]~input_o ),
	.datab(\addr[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'h698E;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N26
cycloneiv_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (\Add1~60_combout  & ((GND) # (!\Add2~55 ))) # (!\Add1~60_combout  & (\Add2~55  $ (GND)))
// \Add2~57  = CARRY((\Add1~60_combout ) # (!\Add2~55 ))

	.dataa(gnd),
	.datab(\Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~56_combout ),
	.cout(\Add2~57 ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h3CCF;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N28
cycloneiv_lcell_comb \Add3~86 (
// Equation(s):
// \Add3~86_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & (\Add3~84_combout )) # (!\zeroFlag~input_o  & ((\Add2~56_combout ))))) # (!\branchFlag~input_o  & (((\Add3~84_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add3~84_combout ),
	.datad(\Add2~56_combout ),
	.cin(gnd),
	.combout(\Add3~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~86 .lut_mask = 16'hF2D0;
defparam \Add3~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N23
dffeas \addr[30]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[30]~77_combout ),
	.asdata(\Add3~86_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[30]~reg0 .is_wysiwyg = "true";
defparam \addr[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N22
cycloneiv_io_ibuf \jmpAddress[31]~input (
	.i(jmpAddress[31]),
	.ibar(gnd),
	.o(\jmpAddress[31]~input_o ));
// synopsys translate_off
defparam \jmpAddress[31]~input .bus_hold = "false";
defparam \jmpAddress[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N24
cycloneiv_lcell_comb \addr[31]~79 (
// Equation(s):
// \addr[31]~79_combout  = \addr[30]~78  $ (\jmpAddress[31]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jmpAddress[31]~input_o ),
	.cin(\addr[30]~78 ),
	.combout(\addr[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \addr[31]~79 .lut_mask = 16'h0FF0;
defparam \addr[31]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N15
cycloneiv_io_ibuf \branchOffset[31]~input (
	.i(branchOffset[31]),
	.ibar(gnd),
	.o(\branchOffset[31]~input_o ));
// synopsys translate_off
defparam \branchOffset[31]~input .bus_hold = "false";
defparam \branchOffset[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N30
cycloneiv_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = \branchOffset[31]~input_o  $ (\Add1~61  $ (\addr[31]~reg0_q ))

	.dataa(\branchOffset[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[31]~reg0_q ),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'hA55A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N28
cycloneiv_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = \Add2~57  $ (!\Add1~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~62_combout ),
	.cin(\Add2~57 ),
	.combout(\Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'hF00F;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N28
cycloneiv_lcell_comb \Add3~87 (
// Equation(s):
// \Add3~87_combout  = \Add3~85  $ (\addr[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[31]~reg0_q ),
	.cin(\Add3~85 ),
	.combout(\Add3~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~87 .lut_mask = 16'h0FF0;
defparam \Add3~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N26
cycloneiv_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_combout  = (\branchFlag~input_o  & ((\zeroFlag~input_o  & ((\Add3~87_combout ))) # (!\zeroFlag~input_o  & (\Add2~58_combout )))) # (!\branchFlag~input_o  & (((\Add3~87_combout ))))

	.dataa(\branchFlag~input_o ),
	.datab(\zeroFlag~input_o ),
	.datac(\Add2~58_combout ),
	.datad(\Add3~87_combout ),
	.cin(gnd),
	.combout(\Add3~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~89 .lut_mask = 16'hFD20;
defparam \Add3~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N25
dffeas \addr[31]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\addr[31]~79_combout ),
	.asdata(\Add3~89_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jmpFlag~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[31]~reg0 .is_wysiwyg = "true";
defparam \addr[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N0
cycloneiv_lcell_comb \resetControl~0 (
// Equation(s):
// \resetControl~0_combout  = (\branchFlag~input_o  & (!\zeroFlag~input_o  & !\jmpFlag~input_o ))

	.dataa(\branchFlag~input_o ),
	.datab(gnd),
	.datac(\zeroFlag~input_o ),
	.datad(\jmpFlag~input_o ),
	.cin(gnd),
	.combout(\resetControl~0_combout ),
	.cout());
// synopsys translate_off
defparam \resetControl~0 .lut_mask = 16'h000A;
defparam \resetControl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N1
dffeas \resetControl~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\resetControl~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resetControl~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resetControl~reg0 .is_wysiwyg = "true";
defparam \resetControl~reg0 .power_up = "low";
// synopsys translate_on

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign addr[8] = \addr[8]~output_o ;

assign addr[9] = \addr[9]~output_o ;

assign addr[10] = \addr[10]~output_o ;

assign addr[11] = \addr[11]~output_o ;

assign addr[12] = \addr[12]~output_o ;

assign addr[13] = \addr[13]~output_o ;

assign addr[14] = \addr[14]~output_o ;

assign addr[15] = \addr[15]~output_o ;

assign addr[16] = \addr[16]~output_o ;

assign addr[17] = \addr[17]~output_o ;

assign addr[18] = \addr[18]~output_o ;

assign addr[19] = \addr[19]~output_o ;

assign addr[20] = \addr[20]~output_o ;

assign addr[21] = \addr[21]~output_o ;

assign addr[22] = \addr[22]~output_o ;

assign addr[23] = \addr[23]~output_o ;

assign addr[24] = \addr[24]~output_o ;

assign addr[25] = \addr[25]~output_o ;

assign addr[26] = \addr[26]~output_o ;

assign addr[27] = \addr[27]~output_o ;

assign addr[28] = \addr[28]~output_o ;

assign addr[29] = \addr[29]~output_o ;

assign addr[30] = \addr[30]~output_o ;

assign addr[31] = \addr[31]~output_o ;

assign resetControl = \resetControl~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
