This repo contains the Chisel code to generate Verilog for FFT/Scan PCU (pattern compute unit) on RDU (reconfigurable dataflow unit) for long-sequence Hyena and Mamba models.
