PPA Report for decoder_pipelined
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 17
FF Count: 16
IO Count: 24
Cell Count: 76

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 307.31 MHz
Reg-to-Reg Critical Path Delay: 2.554 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
