vendor_name = ModelSim
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/ULA.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/switchs.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/somaConstante.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/registradorGenerico.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/Projeto1.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/muxGenerico4x1.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/muxGenerico2x1.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/memoriaROM.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/memoriaRAM.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/logicaDesvio.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/leds.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/keys.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/FlipFlop.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/edgeDetector.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/displays.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/decoderInstru.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/decoder3x8.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/CPU.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/conversorHex7Seg.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/buffer_8portas.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/buffer_1porta.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/Waveform.vwf
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/divisorGenerico.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/muxNat4x1.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/inc_or_dec_addr.vhd
source_file = 1, c:/users/gabriel/desktop/insper/6semestre/descomp/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/gabriel/desktop/insper/6semestre/descomp/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/gabriel/desktop/insper/6semestre/descomp/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/gabriel/desktop/insper/6semestre/descomp/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Gabriel/Desktop/INSPER/6semestre/DESCOMP/projeto1_descomp/Projeto1/db/Projeto1.cbx.xml
design_name = Projeto1
instance = comp, \DIN_out[0]~output\, DIN_out[0]~output, Projeto1, 1
instance = comp, \DIN_out[1]~output\, DIN_out[1]~output, Projeto1, 1
instance = comp, \DIN_out[2]~output\, DIN_out[2]~output, Projeto1, 1
instance = comp, \DIN_out[3]~output\, DIN_out[3]~output, Projeto1, 1
instance = comp, \DIN_out[4]~output\, DIN_out[4]~output, Projeto1, 1
instance = comp, \DIN_out[5]~output\, DIN_out[5]~output, Projeto1, 1
instance = comp, \DIN_out[6]~output\, DIN_out[6]~output, Projeto1, 1
instance = comp, \DIN_out[7]~output\, DIN_out[7]~output, Projeto1, 1
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, Projeto1, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, Projeto1, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, Projeto1, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, Projeto1, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, Projeto1, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, Projeto1, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, Projeto1, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, Projeto1, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, Projeto1, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Projeto1, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Projeto1, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Projeto1, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Projeto1, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Projeto1, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Projeto1, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Projeto1, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Projeto1, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Projeto1, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Projeto1, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Projeto1, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Projeto1, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Projeto1, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Projeto1, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Projeto1, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Projeto1, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Projeto1, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Projeto1, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Projeto1, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Projeto1, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Projeto1, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Projeto1, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Projeto1, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Projeto1, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Projeto1, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Projeto1, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Projeto1, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Projeto1, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Projeto1, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Projeto1, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Projeto1, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Projeto1, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Projeto1, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Projeto1, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Projeto1, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Projeto1, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Projeto1, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Projeto1, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Projeto1, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Projeto1, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Projeto1, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Projeto1, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Projeto1, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Projeto1, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Projeto1, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Projeto1, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Projeto1, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Projeto1, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Projeto1, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Projeto1, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Projeto1, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Projeto1, 1
instance = comp, \DA_out[0]~output\, DA_out[0]~output, Projeto1, 1
instance = comp, \DA_out[1]~output\, DA_out[1]~output, Projeto1, 1
instance = comp, \DA_out[2]~output\, DA_out[2]~output, Projeto1, 1
instance = comp, \DA_out[3]~output\, DA_out[3]~output, Projeto1, 1
instance = comp, \DA_out[4]~output\, DA_out[4]~output, Projeto1, 1
instance = comp, \DA_out[5]~output\, DA_out[5]~output, Projeto1, 1
instance = comp, \DA_out[6]~output\, DA_out[6]~output, Projeto1, 1
instance = comp, \DA_out[7]~output\, DA_out[7]~output, Projeto1, 1
instance = comp, \DA_out[8]~output\, DA_out[8]~output, Projeto1, 1
instance = comp, \DOUT_out[0]~output\, DOUT_out[0]~output, Projeto1, 1
instance = comp, \DOUT_out[1]~output\, DOUT_out[1]~output, Projeto1, 1
instance = comp, \DOUT_out[2]~output\, DOUT_out[2]~output, Projeto1, 1
instance = comp, \DOUT_out[3]~output\, DOUT_out[3]~output, Projeto1, 1
instance = comp, \DOUT_out[4]~output\, DOUT_out[4]~output, Projeto1, 1
instance = comp, \DOUT_out[5]~output\, DOUT_out[5]~output, Projeto1, 1
instance = comp, \DOUT_out[6]~output\, DOUT_out[6]~output, Projeto1, 1
instance = comp, \DOUT_out[7]~output\, DOUT_out[7]~output, Projeto1, 1
instance = comp, \BLOCO_out[0]~output\, BLOCO_out[0]~output, Projeto1, 1
instance = comp, \BLOCO_out[1]~output\, BLOCO_out[1]~output, Projeto1, 1
instance = comp, \BLOCO_out[2]~output\, BLOCO_out[2]~output, Projeto1, 1
instance = comp, \BLOCO_out[3]~output\, BLOCO_out[3]~output, Projeto1, 1
instance = comp, \BLOCO_out[4]~output\, BLOCO_out[4]~output, Projeto1, 1
instance = comp, \BLOCO_out[5]~output\, BLOCO_out[5]~output, Projeto1, 1
instance = comp, \BLOCO_out[6]~output\, BLOCO_out[6]~output, Projeto1, 1
instance = comp, \BLOCO_out[7]~output\, BLOCO_out[7]~output, Projeto1, 1
instance = comp, \RDD~output\, RDD~output, Projeto1, 1
instance = comp, \WRR~output\, WRR~output, Projeto1, 1
instance = comp, \Opcode_OUT[0]~output\, Opcode_OUT[0]~output, Projeto1, 1
instance = comp, \Opcode_OUT[1]~output\, Opcode_OUT[1]~output, Projeto1, 1
instance = comp, \Opcode_OUT[2]~output\, Opcode_OUT[2]~output, Projeto1, 1
instance = comp, \Opcode_OUT[3]~output\, Opcode_OUT[3]~output, Projeto1, 1
instance = comp, \Instruction_OUT[0]~output\, Instruction_OUT[0]~output, Projeto1, 1
instance = comp, \Instruction_OUT[1]~output\, Instruction_OUT[1]~output, Projeto1, 1
instance = comp, \Instruction_OUT[2]~output\, Instruction_OUT[2]~output, Projeto1, 1
instance = comp, \Instruction_OUT[3]~output\, Instruction_OUT[3]~output, Projeto1, 1
instance = comp, \Instruction_OUT[4]~output\, Instruction_OUT[4]~output, Projeto1, 1
instance = comp, \Instruction_OUT[5]~output\, Instruction_OUT[5]~output, Projeto1, 1
instance = comp, \Instruction_OUT[6]~output\, Instruction_OUT[6]~output, Projeto1, 1
instance = comp, \Instruction_OUT[7]~output\, Instruction_OUT[7]~output, Projeto1, 1
instance = comp, \Instruction_OUT[8]~output\, Instruction_OUT[8]~output, Projeto1, 1
instance = comp, \Instruction_OUT[9]~output\, Instruction_OUT[9]~output, Projeto1, 1
instance = comp, \Instruction_OUT[10]~output\, Instruction_OUT[10]~output, Projeto1, 1
instance = comp, \Instruction_OUT[11]~output\, Instruction_OUT[11]~output, Projeto1, 1
instance = comp, \Instruction_OUT[12]~output\, Instruction_OUT[12]~output, Projeto1, 1
instance = comp, \Instruction_OUT[13]~output\, Instruction_OUT[13]~output, Projeto1, 1
instance = comp, \Instruction_OUT[14]~output\, Instruction_OUT[14]~output, Projeto1, 1
instance = comp, \Instruction_OUT[15]~output\, Instruction_OUT[15]~output, Projeto1, 1
instance = comp, \ULA_OUT[0]~output\, ULA_OUT[0]~output, Projeto1, 1
instance = comp, \ULA_OUT[1]~output\, ULA_OUT[1]~output, Projeto1, 1
instance = comp, \ULA_OUT[2]~output\, ULA_OUT[2]~output, Projeto1, 1
instance = comp, \ULA_OUT[3]~output\, ULA_OUT[3]~output, Projeto1, 1
instance = comp, \ULA_OUT[4]~output\, ULA_OUT[4]~output, Projeto1, 1
instance = comp, \ULA_OUT[5]~output\, ULA_OUT[5]~output, Projeto1, 1
instance = comp, \ULA_OUT[6]~output\, ULA_OUT[6]~output, Projeto1, 1
instance = comp, \ULA_OUT[7]~output\, ULA_OUT[7]~output, Projeto1, 1
instance = comp, \ULAOP_OUT[0]~output\, ULAOP_OUT[0]~output, Projeto1, 1
instance = comp, \ULAOP_OUT[1]~output\, ULAOP_OUT[1]~output, Projeto1, 1
instance = comp, \CS[0]~output\, CS[0]~output, Projeto1, 1
instance = comp, \CS[1]~output\, CS[1]~output, Projeto1, 1
instance = comp, \CS[2]~output\, CS[2]~output, Projeto1, 1
instance = comp, \CS[3]~output\, CS[3]~output, Projeto1, 1
instance = comp, \CS[4]~output\, CS[4]~output, Projeto1, 1
instance = comp, \CS[5]~output\, CS[5]~output, Projeto1, 1
instance = comp, \CS[6]~output\, CS[6]~output, Projeto1, 1
instance = comp, \CS[7]~output\, CS[7]~output, Projeto1, 1
instance = comp, \CS[8]~output\, CS[8]~output, Projeto1, 1
instance = comp, \CS[9]~output\, CS[9]~output, Projeto1, 1
instance = comp, \CS[10]~output\, CS[10]~output, Projeto1, 1
instance = comp, \CS[11]~output\, CS[11]~output, Projeto1, 1
instance = comp, \CS[12]~output\, CS[12]~output, Projeto1, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Projeto1, 1
instance = comp, \ROM|memROM~33\, ROM|memROM~33, Projeto1, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, Projeto1, 1
instance = comp, \ROM|memROM~19\, ROM|memROM~19, Projeto1, 1
instance = comp, \ROM|memROM~20\, ROM|memROM~20, Projeto1, 1
instance = comp, \ROM|memROM~12\, ROM|memROM~12, Projeto1, 1
instance = comp, \ROM|memROM~21\, ROM|memROM~21, Projeto1, 1
instance = comp, \ROM|memROM~22\, ROM|memROM~22, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~0\, CPU|DEC_Instrucao|Equal1~0, Projeto1, 1
instance = comp, \ROM|memROM~23\, ROM|memROM~23, Projeto1, 1
instance = comp, \ROM|memROM~24\, ROM|memROM~24, Projeto1, 1
instance = comp, \ROM|memROM~25\, ROM|memROM~25, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~6\, CPU|DEC_Instrucao|Equal1~6, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~7\, CPU|DEC_Instrucao|Equal1~7, Projeto1, 1
instance = comp, \ROM|memROM~27\, ROM|memROM~27, Projeto1, 1
instance = comp, \ROM|memROM~26\, ROM|memROM~26, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|ULA_Operation~0\, CPU|DEC_Instrucao|ULA_Operation~0, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[4]~0\, CPU|DEC_Instrucao|saida[4]~0, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~3\, CPU|DEC_Instrucao|Equal1~3, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~5\, CPU|DEC_Instrucao|Equal1~5, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~2\, CPU|DEC_Instrucao|Equal1~2, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[3]~1\, CPU|DEC_Instrucao|saida[3]~1, Projeto1, 1
instance = comp, \ROM|memROM~15\, ROM|memROM~15, Projeto1, 1
instance = comp, \DecBloc|Equal7~5\, DecBloc|Equal7~5, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~1\, CPU|DEC_Instrucao|Equal1~1, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|REGA_Enable~0\, CPU|DEC_Instrucao|REGA_Enable~0, Projeto1, 1
instance = comp, \ROM|memROM~32\, ROM|memROM~32, Projeto1, 1
instance = comp, \comb~1\, comb~1, Projeto1, 1
instance = comp, \comb~2\, comb~2, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|Equal1~4\, CPU|DEC_Instrucao|Equal1~4, Projeto1, 1
instance = comp, \RAM|ram~695\, RAM|ram~695, Projeto1, 1
instance = comp, \RAM|ram~696\, RAM|ram~696, Projeto1, 1
instance = comp, \RAM|ram~19\, RAM|ram~19, Projeto1, 1
instance = comp, \RAM|ram~703\, RAM|ram~703, Projeto1, 1
instance = comp, \RAM|ram~704\, RAM|ram~704, Projeto1, 1
instance = comp, \RAM|ram~27\, RAM|ram~27, Projeto1, 1
instance = comp, \RAM|ram~727\, RAM|ram~727, Projeto1, 1
instance = comp, \RAM|ram~728\, RAM|ram~728, Projeto1, 1
instance = comp, \RAM|ram~35\, RAM|ram~35, Projeto1, 1
instance = comp, \RAM|ram~729\, RAM|ram~729, Projeto1, 1
instance = comp, \RAM|ram~730\, RAM|ram~730, Projeto1, 1
instance = comp, \RAM|ram~43\, RAM|ram~43, Projeto1, 1
instance = comp, \RAM|ram~611\, RAM|ram~611, Projeto1, 1
instance = comp, \RAM|ram~699\, RAM|ram~699, Projeto1, 1
instance = comp, \RAM|ram~700\, RAM|ram~700, Projeto1, 1
instance = comp, \RAM|ram~147\, RAM|ram~147, Projeto1, 1
instance = comp, \RAM|ram~707\, RAM|ram~707, Projeto1, 1
instance = comp, \RAM|ram~708\, RAM|ram~708, Projeto1, 1
instance = comp, \RAM|ram~155\, RAM|ram~155, Projeto1, 1
instance = comp, \RAM|ram~731\, RAM|ram~731, Projeto1, 1
instance = comp, \RAM|ram~732\, RAM|ram~732, Projeto1, 1
instance = comp, \RAM|ram~163\, RAM|ram~163, Projeto1, 1
instance = comp, \RAM|ram~733\, RAM|ram~733, Projeto1, 1
instance = comp, \RAM|ram~734\, RAM|ram~734, Projeto1, 1
instance = comp, \RAM|ram~171\, RAM|ram~171, Projeto1, 1
instance = comp, \RAM|ram~612\, RAM|ram~612, Projeto1, 1
instance = comp, \RAM|ram~711\, RAM|ram~711, Projeto1, 1
instance = comp, \RAM|ram~712\, RAM|ram~712, Projeto1, 1
instance = comp, \RAM|ram~83\, RAM|ram~83, Projeto1, 1
instance = comp, \RAM|ram~719\, RAM|ram~719, Projeto1, 1
instance = comp, \RAM|ram~720\, RAM|ram~720, Projeto1, 1
instance = comp, \RAM|ram~91\, RAM|ram~91, Projeto1, 1
instance = comp, \RAM|ram~743\, RAM|ram~743, Projeto1, 1
instance = comp, \RAM|ram~744\, RAM|ram~744, Projeto1, 1
instance = comp, \RAM|ram~99\, RAM|ram~99, Projeto1, 1
instance = comp, \RAM|ram~745\, RAM|ram~745, Projeto1, 1
instance = comp, \RAM|ram~746\, RAM|ram~746, Projeto1, 1
instance = comp, \RAM|ram~107\, RAM|ram~107, Projeto1, 1
instance = comp, \RAM|ram~613\, RAM|ram~613, Projeto1, 1
instance = comp, \RAM|ram~715\, RAM|ram~715, Projeto1, 1
instance = comp, \RAM|ram~716\, RAM|ram~716, Projeto1, 1
instance = comp, \RAM|ram~211\, RAM|ram~211, Projeto1, 1
instance = comp, \RAM|ram~723\, RAM|ram~723, Projeto1, 1
instance = comp, \RAM|ram~724\, RAM|ram~724, Projeto1, 1
instance = comp, \RAM|ram~219\, RAM|ram~219, Projeto1, 1
instance = comp, \RAM|ram~747\, RAM|ram~747, Projeto1, 1
instance = comp, \RAM|ram~748\, RAM|ram~748, Projeto1, 1
instance = comp, \RAM|ram~227\, RAM|ram~227, Projeto1, 1
instance = comp, \RAM|ram~749\, RAM|ram~749, Projeto1, 1
instance = comp, \RAM|ram~750\, RAM|ram~750, Projeto1, 1
instance = comp, \RAM|ram~235\, RAM|ram~235, Projeto1, 1
instance = comp, \RAM|ram~614\, RAM|ram~614, Projeto1, 1
instance = comp, \RAM|ram~615\, RAM|ram~615, Projeto1, 1
instance = comp, \RAM|ram~759\, RAM|ram~759, Projeto1, 1
instance = comp, \RAM|ram~760\, RAM|ram~760, Projeto1, 1
instance = comp, \RAM|ram~275\, RAM|ram~275, Projeto1, 1
instance = comp, \RAM|ram~775\, RAM|ram~775, Projeto1, 1
instance = comp, \RAM|ram~776\, RAM|ram~776, Projeto1, 1
instance = comp, \RAM|ram~403\, RAM|ram~403, Projeto1, 1
instance = comp, \RAM|ram~791\, RAM|ram~791, Projeto1, 1
instance = comp, \RAM|ram~792\, RAM|ram~792, Projeto1, 1
instance = comp, \RAM|ram~291\, RAM|ram~291, Projeto1, 1
instance = comp, \RAM|ram~795\, RAM|ram~795, Projeto1, 1
instance = comp, \RAM|ram~796\, RAM|ram~796, Projeto1, 1
instance = comp, \RAM|ram~419\, RAM|ram~419, Projeto1, 1
instance = comp, \RAM|ram~616\, RAM|ram~616, Projeto1, 1
instance = comp, \RAM|ram~767\, RAM|ram~767, Projeto1, 1
instance = comp, \RAM|ram~768\, RAM|ram~768, Projeto1, 1
instance = comp, \RAM|ram~283\, RAM|ram~283, Projeto1, 1
instance = comp, \RAM|ram~783\, RAM|ram~783, Projeto1, 1
instance = comp, \RAM|ram~784\, RAM|ram~784, Projeto1, 1
instance = comp, \RAM|ram~411\, RAM|ram~411, Projeto1, 1
instance = comp, \RAM|ram~793\, RAM|ram~793, Projeto1, 1
instance = comp, \RAM|ram~794\, RAM|ram~794, Projeto1, 1
instance = comp, \RAM|ram~299\, RAM|ram~299, Projeto1, 1
instance = comp, \RAM|ram~797\, RAM|ram~797, Projeto1, 1
instance = comp, \RAM|ram~798\, RAM|ram~798, Projeto1, 1
instance = comp, \RAM|ram~427\, RAM|ram~427, Projeto1, 1
instance = comp, \RAM|ram~617\, RAM|ram~617, Projeto1, 1
instance = comp, \RAM|ram~763\, RAM|ram~763, Projeto1, 1
instance = comp, \RAM|ram~764\, RAM|ram~764, Projeto1, 1
instance = comp, \RAM|ram~339\, RAM|ram~339, Projeto1, 1
instance = comp, \RAM|ram~779\, RAM|ram~779, Projeto1, 1
instance = comp, \RAM|ram~780\, RAM|ram~780, Projeto1, 1
instance = comp, \RAM|ram~467\, RAM|ram~467, Projeto1, 1
instance = comp, \RAM|ram~807\, RAM|ram~807, Projeto1, 1
instance = comp, \RAM|ram~808\, RAM|ram~808, Projeto1, 1
instance = comp, \RAM|ram~355\, RAM|ram~355, Projeto1, 1
instance = comp, \RAM|ram~811\, RAM|ram~811, Projeto1, 1
instance = comp, \RAM|ram~812\, RAM|ram~812, Projeto1, 1
instance = comp, \RAM|ram~483\, RAM|ram~483, Projeto1, 1
instance = comp, \RAM|ram~618\, RAM|ram~618, Projeto1, 1
instance = comp, \RAM|ram~771\, RAM|ram~771, Projeto1, 1
instance = comp, \RAM|ram~772\, RAM|ram~772, Projeto1, 1
instance = comp, \RAM|ram~347\, RAM|ram~347, Projeto1, 1
instance = comp, \RAM|ram~787\, RAM|ram~787, Projeto1, 1
instance = comp, \RAM|ram~788\, RAM|ram~788, Projeto1, 1
instance = comp, \RAM|ram~475\, RAM|ram~475, Projeto1, 1
instance = comp, \RAM|ram~809\, RAM|ram~809, Projeto1, 1
instance = comp, \RAM|ram~810\, RAM|ram~810, Projeto1, 1
instance = comp, \RAM|ram~363\, RAM|ram~363, Projeto1, 1
instance = comp, \RAM|ram~813\, RAM|ram~813, Projeto1, 1
instance = comp, \RAM|ram~814\, RAM|ram~814, Projeto1, 1
instance = comp, \RAM|ram~491\, RAM|ram~491, Projeto1, 1
instance = comp, \RAM|ram~619\, RAM|ram~619, Projeto1, 1
instance = comp, \RAM|ram~620\, RAM|ram~620, Projeto1, 1
instance = comp, \RAM|ram~697\, RAM|ram~697, Projeto1, 1
instance = comp, \RAM|ram~698\, RAM|ram~698, Projeto1, 1
instance = comp, \RAM|ram~51\, RAM|ram~51, Projeto1, 1
instance = comp, \RAM|ram~735\, RAM|ram~735, Projeto1, 1
instance = comp, \RAM|ram~736\, RAM|ram~736, Projeto1, 1
instance = comp, \RAM|ram~67\, RAM|ram~67, Projeto1, 1
instance = comp, \RAM|ram~713\, RAM|ram~713, Projeto1, 1
instance = comp, \RAM|ram~714\, RAM|ram~714, Projeto1, 1
instance = comp, \RAM|ram~115\, RAM|ram~115, Projeto1, 1
instance = comp, \RAM|ram~751\, RAM|ram~751, Projeto1, 1
instance = comp, \RAM|ram~752\, RAM|ram~752, Projeto1, 1
instance = comp, \RAM|ram~131\, RAM|ram~131, Projeto1, 1
instance = comp, \RAM|ram~621\, RAM|ram~621, Projeto1, 1
instance = comp, \RAM|ram~705\, RAM|ram~705, Projeto1, 1
instance = comp, \RAM|ram~706\, RAM|ram~706, Projeto1, 1
instance = comp, \RAM|ram~59\, RAM|ram~59, Projeto1, 1
instance = comp, \RAM|ram~737\, RAM|ram~737, Projeto1, 1
instance = comp, \RAM|ram~738\, RAM|ram~738, Projeto1, 1
instance = comp, \RAM|ram~75\, RAM|ram~75, Projeto1, 1
instance = comp, \RAM|ram~721\, RAM|ram~721, Projeto1, 1
instance = comp, \RAM|ram~722\, RAM|ram~722, Projeto1, 1
instance = comp, \RAM|ram~123\, RAM|ram~123, Projeto1, 1
instance = comp, \RAM|ram~753\, RAM|ram~753, Projeto1, 1
instance = comp, \RAM|ram~754\, RAM|ram~754, Projeto1, 1
instance = comp, \RAM|ram~139\, RAM|ram~139, Projeto1, 1
instance = comp, \RAM|ram~622\, RAM|ram~622, Projeto1, 1
instance = comp, \RAM|ram~701\, RAM|ram~701, Projeto1, 1
instance = comp, \RAM|ram~702\, RAM|ram~702, Projeto1, 1
instance = comp, \RAM|ram~179\, RAM|ram~179, Projeto1, 1
instance = comp, \RAM|ram~739\, RAM|ram~739, Projeto1, 1
instance = comp, \RAM|ram~740\, RAM|ram~740, Projeto1, 1
instance = comp, \RAM|ram~195\, RAM|ram~195, Projeto1, 1
instance = comp, \RAM|ram~717\, RAM|ram~717, Projeto1, 1
instance = comp, \RAM|ram~718\, RAM|ram~718, Projeto1, 1
instance = comp, \RAM|ram~243\, RAM|ram~243, Projeto1, 1
instance = comp, \RAM|ram~755\, RAM|ram~755, Projeto1, 1
instance = comp, \RAM|ram~756\, RAM|ram~756, Projeto1, 1
instance = comp, \RAM|ram~259\, RAM|ram~259, Projeto1, 1
instance = comp, \RAM|ram~623\, RAM|ram~623, Projeto1, 1
instance = comp, \RAM|ram~709\, RAM|ram~709, Projeto1, 1
instance = comp, \RAM|ram~710\, RAM|ram~710, Projeto1, 1
instance = comp, \RAM|ram~187\, RAM|ram~187, Projeto1, 1
instance = comp, \RAM|ram~741\, RAM|ram~741, Projeto1, 1
instance = comp, \RAM|ram~742\, RAM|ram~742, Projeto1, 1
instance = comp, \RAM|ram~203\, RAM|ram~203, Projeto1, 1
instance = comp, \RAM|ram~725\, RAM|ram~725, Projeto1, 1
instance = comp, \RAM|ram~726\, RAM|ram~726, Projeto1, 1
instance = comp, \RAM|ram~251\, RAM|ram~251, Projeto1, 1
instance = comp, \RAM|ram~757\, RAM|ram~757, Projeto1, 1
instance = comp, \RAM|ram~758\, RAM|ram~758, Projeto1, 1
instance = comp, \RAM|ram~267\, RAM|ram~267, Projeto1, 1
instance = comp, \RAM|ram~624\, RAM|ram~624, Projeto1, 1
instance = comp, \RAM|ram~625\, RAM|ram~625, Projeto1, 1
instance = comp, \RAM|ram~761\, RAM|ram~761, Projeto1, 1
instance = comp, \RAM|ram~762\, RAM|ram~762, Projeto1, 1
instance = comp, \RAM|ram~307\, RAM|ram~307, Projeto1, 1
instance = comp, \RAM|ram~769\, RAM|ram~769, Projeto1, 1
instance = comp, \RAM|ram~770\, RAM|ram~770, Projeto1, 1
instance = comp, \RAM|ram~315\, RAM|ram~315, Projeto1, 1
instance = comp, \RAM|ram~799\, RAM|ram~799, Projeto1, 1
instance = comp, \RAM|ram~800\, RAM|ram~800, Projeto1, 1
instance = comp, \RAM|ram~323\, RAM|ram~323, Projeto1, 1
instance = comp, \RAM|ram~801\, RAM|ram~801, Projeto1, 1
instance = comp, \RAM|ram~802\, RAM|ram~802, Projeto1, 1
instance = comp, \RAM|ram~331\, RAM|ram~331, Projeto1, 1
instance = comp, \RAM|ram~626\, RAM|ram~626, Projeto1, 1
instance = comp, \RAM|ram~777\, RAM|ram~777, Projeto1, 1
instance = comp, \RAM|ram~778\, RAM|ram~778, Projeto1, 1
instance = comp, \RAM|ram~435\, RAM|ram~435, Projeto1, 1
instance = comp, \RAM|ram~785\, RAM|ram~785, Projeto1, 1
instance = comp, \RAM|ram~786\, RAM|ram~786, Projeto1, 1
instance = comp, \RAM|ram~443\, RAM|ram~443, Projeto1, 1
instance = comp, \RAM|ram~803\, RAM|ram~803, Projeto1, 1
instance = comp, \RAM|ram~804\, RAM|ram~804, Projeto1, 1
instance = comp, \RAM|ram~451\, RAM|ram~451, Projeto1, 1
instance = comp, \RAM|ram~805\, RAM|ram~805, Projeto1, 1
instance = comp, \RAM|ram~806\, RAM|ram~806, Projeto1, 1
instance = comp, \RAM|ram~459\, RAM|ram~459, Projeto1, 1
instance = comp, \RAM|ram~627\, RAM|ram~627, Projeto1, 1
instance = comp, \RAM|ram~765\, RAM|ram~765, Projeto1, 1
instance = comp, \RAM|ram~766\, RAM|ram~766, Projeto1, 1
instance = comp, \RAM|ram~371\, RAM|ram~371, Projeto1, 1
instance = comp, \RAM|ram~773\, RAM|ram~773, Projeto1, 1
instance = comp, \RAM|ram~774\, RAM|ram~774, Projeto1, 1
instance = comp, \RAM|ram~379\, RAM|ram~379, Projeto1, 1
instance = comp, \RAM|ram~815\, RAM|ram~815, Projeto1, 1
instance = comp, \RAM|ram~816\, RAM|ram~816, Projeto1, 1
instance = comp, \RAM|ram~387\, RAM|ram~387, Projeto1, 1
instance = comp, \RAM|ram~817\, RAM|ram~817, Projeto1, 1
instance = comp, \RAM|ram~818\, RAM|ram~818, Projeto1, 1
instance = comp, \RAM|ram~395\, RAM|ram~395, Projeto1, 1
instance = comp, \RAM|ram~628\, RAM|ram~628, Projeto1, 1
instance = comp, \RAM|ram~781\, RAM|ram~781, Projeto1, 1
instance = comp, \RAM|ram~782\, RAM|ram~782, Projeto1, 1
instance = comp, \RAM|ram~499\, RAM|ram~499, Projeto1, 1
instance = comp, \RAM|ram~789\, RAM|ram~789, Projeto1, 1
instance = comp, \RAM|ram~790\, RAM|ram~790, Projeto1, 1
instance = comp, \RAM|ram~507\, RAM|ram~507, Projeto1, 1
instance = comp, \RAM|ram~819\, RAM|ram~819, Projeto1, 1
instance = comp, \RAM|ram~820\, RAM|ram~820, Projeto1, 1
instance = comp, \RAM|ram~515\, RAM|ram~515, Projeto1, 1
instance = comp, \RAM|ram~821\, RAM|ram~821, Projeto1, 1
instance = comp, \RAM|ram~822\, RAM|ram~822, Projeto1, 1
instance = comp, \RAM|ram~523\, RAM|ram~523, Projeto1, 1
instance = comp, \RAM|ram~629\, RAM|ram~629, Projeto1, 1
instance = comp, \RAM|ram~630\, RAM|ram~630, Projeto1, 1
instance = comp, \RAM|ram~631\, RAM|ram~631, Projeto1, 1
instance = comp, \SW[4]~input\, SW[4]~input, Projeto1, 1
instance = comp, \RAM|dado_out[4]~19\, RAM|dado_out[4]~19, Projeto1, 1
instance = comp, \CPU|ULA|saida[4]~9\, CPU|ULA|saida[4]~9, Projeto1, 1
instance = comp, \ROM|memROM~29\, ROM|memROM~29, Projeto1, 1
instance = comp, \ROM|memROM~30\, ROM|memROM~30, Projeto1, 1
instance = comp, \ROM|memROM~31\, ROM|memROM~31, Projeto1, 1
instance = comp, \ROM|memROM~36\, ROM|memROM~36, Projeto1, 1
instance = comp, \ROM|memROM~28\, ROM|memROM~28, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[5]\, CPU|DEC_Instrucao|saida[5], Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~140\, CPU|bancoReg|registrador~140, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~56\, CPU|bancoReg|registrador~56, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~141\, CPU|bancoReg|registrador~141, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~72\, CPU|bancoReg|registrador~72, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~143\, CPU|bancoReg|registrador~143, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~64\, CPU|bancoReg|registrador~64, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~144\, CPU|bancoReg|registrador~144, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~24\, CPU|bancoReg|registrador~24, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~145\, CPU|bancoReg|registrador~145, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~40\, CPU|bancoReg|registrador~40, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~147\, CPU|bancoReg|registrador~147, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~32\, CPU|bancoReg|registrador~32, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~146\, CPU|bancoReg|registrador~146, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~16\, CPU|bancoReg|registrador~16, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~124\, CPU|bancoReg|registrador~124, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~142\, CPU|bancoReg|registrador~142, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~48\, CPU|bancoReg|registrador~48, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~92\, CPU|bancoReg|registrador~92, Projeto1, 1
instance = comp, \RAM|ram~18\, RAM|ram~18, Projeto1, 1
instance = comp, \RAM|ram~26\, RAM|ram~26, Projeto1, 1
instance = comp, \RAM|ram~50\, RAM|ram~50, Projeto1, 1
instance = comp, \RAM|ram~58\, RAM|ram~58, Projeto1, 1
instance = comp, \RAM|ram~590\, RAM|ram~590, Projeto1, 1
instance = comp, \RAM|ram~146\, RAM|ram~146, Projeto1, 1
instance = comp, \RAM|ram~154\, RAM|ram~154, Projeto1, 1
instance = comp, \RAM|ram~178\, RAM|ram~178, Projeto1, 1
instance = comp, \RAM|ram~186\, RAM|ram~186, Projeto1, 1
instance = comp, \RAM|ram~591\, RAM|ram~591, Projeto1, 1
instance = comp, \RAM|ram~82\, RAM|ram~82, Projeto1, 1
instance = comp, \RAM|ram~90\, RAM|ram~90, Projeto1, 1
instance = comp, \RAM|ram~114\, RAM|ram~114, Projeto1, 1
instance = comp, \RAM|ram~122\, RAM|ram~122, Projeto1, 1
instance = comp, \RAM|ram~592\, RAM|ram~592, Projeto1, 1
instance = comp, \RAM|ram~210\, RAM|ram~210, Projeto1, 1
instance = comp, \RAM|ram~218\, RAM|ram~218, Projeto1, 1
instance = comp, \RAM|ram~242\, RAM|ram~242, Projeto1, 1
instance = comp, \RAM|ram~250\, RAM|ram~250, Projeto1, 1
instance = comp, \RAM|ram~593\, RAM|ram~593, Projeto1, 1
instance = comp, \RAM|ram~594\, RAM|ram~594, Projeto1, 1
instance = comp, \RAM|ram~274\, RAM|ram~274, Projeto1, 1
instance = comp, \RAM|ram~282\, RAM|ram~282, Projeto1, 1
instance = comp, \RAM|ram~338\, RAM|ram~338, Projeto1, 1
instance = comp, \RAM|ram~346\, RAM|ram~346, Projeto1, 1
instance = comp, \RAM|ram~595\, RAM|ram~595, Projeto1, 1
instance = comp, \RAM|ram~306\, RAM|ram~306, Projeto1, 1
instance = comp, \RAM|ram~314\, RAM|ram~314, Projeto1, 1
instance = comp, \RAM|ram~370\, RAM|ram~370, Projeto1, 1
instance = comp, \RAM|ram~378\, RAM|ram~378, Projeto1, 1
instance = comp, \RAM|ram~596\, RAM|ram~596, Projeto1, 1
instance = comp, \RAM|ram~402\, RAM|ram~402, Projeto1, 1
instance = comp, \RAM|ram~410\, RAM|ram~410, Projeto1, 1
instance = comp, \RAM|ram~466\, RAM|ram~466, Projeto1, 1
instance = comp, \RAM|ram~474\, RAM|ram~474, Projeto1, 1
instance = comp, \RAM|ram~597\, RAM|ram~597, Projeto1, 1
instance = comp, \RAM|ram~434\, RAM|ram~434, Projeto1, 1
instance = comp, \RAM|ram~442\, RAM|ram~442, Projeto1, 1
instance = comp, \RAM|ram~498\, RAM|ram~498, Projeto1, 1
instance = comp, \RAM|ram~506\, RAM|ram~506, Projeto1, 1
instance = comp, \RAM|ram~598\, RAM|ram~598, Projeto1, 1
instance = comp, \RAM|ram~599\, RAM|ram~599, Projeto1, 1
instance = comp, \RAM|ram~34\, RAM|ram~34, Projeto1, 1
instance = comp, \RAM|ram~42\, RAM|ram~42, Projeto1, 1
instance = comp, \RAM|ram~162\, RAM|ram~162, Projeto1, 1
instance = comp, \RAM|ram~170\, RAM|ram~170, Projeto1, 1
instance = comp, \RAM|ram~600\, RAM|ram~600, Projeto1, 1
instance = comp, \RAM|ram~66\, RAM|ram~66, Projeto1, 1
instance = comp, \RAM|ram~74\, RAM|ram~74, Projeto1, 1
instance = comp, \RAM|ram~194\, RAM|ram~194, Projeto1, 1
instance = comp, \RAM|ram~202\, RAM|ram~202, Projeto1, 1
instance = comp, \RAM|ram~601\, RAM|ram~601, Projeto1, 1
instance = comp, \RAM|ram~98\, RAM|ram~98, Projeto1, 1
instance = comp, \RAM|ram~106\, RAM|ram~106, Projeto1, 1
instance = comp, \RAM|ram~226\, RAM|ram~226, Projeto1, 1
instance = comp, \RAM|ram~234\, RAM|ram~234, Projeto1, 1
instance = comp, \RAM|ram~602\, RAM|ram~602, Projeto1, 1
instance = comp, \RAM|ram~130\, RAM|ram~130, Projeto1, 1
instance = comp, \RAM|ram~138\, RAM|ram~138, Projeto1, 1
instance = comp, \RAM|ram~258\, RAM|ram~258, Projeto1, 1
instance = comp, \RAM|ram~266\, RAM|ram~266, Projeto1, 1
instance = comp, \RAM|ram~603\, RAM|ram~603, Projeto1, 1
instance = comp, \RAM|ram~604\, RAM|ram~604, Projeto1, 1
instance = comp, \RAM|ram~290\, RAM|ram~290, Projeto1, 1
instance = comp, \RAM|ram~298\, RAM|ram~298, Projeto1, 1
instance = comp, \RAM|ram~322\, RAM|ram~322, Projeto1, 1
instance = comp, \RAM|ram~330\, RAM|ram~330, Projeto1, 1
instance = comp, \RAM|ram~605\, RAM|ram~605, Projeto1, 1
instance = comp, \RAM|ram~418\, RAM|ram~418, Projeto1, 1
instance = comp, \RAM|ram~426\, RAM|ram~426, Projeto1, 1
instance = comp, \RAM|ram~450\, RAM|ram~450, Projeto1, 1
instance = comp, \RAM|ram~458\, RAM|ram~458, Projeto1, 1
instance = comp, \RAM|ram~606\, RAM|ram~606, Projeto1, 1
instance = comp, \RAM|ram~354\, RAM|ram~354, Projeto1, 1
instance = comp, \RAM|ram~362\, RAM|ram~362, Projeto1, 1
instance = comp, \RAM|ram~386\, RAM|ram~386, Projeto1, 1
instance = comp, \RAM|ram~394\, RAM|ram~394, Projeto1, 1
instance = comp, \RAM|ram~607\, RAM|ram~607, Projeto1, 1
instance = comp, \RAM|ram~482\, RAM|ram~482, Projeto1, 1
instance = comp, \RAM|ram~490\, RAM|ram~490, Projeto1, 1
instance = comp, \RAM|ram~514\, RAM|ram~514, Projeto1, 1
instance = comp, \RAM|ram~522\, RAM|ram~522, Projeto1, 1
instance = comp, \RAM|ram~608\, RAM|ram~608, Projeto1, 1
instance = comp, \RAM|ram~609\, RAM|ram~609, Projeto1, 1
instance = comp, \RAM|ram~610\, RAM|ram~610, Projeto1, 1
instance = comp, \SW[3]~input\, SW[3]~input, Projeto1, 1
instance = comp, \RAM|dado_out[3]~18\, RAM|dado_out[3]~18, Projeto1, 1
instance = comp, \RAM|ram~17\, RAM|ram~17, Projeto1, 1
instance = comp, \RAM|ram~49\, RAM|ram~49, Projeto1, 1
instance = comp, \RAM|ram~33\, RAM|ram~33, Projeto1, 1
instance = comp, \RAM|ram~65\, RAM|ram~65, Projeto1, 1
instance = comp, \RAM|ram~569\, RAM|ram~569, Projeto1, 1
instance = comp, \RAM|ram~145\, RAM|ram~145, Projeto1, 1
instance = comp, \RAM|ram~177\, RAM|ram~177, Projeto1, 1
instance = comp, \RAM|ram~161\, RAM|ram~161, Projeto1, 1
instance = comp, \RAM|ram~193\, RAM|ram~193, Projeto1, 1
instance = comp, \RAM|ram~570\, RAM|ram~570, Projeto1, 1
instance = comp, \RAM|ram~81\, RAM|ram~81, Projeto1, 1
instance = comp, \RAM|ram~113\, RAM|ram~113, Projeto1, 1
instance = comp, \RAM|ram~97\, RAM|ram~97, Projeto1, 1
instance = comp, \RAM|ram~129\, RAM|ram~129, Projeto1, 1
instance = comp, \RAM|ram~571\, RAM|ram~571, Projeto1, 1
instance = comp, \RAM|ram~209\, RAM|ram~209, Projeto1, 1
instance = comp, \RAM|ram~241\, RAM|ram~241, Projeto1, 1
instance = comp, \RAM|ram~225\, RAM|ram~225, Projeto1, 1
instance = comp, \RAM|ram~257\, RAM|ram~257, Projeto1, 1
instance = comp, \RAM|ram~572\, RAM|ram~572, Projeto1, 1
instance = comp, \RAM|ram~573\, RAM|ram~573, Projeto1, 1
instance = comp, \RAM|ram~273\, RAM|ram~273, Projeto1, 1
instance = comp, \RAM|ram~305\, RAM|ram~305, Projeto1, 1
instance = comp, \RAM|ram~401\, RAM|ram~401, Projeto1, 1
instance = comp, \RAM|ram~433\, RAM|ram~433, Projeto1, 1
instance = comp, \RAM|ram~574\, RAM|ram~574, Projeto1, 1
instance = comp, \RAM|ram~289\, RAM|ram~289, Projeto1, 1
instance = comp, \RAM|ram~321\, RAM|ram~321, Projeto1, 1
instance = comp, \RAM|ram~417\, RAM|ram~417, Projeto1, 1
instance = comp, \RAM|ram~449\, RAM|ram~449, Projeto1, 1
instance = comp, \RAM|ram~575\, RAM|ram~575, Projeto1, 1
instance = comp, \RAM|ram~337\, RAM|ram~337, Projeto1, 1
instance = comp, \RAM|ram~369\, RAM|ram~369, Projeto1, 1
instance = comp, \RAM|ram~465\, RAM|ram~465, Projeto1, 1
instance = comp, \RAM|ram~497\, RAM|ram~497, Projeto1, 1
instance = comp, \RAM|ram~576\, RAM|ram~576, Projeto1, 1
instance = comp, \RAM|ram~353\, RAM|ram~353, Projeto1, 1
instance = comp, \RAM|ram~385\, RAM|ram~385, Projeto1, 1
instance = comp, \RAM|ram~481\, RAM|ram~481, Projeto1, 1
instance = comp, \RAM|ram~513\, RAM|ram~513, Projeto1, 1
instance = comp, \RAM|ram~577\, RAM|ram~577, Projeto1, 1
instance = comp, \RAM|ram~578\, RAM|ram~578, Projeto1, 1
instance = comp, \RAM|ram~25\, RAM|ram~25, Projeto1, 1
instance = comp, \RAM|ram~57\, RAM|ram~57, Projeto1, 1
instance = comp, \RAM|ram~41\, RAM|ram~41, Projeto1, 1
instance = comp, \RAM|ram~73\, RAM|ram~73, Projeto1, 1
instance = comp, \RAM|ram~579\, RAM|ram~579, Projeto1, 1
instance = comp, \RAM|ram~153\, RAM|ram~153, Projeto1, 1
instance = comp, \RAM|ram~185\, RAM|ram~185, Projeto1, 1
instance = comp, \RAM|ram~169\, RAM|ram~169, Projeto1, 1
instance = comp, \RAM|ram~201\, RAM|ram~201, Projeto1, 1
instance = comp, \RAM|ram~580\, RAM|ram~580, Projeto1, 1
instance = comp, \RAM|ram~89\, RAM|ram~89, Projeto1, 1
instance = comp, \RAM|ram~121\, RAM|ram~121, Projeto1, 1
instance = comp, \RAM|ram~105\, RAM|ram~105, Projeto1, 1
instance = comp, \RAM|ram~137\, RAM|ram~137, Projeto1, 1
instance = comp, \RAM|ram~581\, RAM|ram~581, Projeto1, 1
instance = comp, \RAM|ram~217\, RAM|ram~217, Projeto1, 1
instance = comp, \RAM|ram~249\, RAM|ram~249, Projeto1, 1
instance = comp, \RAM|ram~233\, RAM|ram~233, Projeto1, 1
instance = comp, \RAM|ram~265\, RAM|ram~265, Projeto1, 1
instance = comp, \RAM|ram~582\, RAM|ram~582, Projeto1, 1
instance = comp, \RAM|ram~583\, RAM|ram~583, Projeto1, 1
instance = comp, \RAM|ram~281\, RAM|ram~281, Projeto1, 1
instance = comp, \RAM|ram~313\, RAM|ram~313, Projeto1, 1
instance = comp, \RAM|ram~345\, RAM|ram~345, Projeto1, 1
instance = comp, \RAM|ram~377\, RAM|ram~377, Projeto1, 1
instance = comp, \RAM|ram~584\, RAM|ram~584, Projeto1, 1
instance = comp, \RAM|ram~409\, RAM|ram~409, Projeto1, 1
instance = comp, \RAM|ram~441\, RAM|ram~441, Projeto1, 1
instance = comp, \RAM|ram~473\, RAM|ram~473, Projeto1, 1
instance = comp, \RAM|ram~505\, RAM|ram~505, Projeto1, 1
instance = comp, \RAM|ram~585\, RAM|ram~585, Projeto1, 1
instance = comp, \RAM|ram~297\, RAM|ram~297, Projeto1, 1
instance = comp, \RAM|ram~329\, RAM|ram~329, Projeto1, 1
instance = comp, \RAM|ram~361\, RAM|ram~361, Projeto1, 1
instance = comp, \RAM|ram~393\, RAM|ram~393, Projeto1, 1
instance = comp, \RAM|ram~586\, RAM|ram~586, Projeto1, 1
instance = comp, \RAM|ram~425\, RAM|ram~425, Projeto1, 1
instance = comp, \RAM|ram~457\, RAM|ram~457, Projeto1, 1
instance = comp, \RAM|ram~489\, RAM|ram~489, Projeto1, 1
instance = comp, \RAM|ram~521\, RAM|ram~521, Projeto1, 1
instance = comp, \RAM|ram~587\, RAM|ram~587, Projeto1, 1
instance = comp, \RAM|ram~588\, RAM|ram~588, Projeto1, 1
instance = comp, \RAM|ram~589\, RAM|ram~589, Projeto1, 1
instance = comp, \SW[2]~input\, SW[2]~input, Projeto1, 1
instance = comp, \RAM|dado_out[2]~17\, RAM|dado_out[2]~17, Projeto1, 1
instance = comp, \RAM|ram~16\, RAM|ram~16, Projeto1, 1
instance = comp, \RAM|ram~32\, RAM|ram~32, Projeto1, 1
instance = comp, \RAM|ram~80\, RAM|ram~80, Projeto1, 1
instance = comp, \RAM|ram~96\, RAM|ram~96, Projeto1, 1
instance = comp, \RAM|ram~548\, RAM|ram~548, Projeto1, 1
instance = comp, \RAM|ram~24\, RAM|ram~24, Projeto1, 1
instance = comp, \RAM|ram~40\, RAM|ram~40, Projeto1, 1
instance = comp, \RAM|ram~88\, RAM|ram~88, Projeto1, 1
instance = comp, \RAM|ram~104\, RAM|ram~104, Projeto1, 1
instance = comp, \RAM|ram~549\, RAM|ram~549, Projeto1, 1
instance = comp, \RAM|ram~144\, RAM|ram~144, Projeto1, 1
instance = comp, \RAM|ram~160\, RAM|ram~160, Projeto1, 1
instance = comp, \RAM|ram~208\, RAM|ram~208, Projeto1, 1
instance = comp, \RAM|ram~224\, RAM|ram~224, Projeto1, 1
instance = comp, \RAM|ram~550\, RAM|ram~550, Projeto1, 1
instance = comp, \RAM|ram~152\, RAM|ram~152, Projeto1, 1
instance = comp, \RAM|ram~168\, RAM|ram~168, Projeto1, 1
instance = comp, \RAM|ram~216\, RAM|ram~216, Projeto1, 1
instance = comp, \RAM|ram~232\, RAM|ram~232, Projeto1, 1
instance = comp, \RAM|ram~551\, RAM|ram~551, Projeto1, 1
instance = comp, \RAM|ram~552\, RAM|ram~552, Projeto1, 1
instance = comp, \RAM|ram~272\, RAM|ram~272, Projeto1, 1
instance = comp, \RAM|ram~400\, RAM|ram~400, Projeto1, 1
instance = comp, \RAM|ram~288\, RAM|ram~288, Projeto1, 1
instance = comp, \RAM|ram~416\, RAM|ram~416, Projeto1, 1
instance = comp, \RAM|ram~553\, RAM|ram~553, Projeto1, 1
instance = comp, \RAM|ram~280\, RAM|ram~280, Projeto1, 1
instance = comp, \RAM|ram~408\, RAM|ram~408, Projeto1, 1
instance = comp, \RAM|ram~296\, RAM|ram~296, Projeto1, 1
instance = comp, \RAM|ram~424\, RAM|ram~424, Projeto1, 1
instance = comp, \RAM|ram~554\, RAM|ram~554, Projeto1, 1
instance = comp, \RAM|ram~336\, RAM|ram~336, Projeto1, 1
instance = comp, \RAM|ram~464\, RAM|ram~464, Projeto1, 1
instance = comp, \RAM|ram~352\, RAM|ram~352, Projeto1, 1
instance = comp, \RAM|ram~480\, RAM|ram~480, Projeto1, 1
instance = comp, \RAM|ram~555\, RAM|ram~555, Projeto1, 1
instance = comp, \RAM|ram~344\, RAM|ram~344, Projeto1, 1
instance = comp, \RAM|ram~472\, RAM|ram~472, Projeto1, 1
instance = comp, \RAM|ram~360\, RAM|ram~360, Projeto1, 1
instance = comp, \RAM|ram~488\, RAM|ram~488, Projeto1, 1
instance = comp, \RAM|ram~556\, RAM|ram~556, Projeto1, 1
instance = comp, \RAM|ram~557\, RAM|ram~557, Projeto1, 1
instance = comp, \RAM|ram~48\, RAM|ram~48, Projeto1, 1
instance = comp, \RAM|ram~56\, RAM|ram~56, Projeto1, 1
instance = comp, \RAM|ram~64\, RAM|ram~64, Projeto1, 1
instance = comp, \RAM|ram~72\, RAM|ram~72, Projeto1, 1
instance = comp, \RAM|ram~558\, RAM|ram~558, Projeto1, 1
instance = comp, \RAM|ram~176\, RAM|ram~176, Projeto1, 1
instance = comp, \RAM|ram~184\, RAM|ram~184, Projeto1, 1
instance = comp, \RAM|ram~192\, RAM|ram~192, Projeto1, 1
instance = comp, \RAM|ram~200\, RAM|ram~200, Projeto1, 1
instance = comp, \RAM|ram~559\, RAM|ram~559, Projeto1, 1
instance = comp, \RAM|ram~112\, RAM|ram~112, Projeto1, 1
instance = comp, \RAM|ram~120\, RAM|ram~120, Projeto1, 1
instance = comp, \RAM|ram~128\, RAM|ram~128, Projeto1, 1
instance = comp, \RAM|ram~136\, RAM|ram~136, Projeto1, 1
instance = comp, \RAM|ram~560\, RAM|ram~560, Projeto1, 1
instance = comp, \RAM|ram~240\, RAM|ram~240, Projeto1, 1
instance = comp, \RAM|ram~248\, RAM|ram~248, Projeto1, 1
instance = comp, \RAM|ram~256\, RAM|ram~256, Projeto1, 1
instance = comp, \RAM|ram~264\, RAM|ram~264, Projeto1, 1
instance = comp, \RAM|ram~561\, RAM|ram~561, Projeto1, 1
instance = comp, \RAM|ram~562\, RAM|ram~562, Projeto1, 1
instance = comp, \RAM|ram~304\, RAM|ram~304, Projeto1, 1
instance = comp, \RAM|ram~320\, RAM|ram~320, Projeto1, 1
instance = comp, \RAM|ram~368\, RAM|ram~368, Projeto1, 1
instance = comp, \RAM|ram~384\, RAM|ram~384, Projeto1, 1
instance = comp, \RAM|ram~563\, RAM|ram~563, Projeto1, 1
instance = comp, \RAM|ram~312\, RAM|ram~312, Projeto1, 1
instance = comp, \RAM|ram~328\, RAM|ram~328, Projeto1, 1
instance = comp, \RAM|ram~376\, RAM|ram~376, Projeto1, 1
instance = comp, \RAM|ram~392\, RAM|ram~392, Projeto1, 1
instance = comp, \RAM|ram~564\, RAM|ram~564, Projeto1, 1
instance = comp, \RAM|ram~432\, RAM|ram~432, Projeto1, 1
instance = comp, \RAM|ram~448\, RAM|ram~448, Projeto1, 1
instance = comp, \RAM|ram~496\, RAM|ram~496, Projeto1, 1
instance = comp, \RAM|ram~512\, RAM|ram~512, Projeto1, 1
instance = comp, \RAM|ram~565\, RAM|ram~565, Projeto1, 1
instance = comp, \RAM|ram~440\, RAM|ram~440, Projeto1, 1
instance = comp, \RAM|ram~456\, RAM|ram~456, Projeto1, 1
instance = comp, \RAM|ram~504\, RAM|ram~504, Projeto1, 1
instance = comp, \RAM|ram~520\, RAM|ram~520, Projeto1, 1
instance = comp, \RAM|ram~566\, RAM|ram~566, Projeto1, 1
instance = comp, \RAM|ram~567\, RAM|ram~567, Projeto1, 1
instance = comp, \RAM|ram~568\, RAM|ram~568, Projeto1, 1
instance = comp, \SW[1]~input\, SW[1]~input, Projeto1, 1
instance = comp, \RAM|dado_out[1]~16\, RAM|dado_out[1]~16, Projeto1, 1
instance = comp, \comb~0\, comb~0, Projeto1, 1
instance = comp, \RAM|dado_out[0]~26\, RAM|dado_out[0]~26, Projeto1, 1
instance = comp, \RAM|dado_out[0]~10\, RAM|dado_out[0]~10, Projeto1, 1
instance = comp, \RAM|ram~15\, RAM|ram~15, Projeto1, 1
instance = comp, \RAM|ram~47\, RAM|ram~47, Projeto1, 1
instance = comp, \RAM|ram~143\, RAM|ram~143, Projeto1, 1
instance = comp, \RAM|ram~175\, RAM|ram~175, Projeto1, 1
instance = comp, \RAM|ram~527\, RAM|ram~527, Projeto1, 1
instance = comp, \RAM|ram~23\, RAM|ram~23, Projeto1, 1
instance = comp, \RAM|ram~55\, RAM|ram~55, Projeto1, 1
instance = comp, \RAM|ram~151\, RAM|ram~151, Projeto1, 1
instance = comp, \RAM|ram~183\, RAM|ram~183, Projeto1, 1
instance = comp, \RAM|ram~528\, RAM|ram~528, Projeto1, 1
instance = comp, \RAM|ram~79\, RAM|ram~79, Projeto1, 1
instance = comp, \RAM|ram~111\, RAM|ram~111, Projeto1, 1
instance = comp, \RAM|ram~207\, RAM|ram~207, Projeto1, 1
instance = comp, \RAM|ram~239\, RAM|ram~239, Projeto1, 1
instance = comp, \RAM|ram~529\, RAM|ram~529, Projeto1, 1
instance = comp, \RAM|ram~87\, RAM|ram~87, Projeto1, 1
instance = comp, \RAM|ram~119\, RAM|ram~119, Projeto1, 1
instance = comp, \RAM|ram~215\, RAM|ram~215, Projeto1, 1
instance = comp, \RAM|ram~247\, RAM|ram~247, Projeto1, 1
instance = comp, \RAM|ram~530\, RAM|ram~530, Projeto1, 1
instance = comp, \RAM|ram~531\, RAM|ram~531, Projeto1, 1
instance = comp, \RAM|ram~31\, RAM|ram~31, Projeto1, 1
instance = comp, \RAM|ram~39\, RAM|ram~39, Projeto1, 1
instance = comp, \RAM|ram~159\, RAM|ram~159, Projeto1, 1
instance = comp, \RAM|ram~167\, RAM|ram~167, Projeto1, 1
instance = comp, \RAM|ram~532\, RAM|ram~532, Projeto1, 1
instance = comp, \RAM|ram~63\, RAM|ram~63, Projeto1, 1
instance = comp, \RAM|ram~71\, RAM|ram~71, Projeto1, 1
instance = comp, \RAM|ram~191\, RAM|ram~191, Projeto1, 1
instance = comp, \RAM|ram~199\, RAM|ram~199, Projeto1, 1
instance = comp, \RAM|ram~533\, RAM|ram~533, Projeto1, 1
instance = comp, \RAM|ram~95\, RAM|ram~95, Projeto1, 1
instance = comp, \RAM|ram~103\, RAM|ram~103, Projeto1, 1
instance = comp, \RAM|ram~223\, RAM|ram~223, Projeto1, 1
instance = comp, \RAM|ram~231\, RAM|ram~231, Projeto1, 1
instance = comp, \RAM|ram~534\, RAM|ram~534, Projeto1, 1
instance = comp, \RAM|ram~127\, RAM|ram~127, Projeto1, 1
instance = comp, \RAM|ram~135\, RAM|ram~135, Projeto1, 1
instance = comp, \RAM|ram~255\, RAM|ram~255, Projeto1, 1
instance = comp, \RAM|ram~263\, RAM|ram~263, Projeto1, 1
instance = comp, \RAM|ram~535\, RAM|ram~535, Projeto1, 1
instance = comp, \RAM|ram~536\, RAM|ram~536, Projeto1, 1
instance = comp, \RAM|ram~271\, RAM|ram~271, Projeto1, 1
instance = comp, \RAM|ram~303\, RAM|ram~303, Projeto1, 1
instance = comp, \RAM|ram~335\, RAM|ram~335, Projeto1, 1
instance = comp, \RAM|ram~367\, RAM|ram~367, Projeto1, 1
instance = comp, \RAM|ram~537\, RAM|ram~537, Projeto1, 1
instance = comp, \RAM|ram~279\, RAM|ram~279, Projeto1, 1
instance = comp, \RAM|ram~311\, RAM|ram~311, Projeto1, 1
instance = comp, \RAM|ram~343\, RAM|ram~343, Projeto1, 1
instance = comp, \RAM|ram~375\, RAM|ram~375, Projeto1, 1
instance = comp, \RAM|ram~538\, RAM|ram~538, Projeto1, 1
instance = comp, \RAM|ram~399\, RAM|ram~399, Projeto1, 1
instance = comp, \RAM|ram~431\, RAM|ram~431, Projeto1, 1
instance = comp, \RAM|ram~463\, RAM|ram~463, Projeto1, 1
instance = comp, \RAM|ram~495\, RAM|ram~495, Projeto1, 1
instance = comp, \RAM|ram~539\, RAM|ram~539, Projeto1, 1
instance = comp, \RAM|ram~407\, RAM|ram~407, Projeto1, 1
instance = comp, \RAM|ram~439\, RAM|ram~439, Projeto1, 1
instance = comp, \RAM|ram~471\, RAM|ram~471, Projeto1, 1
instance = comp, \RAM|ram~503\, RAM|ram~503, Projeto1, 1
instance = comp, \RAM|ram~540\, RAM|ram~540, Projeto1, 1
instance = comp, \RAM|ram~541\, RAM|ram~541, Projeto1, 1
instance = comp, \RAM|ram~287\, RAM|ram~287, Projeto1, 1
instance = comp, \RAM|ram~295\, RAM|ram~295, Projeto1, 1
instance = comp, \RAM|ram~415\, RAM|ram~415, Projeto1, 1
instance = comp, \RAM|ram~423\, RAM|ram~423, Projeto1, 1
instance = comp, \RAM|ram~542\, RAM|ram~542, Projeto1, 1
instance = comp, \RAM|ram~319\, RAM|ram~319, Projeto1, 1
instance = comp, \RAM|ram~327\, RAM|ram~327, Projeto1, 1
instance = comp, \RAM|ram~447\, RAM|ram~447, Projeto1, 1
instance = comp, \RAM|ram~455\, RAM|ram~455, Projeto1, 1
instance = comp, \RAM|ram~543\, RAM|ram~543, Projeto1, 1
instance = comp, \RAM|ram~351\, RAM|ram~351, Projeto1, 1
instance = comp, \RAM|ram~359\, RAM|ram~359, Projeto1, 1
instance = comp, \RAM|ram~479\, RAM|ram~479, Projeto1, 1
instance = comp, \RAM|ram~487\, RAM|ram~487, Projeto1, 1
instance = comp, \RAM|ram~544\, RAM|ram~544, Projeto1, 1
instance = comp, \RAM|ram~383\, RAM|ram~383, Projeto1, 1
instance = comp, \RAM|ram~391\, RAM|ram~391, Projeto1, 1
instance = comp, \RAM|ram~511\, RAM|ram~511, Projeto1, 1
instance = comp, \RAM|ram~519\, RAM|ram~519, Projeto1, 1
instance = comp, \RAM|ram~545\, RAM|ram~545, Projeto1, 1
instance = comp, \RAM|ram~546\, RAM|ram~546, Projeto1, 1
instance = comp, \RAM|ram~547\, RAM|ram~547, Projeto1, 1
instance = comp, \DISPLAYs|comb~0\, DISPLAYs|comb~0, Projeto1, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Projeto1, 1
instance = comp, \detector_Borda_Key1|saidaQ~0\, detector_Borda_Key1|saidaQ~0, Projeto1, 1
instance = comp, \detector_Borda_Key1|saidaQ\, detector_Borda_Key1|saidaQ, Projeto1, 1
instance = comp, \detector_Borda_Key1|saida\, detector_Borda_Key1|saida, Projeto1, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, Projeto1, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, Projeto1, 1
instance = comp, \limpaLeitura~1\, limpaLeitura~1, Projeto1, 1
instance = comp, \limpaLeitura~0\, limpaLeitura~0, Projeto1, 1
instance = comp, \limpaLeitura~2\, limpaLeitura~2, Projeto1, 1
instance = comp, \FF_Key1|DOUT\, FF_Key1|DOUT, Projeto1, 1
instance = comp, \buffer_Key1|saida~1\, buffer_Key1|saida~1, Projeto1, 1
instance = comp, \buffer_Key1|saida~0\, buffer_Key1|saida~0, Projeto1, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Projeto1, 1
instance = comp, \detector_Borda_Key0|saidaQ~0\, detector_Borda_Key0|saidaQ~0, Projeto1, 1
instance = comp, \detector_Borda_Key0|saidaQ\, detector_Borda_Key0|saidaQ, Projeto1, 1
instance = comp, \detector_Borda_Key0|saida\, detector_Borda_Key0|saida, Projeto1, 1
instance = comp, \FF_Key0|DOUT\, FF_Key0|DOUT, Projeto1, 1
instance = comp, \SW[9]~input\, SW[9]~input, Projeto1, 1
instance = comp, \SW[8]~input\, SW[8]~input, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~73\, interfaceBaseTempo|baseTempo|Add0~73, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[0]\, interfaceBaseTempo|baseTempo|contador[0], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~77\, interfaceBaseTempo|baseTempo|Add0~77, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[1]\, interfaceBaseTempo|baseTempo|contador[1], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~81\, interfaceBaseTempo|baseTempo|Add0~81, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[2]\, interfaceBaseTempo|baseTempo|contador[2], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~53\, interfaceBaseTempo|baseTempo|Add0~53, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[3]\, interfaceBaseTempo|baseTempo|contador[3], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~17\, interfaceBaseTempo|baseTempo|Add0~17, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[4]\, interfaceBaseTempo|baseTempo|contador[4], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~21\, interfaceBaseTempo|baseTempo|Add0~21, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[5]\, interfaceBaseTempo|baseTempo|contador[5], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~89\, interfaceBaseTempo|baseTempo|Add0~89, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[6]\, interfaceBaseTempo|baseTempo|contador[6], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~1\, interfaceBaseTempo|baseTempo|Add0~1, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[7]\, interfaceBaseTempo|baseTempo|contador[7], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~5\, interfaceBaseTempo|baseTempo|Add0~5, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[8]\, interfaceBaseTempo|baseTempo|contador[8], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~93\, interfaceBaseTempo|baseTempo|Add0~93, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[9]\, interfaceBaseTempo|baseTempo|contador[9], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~49\, interfaceBaseTempo|baseTempo|Add0~49, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[10]\, interfaceBaseTempo|baseTempo|contador[10], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~9\, interfaceBaseTempo|baseTempo|Add0~9, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[11]\, interfaceBaseTempo|baseTempo|contador[11], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~57\, interfaceBaseTempo|baseTempo|Add0~57, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[12]\, interfaceBaseTempo|baseTempo|contador[12], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~97\, interfaceBaseTempo|baseTempo|Add0~97, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[13]\, interfaceBaseTempo|baseTempo|contador[13], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~25\, interfaceBaseTempo|baseTempo|Add0~25, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[14]\, interfaceBaseTempo|baseTempo|contador[14], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~61\, interfaceBaseTempo|baseTempo|Add0~61, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[15]\, interfaceBaseTempo|baseTempo|contador[15], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~13\, interfaceBaseTempo|baseTempo|Add0~13, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[16]\, interfaceBaseTempo|baseTempo|contador[16], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~0\, interfaceBaseTempo|baseTempo|Equal0~0, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~101\, interfaceBaseTempo|baseTempo|Add0~101, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[17]\, interfaceBaseTempo|baseTempo|contador[17], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~29\, interfaceBaseTempo|baseTempo|Add0~29, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[18]\, interfaceBaseTempo|baseTempo|contador[18], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~1\, interfaceBaseTempo|baseTempo|Equal0~1, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~33\, interfaceBaseTempo|baseTempo|Add0~33, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[19]\, interfaceBaseTempo|baseTempo|contador[19], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~65\, interfaceBaseTempo|baseTempo|Add0~65, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[20]\, interfaceBaseTempo|baseTempo|contador[20], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~69\, interfaceBaseTempo|baseTempo|Add0~69, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[21]\, interfaceBaseTempo|baseTempo|contador[21], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~37\, interfaceBaseTempo|baseTempo|Add0~37, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[22]\, interfaceBaseTempo|baseTempo|contador[22], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~41\, interfaceBaseTempo|baseTempo|Add0~41, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[23]\, interfaceBaseTempo|baseTempo|contador[23], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~85\, interfaceBaseTempo|baseTempo|Add0~85, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[24]\, interfaceBaseTempo|baseTempo|contador[24], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Add0~45\, interfaceBaseTempo|baseTempo|Add0~45, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|contador[25]\, interfaceBaseTempo|baseTempo|contador[25], Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~2\, interfaceBaseTempo|baseTempo|Equal0~2, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~3\, interfaceBaseTempo|baseTempo|Equal0~3, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~4\, interfaceBaseTempo|baseTempo|Equal0~4, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~5\, interfaceBaseTempo|baseTempo|Equal0~5, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~6\, interfaceBaseTempo|baseTempo|Equal0~6, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|Equal0~7\, interfaceBaseTempo|baseTempo|Equal0~7, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|tick~0\, interfaceBaseTempo|baseTempo|tick~0, Projeto1, 1
instance = comp, \interfaceBaseTempo|baseTempo|tick\, interfaceBaseTempo|baseTempo|tick, Projeto1, 1
instance = comp, \interfaceBaseTempo|registraUmSegundo|DOUT\, interfaceBaseTempo|registraUmSegundo|DOUT, Projeto1, 1
instance = comp, \RAM|dado_out[0]~27\, RAM|dado_out[0]~27, Projeto1, 1
instance = comp, \SW[0]~input\, SW[0]~input, Projeto1, 1
instance = comp, \RAM|dado_out[0]~28\, RAM|dado_out[0]~28, Projeto1, 1
instance = comp, \RAM|dado_out[0]~24\, RAM|dado_out[0]~24, Projeto1, 1
instance = comp, \buffer_Key0|saida~0\, buffer_Key0|saida~0, Projeto1, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Projeto1, 1
instance = comp, \detector_Borda_Key2|saidaQ~0\, detector_Borda_Key2|saidaQ~0, Projeto1, 1
instance = comp, \detector_Borda_Key2|saidaQ\, detector_Borda_Key2|saidaQ, Projeto1, 1
instance = comp, \detector_Borda_Key2|saida\, detector_Borda_Key2|saida, Projeto1, 1
instance = comp, \FF_Key2|DOUT\, FF_Key2|DOUT, Projeto1, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Projeto1, 1
instance = comp, \detector_Borda_Key3|saidaQ~0\, detector_Borda_Key3|saidaQ~0, Projeto1, 1
instance = comp, \detector_Borda_Key3|saidaQ\, detector_Borda_Key3|saidaQ, Projeto1, 1
instance = comp, \detector_Borda_Key3|saida\, detector_Borda_Key3|saida, Projeto1, 1
instance = comp, \FF_Key3|DOUT\, FF_Key3|DOUT, Projeto1, 1
instance = comp, \RAM|dado_out[0]~14\, RAM|dado_out[0]~14, Projeto1, 1
instance = comp, \RAM|dado_out[0]~25\, RAM|dado_out[0]~25, Projeto1, 1
instance = comp, \CPU|ULA|Add0~34\, CPU|ULA|Add0~34, Projeto1, 1
instance = comp, \CPU|ULA|Add0~1\, CPU|ULA|Add0~1, Projeto1, 1
instance = comp, \RAM|dado_out[0]~12\, RAM|dado_out[0]~12, Projeto1, 1
instance = comp, \RAM|dado_out[0]~8\, RAM|dado_out[0]~8, Projeto1, 1
instance = comp, \RAM|dado_out[0]~13\, RAM|dado_out[0]~13, Projeto1, 1
instance = comp, \RAM|dado_out[0]~15\, RAM|dado_out[0]~15, Projeto1, 1
instance = comp, \CPU|ULA|saida[0]~0\, CPU|ULA|saida[0]~0, Projeto1, 1
instance = comp, \CPU|ULA|saida[0]~1\, CPU|ULA|saida[0]~1, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~52\, CPU|bancoReg|registrador~52, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~68\, CPU|bancoReg|registrador~68, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~60\, CPU|bancoReg|registrador~60, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~20\, CPU|bancoReg|registrador~20, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~36\, CPU|bancoReg|registrador~36, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~28\, CPU|bancoReg|registrador~28, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~12\, CPU|bancoReg|registrador~12, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~108\, CPU|bancoReg|registrador~108, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~44\, CPU|bancoReg|registrador~44, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~76\, CPU|bancoReg|registrador~76, Projeto1, 1
instance = comp, \CPU|ULA|Add0~5\, CPU|ULA|Add0~5, Projeto1, 1
instance = comp, \CPU|ULA|saida[1]~3\, CPU|ULA|saida[1]~3, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~53\, CPU|bancoReg|registrador~53, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~69\, CPU|bancoReg|registrador~69, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~61\, CPU|bancoReg|registrador~61, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~21\, CPU|bancoReg|registrador~21, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~37\, CPU|bancoReg|registrador~37, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~29\, CPU|bancoReg|registrador~29, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~13\, CPU|bancoReg|registrador~13, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~112\, CPU|bancoReg|registrador~112, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~45\, CPU|bancoReg|registrador~45, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~80\, CPU|bancoReg|registrador~80, Projeto1, 1
instance = comp, \CPU|ULA|Add0~9\, CPU|ULA|Add0~9, Projeto1, 1
instance = comp, \CPU|ULA|saida[2]~5\, CPU|ULA|saida[2]~5, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~54\, CPU|bancoReg|registrador~54, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~70\, CPU|bancoReg|registrador~70, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~62\, CPU|bancoReg|registrador~62, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~22\, CPU|bancoReg|registrador~22, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~38\, CPU|bancoReg|registrador~38, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~30\, CPU|bancoReg|registrador~30, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~14\, CPU|bancoReg|registrador~14, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~116\, CPU|bancoReg|registrador~116, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~46\, CPU|bancoReg|registrador~46, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~84\, CPU|bancoReg|registrador~84, Projeto1, 1
instance = comp, \CPU|ULA|Add0~13\, CPU|ULA|Add0~13, Projeto1, 1
instance = comp, \CPU|ULA|saida[3]~7\, CPU|ULA|saida[3]~7, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~55\, CPU|bancoReg|registrador~55, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~71\, CPU|bancoReg|registrador~71, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~63\, CPU|bancoReg|registrador~63, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~23\, CPU|bancoReg|registrador~23, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~39\, CPU|bancoReg|registrador~39, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~31\, CPU|bancoReg|registrador~31, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~15\, CPU|bancoReg|registrador~15, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~120\, CPU|bancoReg|registrador~120, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~47\, CPU|bancoReg|registrador~47, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~88\, CPU|bancoReg|registrador~88, Projeto1, 1
instance = comp, \CPU|ULA|Add0~17\, CPU|ULA|Add0~17, Projeto1, 1
instance = comp, \CPU|ULA|saida[4]~10\, CPU|ULA|saida[4]~10, Projeto1, 1
instance = comp, \RAM|ram~20\, RAM|ram~20, Projeto1, 1
instance = comp, \RAM|ram~52\, RAM|ram~52, Projeto1, 1
instance = comp, \RAM|ram~84\, RAM|ram~84, Projeto1, 1
instance = comp, \RAM|ram~116\, RAM|ram~116, Projeto1, 1
instance = comp, \RAM|ram~632\, RAM|ram~632, Projeto1, 1
instance = comp, \RAM|ram~148\, RAM|ram~148, Projeto1, 1
instance = comp, \RAM|ram~180\, RAM|ram~180, Projeto1, 1
instance = comp, \RAM|ram~212\, RAM|ram~212, Projeto1, 1
instance = comp, \RAM|ram~244\, RAM|ram~244, Projeto1, 1
instance = comp, \RAM|ram~633\, RAM|ram~633, Projeto1, 1
instance = comp, \RAM|ram~36\, RAM|ram~36, Projeto1, 1
instance = comp, \RAM|ram~68\, RAM|ram~68, Projeto1, 1
instance = comp, \RAM|ram~100\, RAM|ram~100, Projeto1, 1
instance = comp, \RAM|ram~132\, RAM|ram~132, Projeto1, 1
instance = comp, \RAM|ram~634\, RAM|ram~634, Projeto1, 1
instance = comp, \RAM|ram~164\, RAM|ram~164, Projeto1, 1
instance = comp, \RAM|ram~196\, RAM|ram~196, Projeto1, 1
instance = comp, \RAM|ram~228\, RAM|ram~228, Projeto1, 1
instance = comp, \RAM|ram~260\, RAM|ram~260, Projeto1, 1
instance = comp, \RAM|ram~635\, RAM|ram~635, Projeto1, 1
instance = comp, \RAM|ram~636\, RAM|ram~636, Projeto1, 1
instance = comp, \RAM|ram~276\, RAM|ram~276, Projeto1, 1
instance = comp, \RAM|ram~308\, RAM|ram~308, Projeto1, 1
instance = comp, \RAM|ram~404\, RAM|ram~404, Projeto1, 1
instance = comp, \RAM|ram~436\, RAM|ram~436, Projeto1, 1
instance = comp, \RAM|ram~637\, RAM|ram~637, Projeto1, 1
instance = comp, \RAM|ram~292\, RAM|ram~292, Projeto1, 1
instance = comp, \RAM|ram~324\, RAM|ram~324, Projeto1, 1
instance = comp, \RAM|ram~420\, RAM|ram~420, Projeto1, 1
instance = comp, \RAM|ram~452\, RAM|ram~452, Projeto1, 1
instance = comp, \RAM|ram~638\, RAM|ram~638, Projeto1, 1
instance = comp, \RAM|ram~340\, RAM|ram~340, Projeto1, 1
instance = comp, \RAM|ram~372\, RAM|ram~372, Projeto1, 1
instance = comp, \RAM|ram~468\, RAM|ram~468, Projeto1, 1
instance = comp, \RAM|ram~500\, RAM|ram~500, Projeto1, 1
instance = comp, \RAM|ram~639\, RAM|ram~639, Projeto1, 1
instance = comp, \RAM|ram~356\, RAM|ram~356, Projeto1, 1
instance = comp, \RAM|ram~388\, RAM|ram~388, Projeto1, 1
instance = comp, \RAM|ram~484\, RAM|ram~484, Projeto1, 1
instance = comp, \RAM|ram~516\, RAM|ram~516, Projeto1, 1
instance = comp, \RAM|ram~640\, RAM|ram~640, Projeto1, 1
instance = comp, \RAM|ram~641\, RAM|ram~641, Projeto1, 1
instance = comp, \RAM|ram~28\, RAM|ram~28, Projeto1, 1
instance = comp, \RAM|ram~60\, RAM|ram~60, Projeto1, 1
instance = comp, \RAM|ram~44\, RAM|ram~44, Projeto1, 1
instance = comp, \RAM|ram~76\, RAM|ram~76, Projeto1, 1
instance = comp, \RAM|ram~642\, RAM|ram~642, Projeto1, 1
instance = comp, \RAM|ram~156\, RAM|ram~156, Projeto1, 1
instance = comp, \RAM|ram~188\, RAM|ram~188, Projeto1, 1
instance = comp, \RAM|ram~172\, RAM|ram~172, Projeto1, 1
instance = comp, \RAM|ram~204\, RAM|ram~204, Projeto1, 1
instance = comp, \RAM|ram~643\, RAM|ram~643, Projeto1, 1
instance = comp, \RAM|ram~92\, RAM|ram~92, Projeto1, 1
instance = comp, \RAM|ram~124\, RAM|ram~124, Projeto1, 1
instance = comp, \RAM|ram~108\, RAM|ram~108, Projeto1, 1
instance = comp, \RAM|ram~140\, RAM|ram~140, Projeto1, 1
instance = comp, \RAM|ram~644\, RAM|ram~644, Projeto1, 1
instance = comp, \RAM|ram~220\, RAM|ram~220, Projeto1, 1
instance = comp, \RAM|ram~252\, RAM|ram~252, Projeto1, 1
instance = comp, \RAM|ram~236\, RAM|ram~236, Projeto1, 1
instance = comp, \RAM|ram~268\, RAM|ram~268, Projeto1, 1
instance = comp, \RAM|ram~645\, RAM|ram~645, Projeto1, 1
instance = comp, \RAM|ram~646\, RAM|ram~646, Projeto1, 1
instance = comp, \RAM|ram~284\, RAM|ram~284, Projeto1, 1
instance = comp, \RAM|ram~412\, RAM|ram~412, Projeto1, 1
instance = comp, \RAM|ram~348\, RAM|ram~348, Projeto1, 1
instance = comp, \RAM|ram~476\, RAM|ram~476, Projeto1, 1
instance = comp, \RAM|ram~647\, RAM|ram~647, Projeto1, 1
instance = comp, \RAM|ram~316\, RAM|ram~316, Projeto1, 1
instance = comp, \RAM|ram~444\, RAM|ram~444, Projeto1, 1
instance = comp, \RAM|ram~380\, RAM|ram~380, Projeto1, 1
instance = comp, \RAM|ram~508\, RAM|ram~508, Projeto1, 1
instance = comp, \RAM|ram~648\, RAM|ram~648, Projeto1, 1
instance = comp, \RAM|ram~300\, RAM|ram~300, Projeto1, 1
instance = comp, \RAM|ram~428\, RAM|ram~428, Projeto1, 1
instance = comp, \RAM|ram~364\, RAM|ram~364, Projeto1, 1
instance = comp, \RAM|ram~492\, RAM|ram~492, Projeto1, 1
instance = comp, \RAM|ram~649\, RAM|ram~649, Projeto1, 1
instance = comp, \RAM|ram~332\, RAM|ram~332, Projeto1, 1
instance = comp, \RAM|ram~460\, RAM|ram~460, Projeto1, 1
instance = comp, \RAM|ram~396\, RAM|ram~396, Projeto1, 1
instance = comp, \RAM|ram~524\, RAM|ram~524, Projeto1, 1
instance = comp, \RAM|ram~650\, RAM|ram~650, Projeto1, 1
instance = comp, \RAM|ram~651\, RAM|ram~651, Projeto1, 1
instance = comp, \RAM|ram~652\, RAM|ram~652, Projeto1, 1
instance = comp, \SW[5]~input\, SW[5]~input, Projeto1, 1
instance = comp, \RAM|dado_out[5]~20\, RAM|dado_out[5]~20, Projeto1, 1
instance = comp, \CPU|ULA|saida[5]~11\, CPU|ULA|saida[5]~11, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~57\, CPU|bancoReg|registrador~57, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~73\, CPU|bancoReg|registrador~73, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~65\, CPU|bancoReg|registrador~65, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~25\, CPU|bancoReg|registrador~25, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~41\, CPU|bancoReg|registrador~41, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~33\, CPU|bancoReg|registrador~33, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~17\, CPU|bancoReg|registrador~17, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~128\, CPU|bancoReg|registrador~128, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~49\, CPU|bancoReg|registrador~49, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~96\, CPU|bancoReg|registrador~96, Projeto1, 1
instance = comp, \CPU|ULA|Add0~21\, CPU|ULA|Add0~21, Projeto1, 1
instance = comp, \CPU|ULA|saida[5]~12\, CPU|ULA|saida[5]~12, Projeto1, 1
instance = comp, \RAM|ram~21\, RAM|ram~21, Projeto1, 1
instance = comp, \RAM|ram~277\, RAM|ram~277, Projeto1, 1
instance = comp, \RAM|ram~37\, RAM|ram~37, Projeto1, 1
instance = comp, \RAM|ram~293\, RAM|ram~293, Projeto1, 1
instance = comp, \RAM|ram~653\, RAM|ram~653, Projeto1, 1
instance = comp, \RAM|ram~53\, RAM|ram~53, Projeto1, 1
instance = comp, \RAM|ram~309\, RAM|ram~309, Projeto1, 1
instance = comp, \RAM|ram~69\, RAM|ram~69, Projeto1, 1
instance = comp, \RAM|ram~325\, RAM|ram~325, Projeto1, 1
instance = comp, \RAM|ram~654\, RAM|ram~654, Projeto1, 1
instance = comp, \RAM|ram~85\, RAM|ram~85, Projeto1, 1
instance = comp, \RAM|ram~341\, RAM|ram~341, Projeto1, 1
instance = comp, \RAM|ram~101\, RAM|ram~101, Projeto1, 1
instance = comp, \RAM|ram~357\, RAM|ram~357, Projeto1, 1
instance = comp, \RAM|ram~655\, RAM|ram~655, Projeto1, 1
instance = comp, \RAM|ram~117\, RAM|ram~117, Projeto1, 1
instance = comp, \RAM|ram~373\, RAM|ram~373, Projeto1, 1
instance = comp, \RAM|ram~133\, RAM|ram~133, Projeto1, 1
instance = comp, \RAM|ram~389\, RAM|ram~389, Projeto1, 1
instance = comp, \RAM|ram~656\, RAM|ram~656, Projeto1, 1
instance = comp, \RAM|ram~657\, RAM|ram~657, Projeto1, 1
instance = comp, \RAM|ram~29\, RAM|ram~29, Projeto1, 1
instance = comp, \RAM|ram~285\, RAM|ram~285, Projeto1, 1
instance = comp, \RAM|ram~93\, RAM|ram~93, Projeto1, 1
instance = comp, \RAM|ram~349\, RAM|ram~349, Projeto1, 1
instance = comp, \RAM|ram~658\, RAM|ram~658, Projeto1, 1
instance = comp, \RAM|ram~61\, RAM|ram~61, Projeto1, 1
instance = comp, \RAM|ram~317\, RAM|ram~317, Projeto1, 1
instance = comp, \RAM|ram~125\, RAM|ram~125, Projeto1, 1
instance = comp, \RAM|ram~381\, RAM|ram~381, Projeto1, 1
instance = comp, \RAM|ram~659\, RAM|ram~659, Projeto1, 1
instance = comp, \RAM|ram~45\, RAM|ram~45, Projeto1, 1
instance = comp, \RAM|ram~301\, RAM|ram~301, Projeto1, 1
instance = comp, \RAM|ram~109\, RAM|ram~109, Projeto1, 1
instance = comp, \RAM|ram~365\, RAM|ram~365, Projeto1, 1
instance = comp, \RAM|ram~660\, RAM|ram~660, Projeto1, 1
instance = comp, \RAM|ram~77\, RAM|ram~77, Projeto1, 1
instance = comp, \RAM|ram~333\, RAM|ram~333, Projeto1, 1
instance = comp, \RAM|ram~141\, RAM|ram~141, Projeto1, 1
instance = comp, \RAM|ram~397\, RAM|ram~397, Projeto1, 1
instance = comp, \RAM|ram~661\, RAM|ram~661, Projeto1, 1
instance = comp, \RAM|ram~662\, RAM|ram~662, Projeto1, 1
instance = comp, \RAM|ram~149\, RAM|ram~149, Projeto1, 1
instance = comp, \RAM|ram~405\, RAM|ram~405, Projeto1, 1
instance = comp, \RAM|ram~181\, RAM|ram~181, Projeto1, 1
instance = comp, \RAM|ram~437\, RAM|ram~437, Projeto1, 1
instance = comp, \RAM|ram~663\, RAM|ram~663, Projeto1, 1
instance = comp, \RAM|ram~165\, RAM|ram~165, Projeto1, 1
instance = comp, \RAM|ram~421\, RAM|ram~421, Projeto1, 1
instance = comp, \RAM|ram~197\, RAM|ram~197, Projeto1, 1
instance = comp, \RAM|ram~453\, RAM|ram~453, Projeto1, 1
instance = comp, \RAM|ram~664\, RAM|ram~664, Projeto1, 1
instance = comp, \RAM|ram~213\, RAM|ram~213, Projeto1, 1
instance = comp, \RAM|ram~469\, RAM|ram~469, Projeto1, 1
instance = comp, \RAM|ram~245\, RAM|ram~245, Projeto1, 1
instance = comp, \RAM|ram~501\, RAM|ram~501, Projeto1, 1
instance = comp, \RAM|ram~665\, RAM|ram~665, Projeto1, 1
instance = comp, \RAM|ram~229\, RAM|ram~229, Projeto1, 1
instance = comp, \RAM|ram~485\, RAM|ram~485, Projeto1, 1
instance = comp, \RAM|ram~261\, RAM|ram~261, Projeto1, 1
instance = comp, \RAM|ram~517\, RAM|ram~517, Projeto1, 1
instance = comp, \RAM|ram~666\, RAM|ram~666, Projeto1, 1
instance = comp, \RAM|ram~667\, RAM|ram~667, Projeto1, 1
instance = comp, \RAM|ram~157\, RAM|ram~157, Projeto1, 1
instance = comp, \RAM|ram~413\, RAM|ram~413, Projeto1, 1
instance = comp, \RAM|ram~173\, RAM|ram~173, Projeto1, 1
instance = comp, \RAM|ram~429\, RAM|ram~429, Projeto1, 1
instance = comp, \RAM|ram~668\, RAM|ram~668, Projeto1, 1
instance = comp, \RAM|ram~189\, RAM|ram~189, Projeto1, 1
instance = comp, \RAM|ram~445\, RAM|ram~445, Projeto1, 1
instance = comp, \RAM|ram~205\, RAM|ram~205, Projeto1, 1
instance = comp, \RAM|ram~461\, RAM|ram~461, Projeto1, 1
instance = comp, \RAM|ram~669\, RAM|ram~669, Projeto1, 1
instance = comp, \RAM|ram~221\, RAM|ram~221, Projeto1, 1
instance = comp, \RAM|ram~477\, RAM|ram~477, Projeto1, 1
instance = comp, \RAM|ram~237\, RAM|ram~237, Projeto1, 1
instance = comp, \RAM|ram~493\, RAM|ram~493, Projeto1, 1
instance = comp, \RAM|ram~670\, RAM|ram~670, Projeto1, 1
instance = comp, \RAM|ram~253\, RAM|ram~253, Projeto1, 1
instance = comp, \RAM|ram~509\, RAM|ram~509, Projeto1, 1
instance = comp, \RAM|ram~269\, RAM|ram~269, Projeto1, 1
instance = comp, \RAM|ram~525\, RAM|ram~525, Projeto1, 1
instance = comp, \RAM|ram~671\, RAM|ram~671, Projeto1, 1
instance = comp, \RAM|ram~672\, RAM|ram~672, Projeto1, 1
instance = comp, \RAM|ram~673\, RAM|ram~673, Projeto1, 1
instance = comp, \SW[6]~input\, SW[6]~input, Projeto1, 1
instance = comp, \RAM|dado_out[6]~21\, RAM|dado_out[6]~21, Projeto1, 1
instance = comp, \CPU|ULA|saida[6]~13\, CPU|ULA|saida[6]~13, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~58\, CPU|bancoReg|registrador~58, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~74\, CPU|bancoReg|registrador~74, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~66\, CPU|bancoReg|registrador~66, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~26\, CPU|bancoReg|registrador~26, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~42\, CPU|bancoReg|registrador~42, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~34\, CPU|bancoReg|registrador~34, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~18\, CPU|bancoReg|registrador~18, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~132\, CPU|bancoReg|registrador~132, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~50\, CPU|bancoReg|registrador~50, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~100\, CPU|bancoReg|registrador~100, Projeto1, 1
instance = comp, \CPU|ULA|Add0~25\, CPU|ULA|Add0~25, Projeto1, 1
instance = comp, \CPU|ULA|saida[6]~14\, CPU|ULA|saida[6]~14, Projeto1, 1
instance = comp, \RAM|ram~22\, RAM|ram~22, Projeto1, 1
instance = comp, \RAM|ram~278\, RAM|ram~278, Projeto1, 1
instance = comp, \RAM|ram~30\, RAM|ram~30, Projeto1, 1
instance = comp, \RAM|ram~286\, RAM|ram~286, Projeto1, 1
instance = comp, \RAM|ram~674\, RAM|ram~674, Projeto1, 1
instance = comp, \RAM|ram~150\, RAM|ram~150, Projeto1, 1
instance = comp, \RAM|ram~406\, RAM|ram~406, Projeto1, 1
instance = comp, \RAM|ram~158\, RAM|ram~158, Projeto1, 1
instance = comp, \RAM|ram~414\, RAM|ram~414, Projeto1, 1
instance = comp, \RAM|ram~675\, RAM|ram~675, Projeto1, 1
instance = comp, \RAM|ram~86\, RAM|ram~86, Projeto1, 1
instance = comp, \RAM|ram~342\, RAM|ram~342, Projeto1, 1
instance = comp, \RAM|ram~94\, RAM|ram~94, Projeto1, 1
instance = comp, \RAM|ram~350\, RAM|ram~350, Projeto1, 1
instance = comp, \RAM|ram~676\, RAM|ram~676, Projeto1, 1
instance = comp, \RAM|ram~214\, RAM|ram~214, Projeto1, 1
instance = comp, \RAM|ram~470\, RAM|ram~470, Projeto1, 1
instance = comp, \RAM|ram~222\, RAM|ram~222, Projeto1, 1
instance = comp, \RAM|ram~478\, RAM|ram~478, Projeto1, 1
instance = comp, \RAM|ram~677\, RAM|ram~677, Projeto1, 1
instance = comp, \RAM|ram~678\, RAM|ram~678, Projeto1, 1
instance = comp, \RAM|ram~54\, RAM|ram~54, Projeto1, 1
instance = comp, \RAM|ram~310\, RAM|ram~310, Projeto1, 1
instance = comp, \RAM|ram~62\, RAM|ram~62, Projeto1, 1
instance = comp, \RAM|ram~318\, RAM|ram~318, Projeto1, 1
instance = comp, \RAM|ram~679\, RAM|ram~679, Projeto1, 1
instance = comp, \RAM|ram~182\, RAM|ram~182, Projeto1, 1
instance = comp, \RAM|ram~438\, RAM|ram~438, Projeto1, 1
instance = comp, \RAM|ram~190\, RAM|ram~190, Projeto1, 1
instance = comp, \RAM|ram~446\, RAM|ram~446, Projeto1, 1
instance = comp, \RAM|ram~680\, RAM|ram~680, Projeto1, 1
instance = comp, \RAM|ram~118\, RAM|ram~118, Projeto1, 1
instance = comp, \RAM|ram~374\, RAM|ram~374, Projeto1, 1
instance = comp, \RAM|ram~126\, RAM|ram~126, Projeto1, 1
instance = comp, \RAM|ram~382\, RAM|ram~382, Projeto1, 1
instance = comp, \RAM|ram~681\, RAM|ram~681, Projeto1, 1
instance = comp, \RAM|ram~246\, RAM|ram~246, Projeto1, 1
instance = comp, \RAM|ram~502\, RAM|ram~502, Projeto1, 1
instance = comp, \RAM|ram~254\, RAM|ram~254, Projeto1, 1
instance = comp, \RAM|ram~510\, RAM|ram~510, Projeto1, 1
instance = comp, \RAM|ram~682\, RAM|ram~682, Projeto1, 1
instance = comp, \RAM|ram~683\, RAM|ram~683, Projeto1, 1
instance = comp, \RAM|ram~38\, RAM|ram~38, Projeto1, 1
instance = comp, \RAM|ram~294\, RAM|ram~294, Projeto1, 1
instance = comp, \RAM|ram~46\, RAM|ram~46, Projeto1, 1
instance = comp, \RAM|ram~302\, RAM|ram~302, Projeto1, 1
instance = comp, \RAM|ram~684\, RAM|ram~684, Projeto1, 1
instance = comp, \RAM|ram~166\, RAM|ram~166, Projeto1, 1
instance = comp, \RAM|ram~422\, RAM|ram~422, Projeto1, 1
instance = comp, \RAM|ram~174\, RAM|ram~174, Projeto1, 1
instance = comp, \RAM|ram~430\, RAM|ram~430, Projeto1, 1
instance = comp, \RAM|ram~685\, RAM|ram~685, Projeto1, 1
instance = comp, \RAM|ram~102\, RAM|ram~102, Projeto1, 1
instance = comp, \RAM|ram~358\, RAM|ram~358, Projeto1, 1
instance = comp, \RAM|ram~110\, RAM|ram~110, Projeto1, 1
instance = comp, \RAM|ram~366\, RAM|ram~366, Projeto1, 1
instance = comp, \RAM|ram~686\, RAM|ram~686, Projeto1, 1
instance = comp, \RAM|ram~230\, RAM|ram~230, Projeto1, 1
instance = comp, \RAM|ram~486\, RAM|ram~486, Projeto1, 1
instance = comp, \RAM|ram~238\, RAM|ram~238, Projeto1, 1
instance = comp, \RAM|ram~494\, RAM|ram~494, Projeto1, 1
instance = comp, \RAM|ram~687\, RAM|ram~687, Projeto1, 1
instance = comp, \RAM|ram~688\, RAM|ram~688, Projeto1, 1
instance = comp, \RAM|ram~70\, RAM|ram~70, Projeto1, 1
instance = comp, \RAM|ram~326\, RAM|ram~326, Projeto1, 1
instance = comp, \RAM|ram~198\, RAM|ram~198, Projeto1, 1
instance = comp, \RAM|ram~454\, RAM|ram~454, Projeto1, 1
instance = comp, \RAM|ram~689\, RAM|ram~689, Projeto1, 1
instance = comp, \RAM|ram~78\, RAM|ram~78, Projeto1, 1
instance = comp, \RAM|ram~334\, RAM|ram~334, Projeto1, 1
instance = comp, \RAM|ram~206\, RAM|ram~206, Projeto1, 1
instance = comp, \RAM|ram~462\, RAM|ram~462, Projeto1, 1
instance = comp, \RAM|ram~690\, RAM|ram~690, Projeto1, 1
instance = comp, \RAM|ram~134\, RAM|ram~134, Projeto1, 1
instance = comp, \RAM|ram~390\, RAM|ram~390, Projeto1, 1
instance = comp, \RAM|ram~262\, RAM|ram~262, Projeto1, 1
instance = comp, \RAM|ram~518\, RAM|ram~518, Projeto1, 1
instance = comp, \RAM|ram~691\, RAM|ram~691, Projeto1, 1
instance = comp, \RAM|ram~142\, RAM|ram~142, Projeto1, 1
instance = comp, \RAM|ram~398\, RAM|ram~398, Projeto1, 1
instance = comp, \RAM|ram~270\, RAM|ram~270, Projeto1, 1
instance = comp, \RAM|ram~526\, RAM|ram~526, Projeto1, 1
instance = comp, \RAM|ram~692\, RAM|ram~692, Projeto1, 1
instance = comp, \RAM|ram~693\, RAM|ram~693, Projeto1, 1
instance = comp, \RAM|ram~694\, RAM|ram~694, Projeto1, 1
instance = comp, \SW[7]~input\, SW[7]~input, Projeto1, 1
instance = comp, \RAM|dado_out[7]~22\, RAM|dado_out[7]~22, Projeto1, 1
instance = comp, \CPU|ULA|saida[7]~15\, CPU|ULA|saida[7]~15, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~59\, CPU|bancoReg|registrador~59, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~75\, CPU|bancoReg|registrador~75, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~67\, CPU|bancoReg|registrador~67, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~27\, CPU|bancoReg|registrador~27, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~43\, CPU|bancoReg|registrador~43, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~35\, CPU|bancoReg|registrador~35, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~19\, CPU|bancoReg|registrador~19, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~136\, CPU|bancoReg|registrador~136, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~51\, CPU|bancoReg|registrador~51, Projeto1, 1
instance = comp, \CPU|bancoReg|registrador~104\, CPU|bancoReg|registrador~104, Projeto1, 1
instance = comp, \CPU|ULA|Add0~29\, CPU|ULA|Add0~29, Projeto1, 1
instance = comp, \CPU|ULA|saida[7]~16\, CPU|ULA|saida[7]~16, Projeto1, 1
instance = comp, \CPU|ULAisZero~0\, CPU|ULAisZero~0, Projeto1, 1
instance = comp, \CPU|ULAisZero~1\, CPU|ULAisZero~1, Projeto1, 1
instance = comp, \CPU|ULAisZero~2\, CPU|ULAisZero~2, Projeto1, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, Projeto1, 1
instance = comp, \detector_Borda_Rst|saidaQ~0\, detector_Borda_Rst|saidaQ~0, Projeto1, 1
instance = comp, \detector_Borda_Rst|saidaQ\, detector_Borda_Rst|saidaQ, Projeto1, 1
instance = comp, \detector_Borda_Rst|saida\, detector_Borda_Rst|saida, Projeto1, 1
instance = comp, \CPU|FF_Equal|DOUT\, CPU|FF_Equal|DOUT, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[8]~2\, CPU|DEC_Instrucao|saida[8]~2, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[8]~3\, CPU|DEC_Instrucao|saida[8]~3, Projeto1, 1
instance = comp, \CPU|stackPointer|DOUT[0]~2\, CPU|stackPointer|DOUT[0]~2, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[9]~4\, CPU|DEC_Instrucao|saida[9]~4, Projeto1, 1
instance = comp, \CPU|stackPointer|DOUT[0]\, CPU|stackPointer|DOUT[0], Projeto1, 1
instance = comp, \CPU|incDecAddr|Add0~1\, CPU|incDecAddr|Add0~1, Projeto1, 1
instance = comp, \CPU|stackPointer|DOUT[1]\, CPU|stackPointer|DOUT[1], Projeto1, 1
instance = comp, \CPU|incDecAddr|Add0~0\, CPU|incDecAddr|Add0~0, Projeto1, 1
instance = comp, \CPU|stackPointer|DOUT[2]\, CPU|stackPointer|DOUT[2], Projeto1, 1
instance = comp, \CPU|miniRAM|ram~157\, CPU|miniRAM|ram~157, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~53\, CPU|miniRAM|ram~53, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~158\, CPU|miniRAM|ram~158, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~71\, CPU|miniRAM|ram~71, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~160\, CPU|miniRAM|ram~160, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~80\, CPU|miniRAM|ram~80, Projeto1, 1
instance = comp, \CPU|MUX_SR|saida_MUX[2]~0\, CPU|MUX_SR|saida_MUX[2]~0, Projeto1, 1
instance = comp, \CPU|MUX_SR|saida_MUX[1]~1\, CPU|MUX_SR|saida_MUX[1]~1, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~161\, CPU|miniRAM|ram~161, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~17\, CPU|miniRAM|ram~17, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~162\, CPU|miniRAM|ram~162, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~35\, CPU|miniRAM|ram~35, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~164\, CPU|miniRAM|ram~164, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~44\, CPU|miniRAM|ram~44, Projeto1, 1
instance = comp, \CPU|MUX_SR|saida_MUX[0]~2\, CPU|MUX_SR|saida_MUX[0]~2, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~163\, CPU|miniRAM|ram~163, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~26\, CPU|miniRAM|ram~26, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~137\, CPU|miniRAM|ram~137, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~159\, CPU|miniRAM|ram~159, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~62\, CPU|miniRAM|ram~62, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~101\, CPU|miniRAM|ram~101, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~1\, CPU|incrementaPC|Add0~1, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~5\, CPU|incrementaPC|Add0~5, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~9\, CPU|incrementaPC|Add0~9, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~13\, CPU|incrementaPC|Add0~13, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~17\, CPU|incrementaPC|Add0~17, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[4]~4\, CPU|MUXProxPC|saida_MUX[4]~4, Projeto1, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], Projeto1, 1
instance = comp, \ROM|memROM~35\, ROM|memROM~35, Projeto1, 1
instance = comp, \ROM|memROM~10\, ROM|memROM~10, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~54\, CPU|miniRAM|ram~54, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~72\, CPU|miniRAM|ram~72, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~81\, CPU|miniRAM|ram~81, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~18\, CPU|miniRAM|ram~18, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~36\, CPU|miniRAM|ram~36, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~45\, CPU|miniRAM|ram~45, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~27\, CPU|miniRAM|ram~27, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~141\, CPU|miniRAM|ram~141, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~63\, CPU|miniRAM|ram~63, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~105\, CPU|miniRAM|ram~105, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~21\, CPU|incrementaPC|Add0~21, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[5]~5\, CPU|MUXProxPC|saida_MUX[5]~5, Projeto1, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], Projeto1, 1
instance = comp, \ROM|memROM~17\, ROM|memROM~17, Projeto1, 1
instance = comp, \ROM|memROM~18\, ROM|memROM~18, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~57\, CPU|miniRAM|ram~57, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~75\, CPU|miniRAM|ram~75, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~84\, CPU|miniRAM|ram~84, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~21\, CPU|miniRAM|ram~21, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~39\, CPU|miniRAM|ram~39, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~48\, CPU|miniRAM|ram~48, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~30\, CPU|miniRAM|ram~30, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~153\, CPU|miniRAM|ram~153, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~66\, CPU|miniRAM|ram~66, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~117\, CPU|miniRAM|ram~117, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~25\, CPU|incrementaPC|Add0~25, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~29\, CPU|incrementaPC|Add0~29, Projeto1, 1
instance = comp, \CPU|incrementaPC|Add0~33\, CPU|incrementaPC|Add0~33, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[8]~8\, CPU|MUXProxPC|saida_MUX[8]~8, Projeto1, 1
instance = comp, \CPU|PC|DOUT[8]\, CPU|PC|DOUT[8], Projeto1, 1
instance = comp, \ROM|memROM~34\, ROM|memROM~34, Projeto1, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~52\, CPU|miniRAM|ram~52, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~70\, CPU|miniRAM|ram~70, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~79\, CPU|miniRAM|ram~79, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~16\, CPU|miniRAM|ram~16, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~34\, CPU|miniRAM|ram~34, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~43\, CPU|miniRAM|ram~43, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~25\, CPU|miniRAM|ram~25, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~133\, CPU|miniRAM|ram~133, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~61\, CPU|miniRAM|ram~61, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~97\, CPU|miniRAM|ram~97, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[3]~3\, CPU|MUXProxPC|saida_MUX[3]~3, Projeto1, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], Projeto1, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, Projeto1, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~50\, CPU|miniRAM|ram~50, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~68\, CPU|miniRAM|ram~68, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~77\, CPU|miniRAM|ram~77, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~14\, CPU|miniRAM|ram~14, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~32\, CPU|miniRAM|ram~32, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~41\, CPU|miniRAM|ram~41, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~23\, CPU|miniRAM|ram~23, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~125\, CPU|miniRAM|ram~125, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~59\, CPU|miniRAM|ram~59, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~89\, CPU|miniRAM|ram~89, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[1]~1\, CPU|MUXProxPC|saida_MUX[1]~1, Projeto1, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], Projeto1, 1
instance = comp, \ROM|memROM~14\, ROM|memROM~14, Projeto1, 1
instance = comp, \ROM|memROM~16\, ROM|memROM~16, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~56\, CPU|miniRAM|ram~56, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~74\, CPU|miniRAM|ram~74, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~83\, CPU|miniRAM|ram~83, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~20\, CPU|miniRAM|ram~20, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~38\, CPU|miniRAM|ram~38, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~47\, CPU|miniRAM|ram~47, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~29\, CPU|miniRAM|ram~29, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~149\, CPU|miniRAM|ram~149, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~65\, CPU|miniRAM|ram~65, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~113\, CPU|miniRAM|ram~113, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[7]~7\, CPU|MUXProxPC|saida_MUX[7]~7, Projeto1, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], Projeto1, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~51\, CPU|miniRAM|ram~51, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~69\, CPU|miniRAM|ram~69, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~78\, CPU|miniRAM|ram~78, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~15\, CPU|miniRAM|ram~15, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~33\, CPU|miniRAM|ram~33, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~42\, CPU|miniRAM|ram~42, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~24\, CPU|miniRAM|ram~24, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~129\, CPU|miniRAM|ram~129, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~60\, CPU|miniRAM|ram~60, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~93\, CPU|miniRAM|ram~93, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[2]~2\, CPU|MUXProxPC|saida_MUX[2]~2, Projeto1, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], Projeto1, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, Projeto1, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~49\, CPU|miniRAM|ram~49, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~67\, CPU|miniRAM|ram~67, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~76\, CPU|miniRAM|ram~76, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~13\, CPU|miniRAM|ram~13, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~31\, CPU|miniRAM|ram~31, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~40\, CPU|miniRAM|ram~40, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~22\, CPU|miniRAM|ram~22, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~121\, CPU|miniRAM|ram~121, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~58\, CPU|miniRAM|ram~58, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~85\, CPU|miniRAM|ram~85, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[0]~0\, CPU|MUXProxPC|saida_MUX[0]~0, Projeto1, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], Projeto1, 1
instance = comp, \ROM|memROM~11\, ROM|memROM~11, Projeto1, 1
instance = comp, \ROM|memROM~13\, ROM|memROM~13, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~55\, CPU|miniRAM|ram~55, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~73\, CPU|miniRAM|ram~73, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~82\, CPU|miniRAM|ram~82, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~19\, CPU|miniRAM|ram~19, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~37\, CPU|miniRAM|ram~37, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~46\, CPU|miniRAM|ram~46, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~28\, CPU|miniRAM|ram~28, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~145\, CPU|miniRAM|ram~145, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~64\, CPU|miniRAM|ram~64, Projeto1, 1
instance = comp, \CPU|miniRAM|ram~109\, CPU|miniRAM|ram~109, Projeto1, 1
instance = comp, \CPU|MUXProxPC|saida_MUX[6]~6\, CPU|MUXProxPC|saida_MUX[6]~6, Projeto1, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], Projeto1, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, Projeto1, 1
instance = comp, \DecBloc|Equal7~0\, DecBloc|Equal7~0, Projeto1, 1
instance = comp, \RAM|dado_out~11\, RAM|dado_out~11, Projeto1, 1
instance = comp, \buffer_Key0|saida~1\, buffer_Key0|saida~1, Projeto1, 1
instance = comp, \RAM|dado_out[0]~23\, RAM|dado_out[0]~23, Projeto1, 1
instance = comp, \RAM|dado_out[1]~9\, RAM|dado_out[1]~9, Projeto1, 1
instance = comp, \DecBloc|Equal7~4\, DecBloc|Equal7~4, Projeto1, 1
instance = comp, \LEDs|comb~0\, LEDs|comb~0, Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[0]\, LEDs|RegistradorLedsV|DOUT[0], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[1]\, LEDs|RegistradorLedsV|DOUT[1], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[2]\, LEDs|RegistradorLedsV|DOUT[2], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[3]\, LEDs|RegistradorLedsV|DOUT[3], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[4]\, LEDs|RegistradorLedsV|DOUT[4], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[5]\, LEDs|RegistradorLedsV|DOUT[5], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[6]\, LEDs|RegistradorLedsV|DOUT[6], Projeto1, 1
instance = comp, \LEDs|RegistradorLedsV|DOUT[7]\, LEDs|RegistradorLedsV|DOUT[7], Projeto1, 1
instance = comp, \DISPLAYs|comb~1\, DISPLAYs|comb~1, Projeto1, 1
instance = comp, \LEDs|RegistradorLed1|DOUT~0\, LEDs|RegistradorLed1|DOUT~0, Projeto1, 1
instance = comp, \LEDs|RegistradorLed1|DOUT\, LEDs|RegistradorLed1|DOUT, Projeto1, 1
instance = comp, \LEDs|RegistradorLed2|DOUT~0\, LEDs|RegistradorLed2|DOUT~0, Projeto1, 1
instance = comp, \LEDs|RegistradorLed2|DOUT\, LEDs|RegistradorLed2|DOUT, Projeto1, 1
instance = comp, \DISPLAYs|comb~2\, DISPLAYs|comb~2, Projeto1, 1
instance = comp, \DISPLAYs|registrador0|DOUT[0]\, DISPLAYs|registrador0|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador0|DOUT[3]\, DISPLAYs|registrador0|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador0|DOUT[1]\, DISPLAYs|registrador0|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador0|DOUT[2]\, DISPLAYs|registrador0|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[0]~0\, DISPLAYs|conversor0|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[1]~1\, DISPLAYs|conversor0|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[2]~2\, DISPLAYs|conversor0|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[3]~3\, DISPLAYs|conversor0|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[4]~4\, DISPLAYs|conversor0|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[5]~5\, DISPLAYs|conversor0|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor0|rascSaida7seg[6]~6\, DISPLAYs|conversor0|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DISPLAYs|comb~3\, DISPLAYs|comb~3, Projeto1, 1
instance = comp, \DISPLAYs|registrador1|DOUT[0]\, DISPLAYs|registrador1|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador1|DOUT[3]\, DISPLAYs|registrador1|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador1|DOUT[1]\, DISPLAYs|registrador1|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador1|DOUT[2]\, DISPLAYs|registrador1|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[0]~0\, DISPLAYs|conversor1|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[1]~1\, DISPLAYs|conversor1|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[2]~2\, DISPLAYs|conversor1|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[3]~3\, DISPLAYs|conversor1|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[4]~4\, DISPLAYs|conversor1|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[5]~5\, DISPLAYs|conversor1|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor1|rascSaida7seg[6]~6\, DISPLAYs|conversor1|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DISPLAYs|comb~4\, DISPLAYs|comb~4, Projeto1, 1
instance = comp, \DISPLAYs|registrador2|DOUT[0]\, DISPLAYs|registrador2|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador2|DOUT[3]\, DISPLAYs|registrador2|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador2|DOUT[1]\, DISPLAYs|registrador2|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador2|DOUT[2]\, DISPLAYs|registrador2|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[0]~0\, DISPLAYs|conversor22|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[1]~1\, DISPLAYs|conversor22|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[2]~2\, DISPLAYs|conversor22|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[3]~3\, DISPLAYs|conversor22|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[4]~4\, DISPLAYs|conversor22|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[5]~5\, DISPLAYs|conversor22|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor22|rascSaida7seg[6]~6\, DISPLAYs|conversor22|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DISPLAYs|comb~5\, DISPLAYs|comb~5, Projeto1, 1
instance = comp, \DISPLAYs|registrador3|DOUT[0]\, DISPLAYs|registrador3|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador3|DOUT[3]\, DISPLAYs|registrador3|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador3|DOUT[1]\, DISPLAYs|registrador3|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador3|DOUT[2]\, DISPLAYs|registrador3|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[0]~0\, DISPLAYs|conversor3|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[1]~1\, DISPLAYs|conversor3|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[2]~2\, DISPLAYs|conversor3|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[3]~3\, DISPLAYs|conversor3|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[4]~4\, DISPLAYs|conversor3|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[5]~5\, DISPLAYs|conversor3|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor3|rascSaida7seg[6]~6\, DISPLAYs|conversor3|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DISPLAYs|comb~6\, DISPLAYs|comb~6, Projeto1, 1
instance = comp, \DISPLAYs|registrador4|DOUT[0]\, DISPLAYs|registrador4|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador4|DOUT[3]\, DISPLAYs|registrador4|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador4|DOUT[1]\, DISPLAYs|registrador4|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador4|DOUT[2]\, DISPLAYs|registrador4|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[0]~0\, DISPLAYs|conversor4|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[1]~1\, DISPLAYs|conversor4|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[2]~2\, DISPLAYs|conversor4|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[3]~3\, DISPLAYs|conversor4|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[4]~4\, DISPLAYs|conversor4|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[5]~5\, DISPLAYs|conversor4|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor4|rascSaida7seg[6]~6\, DISPLAYs|conversor4|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DISPLAYs|comb~7\, DISPLAYs|comb~7, Projeto1, 1
instance = comp, \DISPLAYs|registrador5|DOUT[0]\, DISPLAYs|registrador5|DOUT[0], Projeto1, 1
instance = comp, \DISPLAYs|registrador5|DOUT[3]\, DISPLAYs|registrador5|DOUT[3], Projeto1, 1
instance = comp, \DISPLAYs|registrador5|DOUT[1]\, DISPLAYs|registrador5|DOUT[1], Projeto1, 1
instance = comp, \DISPLAYs|registrador5|DOUT[2]\, DISPLAYs|registrador5|DOUT[2], Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[0]~0\, DISPLAYs|conversor5|rascSaida7seg[0]~0, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[1]~1\, DISPLAYs|conversor5|rascSaida7seg[1]~1, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[2]~2\, DISPLAYs|conversor5|rascSaida7seg[2]~2, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[3]~3\, DISPLAYs|conversor5|rascSaida7seg[3]~3, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[4]~4\, DISPLAYs|conversor5|rascSaida7seg[4]~4, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[5]~5\, DISPLAYs|conversor5|rascSaida7seg[5]~5, Projeto1, 1
instance = comp, \DISPLAYs|conversor5|rascSaida7seg[6]~6\, DISPLAYs|conversor5|rascSaida7seg[6]~6, Projeto1, 1
instance = comp, \DecBloc|Equal7~1\, DecBloc|Equal7~1, Projeto1, 1
instance = comp, \DecBloc|Equal7~2\, DecBloc|Equal7~2, Projeto1, 1
instance = comp, \DecBloc|Equal7~3\, DecBloc|Equal7~3, Projeto1, 1
instance = comp, \DecBloc|Equal7~6\, DecBloc|Equal7~6, Projeto1, 1
instance = comp, \CPU|DEC_Instrucao|saida[1]\, CPU|DEC_Instrucao|saida[1], Projeto1, 1
instance = comp, \CPU|ULA|saida[0]~2\, CPU|ULA|saida[0]~2, Projeto1, 1
instance = comp, \CPU|ULA|saida[1]~4\, CPU|ULA|saida[1]~4, Projeto1, 1
instance = comp, \CPU|ULA|saida[2]~6\, CPU|ULA|saida[2]~6, Projeto1, 1
instance = comp, \CPU|ULA|saida[3]~8\, CPU|ULA|saida[3]~8, Projeto1, 1
