{"files":[{"patch":"@@ -60,1 +60,0 @@\n-  assert(nm != nullptr, \"Sanity\");\n@@ -62,1 +61,2 @@\n-  assert(stub_addr!= nullptr, \"Sanity\");\n+  assert(stub_addr != nullptr, \"Sanity\");\n+\n@@ -96,0 +96,1 @@\n+  assert(is_aligned(jal_pos, NativeInstruction::instruction_size), \"Must be naturally aligned\");\n@@ -102,2 +103,2 @@\n-    uint32_t new_jal = Assembler::encode_jalr(ra, t1, 0);\n-    Atomic::store(jal_pos, new_jal);\n+    uint32_t new_jalr = Assembler::encode_jalr(ra, t1, 0);\n+    Atomic::store(jal_pos, new_jalr);\n@@ -111,0 +112,1 @@\n+    \/\/ IC invalidation happens after we changed the instruction stream.\n@@ -123,2 +125,2 @@\n-  set_stub_address_destination_at(stub_addr, dest);\n-\n+  set_stub_address_destination_at(stub_addr, dest); \/\/ release\n+  \/\/ optimize_call happens after we stored new address in addr stub.\n","filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp","additions":8,"deletions":6,"binary":false,"changes":14,"status":"modified"}]}