Input values: 

allow_unknown                                               true
bus.bandwidth                                               4
bus.latency                                                 25
bus.next                                                    main
bus.protocol                                                MOESI
cpu0.bpred_latency                                          0
cpu0.btb.entries                                            64kB
cpu0.btb.sets                                               4
cpu0.commit_width                                           4
cpu0.dcache_ports                                           2
cpu0.fetch_width                                            4
cpu0.max_ftq_size                                           1
cpu0.max_window_size                                        128
cpu0.pipe_stages                                            5
cpu0.ras.size                                               64
cpu0.twolev.hlength                                         14
cpu0.twolev.l1_size                                         1
cpu0.twolev.l2_size                                         16kB
cpu0.twolev.use_xor                                         1
cpu0.type                                                   timer1
cpu1.bpred_latency                                          0
cpu1.btb.entries                                            64kB
cpu1.btb.sets                                               4
cpu1.commit_width                                           4
cpu1.dcache_ports                                           2
cpu1.fetch_width                                            4
cpu1.max_ftq_size                                           1
cpu1.max_window_size                                        128
cpu1.pipe_stages                                            5
cpu1.ras.size                                               64
cpu1.twolev.hlength                                         14
cpu1.twolev.l1_size                                         1
cpu1.twolev.l2_size                                         16kB
cpu1.twolev.use_xor                                         1
cpu1.type                                                   timer1
cpu2.bpred_latency                                          0
cpu2.btb.entries                                            64kB
cpu2.btb.sets                                               4
cpu2.commit_width                                           4
cpu2.dcache_ports                                           2
cpu2.fetch_width                                            4
cpu2.max_ftq_size                                           1
cpu2.max_window_size                                        128
cpu2.pipe_stages                                            5
cpu2.ras.size                                               64
cpu2.twolev.hlength                                         14
cpu2.twolev.l1_size                                         1
cpu2.twolev.l2_size                                         16kB
cpu2.twolev.use_xor                                         1
cpu2.type                                                   timer1
cpu3.bpred_latency                                          0
cpu3.btb.entries                                            64kB
cpu3.btb.sets                                               4
cpu3.commit_width                                           4
cpu3.dcache_ports                                           2
cpu3.fetch_width                                            4
cpu3.max_ftq_size                                           1
cpu3.max_window_size                                        128
cpu3.pipe_stages                                            5
cpu3.ras.size                                               64
cpu3.twolev.hlength                                         14
cpu3.twolev.l1_size                                         1
cpu3.twolev.l2_size                                         16kB
cpu3.twolev.use_xor                                         1
cpu3.type                                                   timer1
dcache.latency                                              0
dcache.line_size                                            16
dcache.next                                                 l2cache
dcache.num_sets                                             2
dcache.size                                                 16kB
dcache.timing                                               basic
dcache.type                                                 cache
dcache.write_allocate                                       false
dcache.write_policy                                         WT
debug_messages                                              0
disk0.avg_seek_lat                                          2
disk0.blocks_per_track                                      994
disk0.blocksize                                             512
disk0.controller_overhead                                   0
disk0.cylinders                                             72170
disk0.dma_thruput                                           425M
disk0.functional_disk_parameters                            0
disk0.heads                                                 4
disk0.pio_thruput                                           16.6M
disk0.rpm                                                   15000
disk0.tracks                                                288680
disk0.type                                                  simple_disk
disk1.avg_seek_lat                                          2
disk1.blocks_per_track                                      994
disk1.blocksize                                             512
disk1.controller_overhead                                   0
disk1.cylinders                                             72170
disk1.dma_thruput                                           425M
disk1.functional_disk_parameters                            0
disk1.heads                                                 4
disk1.pio_thruput                                           16.6M
disk1.rpm                                                   15000
disk1.tracks                                                288680
disk1.type                                                  simple_disk
disk2.avg_seek_lat                                          2
disk2.blocks_per_track                                      994
disk2.blocksize                                             512
disk2.controller_overhead                                   0
disk2.cylinders                                             72170
disk2.dma_thruput                                           425M
disk2.functional_disk_parameters                            0
disk2.heads                                                 4
disk2.pio_thruput                                           16.6M
disk2.rpm                                                   15000
disk2.tracks                                                288680
disk2.type                                                  simple_disk
disk3.avg_seek_lat                                          2
disk3.blocks_per_track                                      994
disk3.blocksize                                             512
disk3.controller_overhead                                   0
disk3.cylinders                                             72170
disk3.dma_thruput                                           425M
disk3.functional_disk_parameters                            0
disk3.heads                                                 4
disk3.pio_thruput                                           16.6M
disk3.rpm                                                   15000
disk3.tracks                                                288680
disk3.type                                                  simple_disk
dtlb.entries                                                40
dtlb.latency                                                0
dtlb.next                                                   l2tlb
dtlb.num_sets                                               40
dtlb.page_size                                              4kB
dtlb.timing                                                 basic
dtlb.type                                                   tlb
dtlb.write_allocate                                         false
dtlb.write_policy                                           WT
exit_trigger                                                
fastforward                                                 0
heartbeat.logfile                                           ../data/abaeterno.out
heartbeat.type                                              file_last
icache.latency                                              0
icache.line_size                                            16
icache.next                                                 l2cache
icache.num_sets                                             2
icache.size                                                 16kB
icache.timing                                               basic
icache.type                                                 cache
icache.write_allocate                                       false
icache.write_policy                                         WT
init_wait                                                   1M
itlb.entries                                                40
itlb.latency                                                0
itlb.next                                                   l2tlb
itlb.num_sets                                               40
itlb.page_size                                              4kB
itlb.timing                                                 basic
itlb.type                                                   tlb
itlb.write_allocate                                         false
itlb.write_policy                                           WT
l2cache.latency                                             20
l2cache.line_size                                           16
l2cache.next                                                bus
l2cache.num_sets                                            4
l2cache.size                                                512kB
l2cache.timing                                              basic
l2cache.type                                                cache
l2cache.write_allocate                                      true
l2cache.write_policy                                        WB
l2tlb.entries                                               512
l2tlb.latency                                               80
l2tlb.next                                                  tlb_bus
l2tlb.num_sets                                              4
l2tlb.page_size                                             4kB
l2tlb.timing                                                basic
l2tlb.type                                                  tlb
l2tlb.write_allocate                                        true
l2tlb.write_policy                                          WB
log_options                                                 false
log_sim_time                                                false
main.latency                                                150
main.timing                                                 basic
main.type                                                   memory
max_nanos                                                   7M
max_samples                                                 0
mp_sync_quantum                                             10000
nic0.min_delay                                              0
nic0.setup                                                  0.0
nic0.thruput                                                1000M
nic0.type                                                   simple_nic
print_unknown                                               false
sampler.functional                                          1000k
sampler.maxfunctional                                       10
sampler.sensitivity                                         70
sampler.sigma                                               2
sampler.simulation                                          190k
sampler.type                                                dynamic
sampler.variable                                            cpu.*segv_exceptions, cpu.*haltcount
sampler.warming                                             10k
sampler.window                                              20
slirp                                                       false
time_feedback                                               true
tlb_bus.bandwidth                                           4
tlb_bus.latency                                             25
tlb_bus.next                                                main
tlb_bus.protocol                                            MOESI

Output values: 

cpu0.cycles                                                 21799980
cpu0.haltcount                                              17400011
cpu0.hb_ATC_flush                                           1
cpu0.hb_CR3_different                                       0
cpu0.hb_CR3_equal                                           1
cpu0.hb_ev_Exception                                        0
cpu0.hb_ev_HW_interrupt                                     7
cpu0.hb_ev_SW_interrupt                                     0
cpu0.idlecount                                              17477652
cpu0.instcount                                              713257
cpu0.invalid_translation_bytes                              0
cpu0.iocount                                                77641
cpu0.metadata_bytes                                         54856
cpu0.other_exceptions                                       39235
cpu0.plain_invalidations                                    41
cpu0.range_invalidations                                    0
cpu0.read_mmios                                             173
cpu0.read_pios                                              109
cpu0.segv_exceptions                                        901
cpu0.timer.bpred_used                                       40237
cpu0.timer.btb.lookup                                       31737
cpu0.timer.btb.miss                                         13088
cpu0.timer.btb.pseudohit                                    18624
cpu0.timer.btb.update                                       10825
cpu0.timer.call_count                                       3037
cpu0.timer.call_miss                                        709
cpu0.timer.commit_insn                                      103995
cpu0.timer.cond_count                                       6538
cpu0.timer.cond_miss                                        1704
cpu0.timer.cycles                                           913228
cpu0.timer.dcache.data_invalidation                         9
cpu0.timer.dcache.inclusion_invalidation                    1
cpu0.timer.dcache.l2cache.bus.bw                            21043
cpu0.timer.dcache.l2cache.bus.main.access                   8964
cpu0.timer.dcache.l2cache.bus.main.read                     8963
cpu0.timer.dcache.l2cache.bus.main.write                    1
cpu0.timer.dcache.l2cache.bus.read                          10109
cpu0.timer.dcache.l2cache.bus.readx                         956
cpu0.timer.dcache.l2cache.bus.snoop_read                    2375
cpu0.timer.dcache.l2cache.bus.snoop_readx                   246
cpu0.timer.dcache.l2cache.bus.update                        11066
cpu0.timer.dcache.l2cache.bus.wait_time_read                396600
cpu0.timer.dcache.l2cache.bus.wait_time_write               25
cpu0.timer.dcache.l2cache.bus.write                         1
cpu0.timer.dcache.l2cache.data_invalidation                 11
cpu0.timer.dcache.l2cache.inclusion_invalidation            0
cpu0.timer.dcache.l2cache.lookup_EXCLUSIVE                  1927
cpu0.timer.dcache.l2cache.lookup_INVALID                    9
cpu0.timer.dcache.l2cache.lookup_MODIFIED                   353
cpu0.timer.dcache.l2cache.lookup_NOT_FOUND                  5917
cpu0.timer.dcache.l2cache.lookup_OWNER                      0
cpu0.timer.dcache.l2cache.lookup_SHARED                     713
cpu0.timer.dcache.l2cache.read                              8919
cpu0.timer.dcache.l2cache.read_half_miss                    31
cpu0.timer.dcache.l2cache.read_miss                         5926
cpu0.timer.dcache.l2cache.snoop                             4621
cpu0.timer.dcache.l2cache.update_EXCLUSIVE                  328
cpu0.timer.dcache.l2cache.update_INVALID                    17
cpu0.timer.dcache.l2cache.update_MODIFIED                   14441
cpu0.timer.dcache.l2cache.update_NOT_FOUND                  6272
cpu0.timer.dcache.l2cache.update_OWNER                      8
cpu0.timer.dcache.l2cache.update_SHARED                     147
cpu0.timer.dcache.l2cache.write                             15287
cpu0.timer.dcache.l2cache.write_half_miss                   162
cpu0.timer.dcache.l2cache.write_miss                        363
cpu0.timer.dcache.l2cache.writeback                         1
cpu0.timer.dcache.lookup_EXCLUSIVE                          5750
cpu0.timer.dcache.lookup_INVALID                            6
cpu0.timer.dcache.lookup_MODIFIED                           17870
cpu0.timer.dcache.lookup_NOT_FOUND                          1840
cpu0.timer.dcache.lookup_OWNER                              5
cpu0.timer.dcache.lookup_SHARED                             1469
cpu0.timer.dcache.read                                      26940
cpu0.timer.dcache.read_half_miss                            406
cpu0.timer.dcache.read_miss                                 1846
cpu0.timer.dcache.snoop                                     0
cpu0.timer.dcache.update_EXCLUSIVE                          328
cpu0.timer.dcache.update_INVALID                            6
cpu0.timer.dcache.update_MODIFIED                           13976
cpu0.timer.dcache.update_NOT_FOUND                          2674
cpu0.timer.dcache.update_OWNER                              2
cpu0.timer.dcache.update_SHARED                             147
cpu0.timer.dcache.write                                     15287
cpu0.timer.dcache.write_half_miss                           194
cpu0.timer.dcache.write_miss                                834
cpu0.timer.dcache.writeback                                 0
cpu0.timer.dtlb.data_invalidation                           0
cpu0.timer.dtlb.inclusion_invalidation                      15
cpu0.timer.dtlb.l2tlb.data_invalidation                     0
cpu0.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu0.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      312
cpu0.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu0.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.lookup_NOT_FOUND                      516
cpu0.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu0.timer.dtlb.l2tlb.lookup_SHARED                         295
cpu0.timer.dtlb.l2tlb.read                                  1123
cpu0.timer.dtlb.l2tlb.read_half_miss                        0
cpu0.timer.dtlb.l2tlb.read_miss                             516
cpu0.timer.dtlb.l2tlb.snoop                                 284
cpu0.timer.dtlb.l2tlb.tlb_bus.bw                            925
cpu0.timer.dtlb.l2tlb.tlb_bus.main.access                   8964
cpu0.timer.dtlb.l2tlb.tlb_bus.main.read                     8963
cpu0.timer.dtlb.l2tlb.tlb_bus.main.write                    1
cpu0.timer.dtlb.l2tlb.tlb_bus.read                          800
cpu0.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_read                    281
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.dtlb.l2tlb.tlb_bus.update                        800
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_read                23275
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu0.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.dtlb.l2tlb.update_INVALID                        0
cpu0.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.update_NOT_FOUND                      516
cpu0.timer.dtlb.l2tlb.update_OWNER                          0
cpu0.timer.dtlb.l2tlb.update_SHARED                         0
cpu0.timer.dtlb.l2tlb.write                                 0
cpu0.timer.dtlb.l2tlb.write_half_miss                       0
cpu0.timer.dtlb.l2tlb.write_miss                            0
cpu0.timer.dtlb.l2tlb.writeback                             0
cpu0.timer.dtlb.lookup_EXCLUSIVE                            25078
cpu0.timer.dtlb.lookup_INVALID                              0
cpu0.timer.dtlb.lookup_MODIFIED                             0
cpu0.timer.dtlb.lookup_NOT_FOUND                            655
cpu0.timer.dtlb.lookup_OWNER                                0
cpu0.timer.dtlb.lookup_SHARED                               16494
cpu0.timer.dtlb.read                                        42227
cpu0.timer.dtlb.read_half_miss                              366
cpu0.timer.dtlb.read_miss                                   655
cpu0.timer.dtlb.snoop                                       0
cpu0.timer.dtlb.update_EXCLUSIVE                            0
cpu0.timer.dtlb.update_INVALID                              0
cpu0.timer.dtlb.update_MODIFIED                             0
cpu0.timer.dtlb.update_NOT_FOUND                            655
cpu0.timer.dtlb.update_OWNER                                0
cpu0.timer.dtlb.update_SHARED                               0
cpu0.timer.dtlb.write                                       0
cpu0.timer.dtlb.write_half_miss                             0
cpu0.timer.dtlb.write_miss                                  0
cpu0.timer.dtlb.writeback                                   0
cpu0.timer.fetch_insn                                       163721
cpu0.timer.ftq_full                                         881491
cpu0.timer.icache.data_invalidation                         0
cpu0.timer.icache.inclusion_invalidation                    0
cpu0.timer.icache.l2cache.bus.bw                            21043
cpu0.timer.icache.l2cache.bus.main.access                   8964
cpu0.timer.icache.l2cache.bus.main.read                     8963
cpu0.timer.icache.l2cache.bus.main.write                    1
cpu0.timer.icache.l2cache.bus.read                          10109
cpu0.timer.icache.l2cache.bus.readx                         956
cpu0.timer.icache.l2cache.bus.snoop_read                    2375
cpu0.timer.icache.l2cache.bus.snoop_readx                   246
cpu0.timer.icache.l2cache.bus.update                        11066
cpu0.timer.icache.l2cache.bus.wait_time_read                396600
cpu0.timer.icache.l2cache.bus.wait_time_write               25
cpu0.timer.icache.l2cache.bus.write                         1
cpu0.timer.icache.l2cache.data_invalidation                 11
cpu0.timer.icache.l2cache.inclusion_invalidation            0
cpu0.timer.icache.l2cache.lookup_EXCLUSIVE                  1927
cpu0.timer.icache.l2cache.lookup_INVALID                    9
cpu0.timer.icache.l2cache.lookup_MODIFIED                   353
cpu0.timer.icache.l2cache.lookup_NOT_FOUND                  5917
cpu0.timer.icache.l2cache.lookup_OWNER                      0
cpu0.timer.icache.l2cache.lookup_SHARED                     713
cpu0.timer.icache.l2cache.read                              8919
cpu0.timer.icache.l2cache.read_half_miss                    31
cpu0.timer.icache.l2cache.read_miss                         5926
cpu0.timer.icache.l2cache.snoop                             4621
cpu0.timer.icache.l2cache.update_EXCLUSIVE                  328
cpu0.timer.icache.l2cache.update_INVALID                    17
cpu0.timer.icache.l2cache.update_MODIFIED                   14441
cpu0.timer.icache.l2cache.update_NOT_FOUND                  6272
cpu0.timer.icache.l2cache.update_OWNER                      8
cpu0.timer.icache.l2cache.update_SHARED                     147
cpu0.timer.icache.l2cache.write                             15287
cpu0.timer.icache.l2cache.write_half_miss                   162
cpu0.timer.icache.l2cache.write_miss                        363
cpu0.timer.icache.l2cache.writeback                         1
cpu0.timer.icache.lookup_EXCLUSIVE                          55134
cpu0.timer.icache.lookup_INVALID                            0
cpu0.timer.icache.lookup_MODIFIED                           0
cpu0.timer.icache.lookup_NOT_FOUND                          7073
cpu0.timer.icache.lookup_OWNER                              0
cpu0.timer.icache.lookup_SHARED                             33811
cpu0.timer.icache.read                                      96018
cpu0.timer.icache.read_half_miss                            0
cpu0.timer.icache.read_miss                                 7073
cpu0.timer.icache.snoop                                     0
cpu0.timer.icache.update_EXCLUSIVE                          0
cpu0.timer.icache.update_INVALID                            0
cpu0.timer.icache.update_MODIFIED                           0
cpu0.timer.icache.update_NOT_FOUND                          7073
cpu0.timer.icache.update_OWNER                              0
cpu0.timer.icache.update_SHARED                             0
cpu0.timer.icache.write                                     0
cpu0.timer.icache.write_half_miss                           0
cpu0.timer.icache.write_miss                                0
cpu0.timer.icache.writeback                                 0
cpu0.timer.instructions                                     103995
cpu0.timer.itlb.data_invalidation                           0
cpu0.timer.itlb.inclusion_invalidation                      13
cpu0.timer.itlb.l2tlb.data_invalidation                     0
cpu0.timer.itlb.l2tlb.inclusion_invalidation                0
cpu0.timer.itlb.l2tlb.lookup_EXCLUSIVE                      312
cpu0.timer.itlb.l2tlb.lookup_INVALID                        0
cpu0.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.itlb.l2tlb.lookup_NOT_FOUND                      516
cpu0.timer.itlb.l2tlb.lookup_OWNER                          0
cpu0.timer.itlb.l2tlb.lookup_SHARED                         295
cpu0.timer.itlb.l2tlb.read                                  1123
cpu0.timer.itlb.l2tlb.read_half_miss                        0
cpu0.timer.itlb.l2tlb.read_miss                             516
cpu0.timer.itlb.l2tlb.snoop                                 284
cpu0.timer.itlb.l2tlb.tlb_bus.bw                            925
cpu0.timer.itlb.l2tlb.tlb_bus.main.access                   8964
cpu0.timer.itlb.l2tlb.tlb_bus.main.read                     8963
cpu0.timer.itlb.l2tlb.tlb_bus.main.write                    1
cpu0.timer.itlb.l2tlb.tlb_bus.read                          800
cpu0.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_read                    281
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.itlb.l2tlb.tlb_bus.update                        800
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_read                23275
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.itlb.l2tlb.tlb_bus.write                         0
cpu0.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.itlb.l2tlb.update_INVALID                        0
cpu0.timer.itlb.l2tlb.update_MODIFIED                       0
cpu0.timer.itlb.l2tlb.update_NOT_FOUND                      516
cpu0.timer.itlb.l2tlb.update_OWNER                          0
cpu0.timer.itlb.l2tlb.update_SHARED                         0
cpu0.timer.itlb.l2tlb.write                                 0
cpu0.timer.itlb.l2tlb.write_half_miss                       0
cpu0.timer.itlb.l2tlb.write_miss                            0
cpu0.timer.itlb.l2tlb.writeback                             0
cpu0.timer.itlb.lookup_EXCLUSIVE                            52114
cpu0.timer.itlb.lookup_INVALID                              1
cpu0.timer.itlb.lookup_MODIFIED                             0
cpu0.timer.itlb.lookup_NOT_FOUND                            467
cpu0.timer.itlb.lookup_OWNER                                0
cpu0.timer.itlb.lookup_SHARED                               43436
cpu0.timer.itlb.read                                        96018
cpu0.timer.itlb.read_half_miss                              0
cpu0.timer.itlb.read_miss                                   468
cpu0.timer.itlb.snoop                                       0
cpu0.timer.itlb.update_EXCLUSIVE                            0
cpu0.timer.itlb.update_INVALID                              1
cpu0.timer.itlb.update_MODIFIED                             0
cpu0.timer.itlb.update_NOT_FOUND                            467
cpu0.timer.itlb.update_OWNER                                0
cpu0.timer.itlb.update_SHARED                               0
cpu0.timer.itlb.write                                       0
cpu0.timer.itlb.write_half_miss                             0
cpu0.timer.itlb.write_miss                                  0
cpu0.timer.itlb.writeback                                   0
cpu0.timer.non_branches                                     90129
cpu0.timer.non_branches_miss                                1249
cpu0.timer.prefetch_count                                   0
cpu0.timer.ret_count                                        3085
cpu0.timer.ret_miss                                         182
cpu0.timer.twolev.lookup                                    31737
cpu0.timer.twolev.misses                                    2616
cpu0.timer.twolev.reset                                     4144
cpu0.timer.twolev.update                                    6538
cpu0.timer.uncond_count                                     1206
cpu0.timer.uncond_miss                                      300
cpu0.timer.window_full                                      20778
cpu0.trace_cache_size                                       0
cpu0.valid_translation_bytes                                506125
cpu0.write_mmios                                            0
cpu0.write_pios                                             33
cpu1.cycles                                                 21799980
cpu1.haltcount                                              11231596
cpu1.hb_ATC_flush                                           0
cpu1.hb_CR3_different                                       0
cpu1.hb_CR3_equal                                           0
cpu1.hb_ev_Exception                                        0
cpu1.hb_ev_HW_interrupt                                     0
cpu1.hb_ev_SW_interrupt                                     0
cpu1.idlecount                                              11922728
cpu1.instcount                                              1455166
cpu1.invalid_translation_bytes                              0
cpu1.iocount                                                655808
cpu1.metadata_bytes                                         537888
cpu1.other_exceptions                                       39235
cpu1.plain_invalidations                                    27
cpu1.range_invalidations                                    0
cpu1.read_mmios                                             104
cpu1.read_pios                                              115
cpu1.segv_exceptions                                        901
cpu1.timer.bpred_used                                       84868
cpu1.timer.btb.lookup                                       56470
cpu1.timer.btb.miss                                         12491
cpu1.timer.btb.pseudohit                                    43977
cpu1.timer.btb.update                                       28875
cpu1.timer.call_count                                       7443
cpu1.timer.call_miss                                        568
cpu1.timer.commit_insn                                      251507
cpu1.timer.cond_count                                       18833
cpu1.timer.cond_miss                                        1147
cpu1.timer.cycles                                           974668
cpu1.timer.dcache.data_invalidation                         152
cpu1.timer.dcache.inclusion_invalidation                    3
cpu1.timer.dcache.l2cache.bus.bw                            21043
cpu1.timer.dcache.l2cache.bus.main.access                   8964
cpu1.timer.dcache.l2cache.bus.main.read                     8963
cpu1.timer.dcache.l2cache.bus.main.write                    1
cpu1.timer.dcache.l2cache.bus.read                          10109
cpu1.timer.dcache.l2cache.bus.readx                         956
cpu1.timer.dcache.l2cache.bus.snoop_read                    2375
cpu1.timer.dcache.l2cache.bus.snoop_readx                   246
cpu1.timer.dcache.l2cache.bus.update                        11066
cpu1.timer.dcache.l2cache.bus.wait_time_read                396600
cpu1.timer.dcache.l2cache.bus.wait_time_write               25
cpu1.timer.dcache.l2cache.bus.write                         1
cpu1.timer.dcache.l2cache.data_invalidation                 236
cpu1.timer.dcache.l2cache.inclusion_invalidation            0
cpu1.timer.dcache.l2cache.lookup_EXCLUSIVE                  2973
cpu1.timer.dcache.l2cache.lookup_INVALID                    11
cpu1.timer.dcache.l2cache.lookup_MODIFIED                   273
cpu1.timer.dcache.l2cache.lookup_NOT_FOUND                  4172
cpu1.timer.dcache.l2cache.lookup_OWNER                      0
cpu1.timer.dcache.l2cache.lookup_SHARED                     198
cpu1.timer.dcache.l2cache.read                              7627
cpu1.timer.dcache.l2cache.read_half_miss                    37
cpu1.timer.dcache.l2cache.read_miss                         4183
cpu1.timer.dcache.l2cache.snoop                             6445
cpu1.timer.dcache.l2cache.update_EXCLUSIVE                  204
cpu1.timer.dcache.l2cache.update_INVALID                    14
cpu1.timer.dcache.l2cache.update_MODIFIED                   41222
cpu1.timer.dcache.l2cache.update_NOT_FOUND                  4596
cpu1.timer.dcache.l2cache.update_OWNER                      1
cpu1.timer.dcache.l2cache.update_SHARED                     10
cpu1.timer.dcache.l2cache.write                             41864
cpu1.timer.dcache.l2cache.write_half_miss                   262
cpu1.timer.dcache.l2cache.write_miss                        427
cpu1.timer.dcache.l2cache.writeback                         0
cpu1.timer.dcache.lookup_EXCLUSIVE                          16327
cpu1.timer.dcache.lookup_INVALID                            8
cpu1.timer.dcache.lookup_MODIFIED                           43357
cpu1.timer.dcache.lookup_NOT_FOUND                          1038
cpu1.timer.dcache.lookup_OWNER                              1
cpu1.timer.dcache.lookup_SHARED                             185
cpu1.timer.dcache.read                                      60916
cpu1.timer.dcache.read_half_miss                            279
cpu1.timer.dcache.read_miss                                 1046
cpu1.timer.dcache.snoop                                     0
cpu1.timer.dcache.update_EXCLUSIVE                          201
cpu1.timer.dcache.update_INVALID                            8
cpu1.timer.dcache.update_MODIFIED                           39519
cpu1.timer.dcache.update_NOT_FOUND                          3170
cpu1.timer.dcache.update_OWNER                              1
cpu1.timer.dcache.update_SHARED                             11
cpu1.timer.dcache.write                                     41864
cpu1.timer.dcache.write_half_miss                           120
cpu1.timer.dcache.write_miss                                2132
cpu1.timer.dcache.writeback                                 0
cpu1.timer.dtlb.data_invalidation                           0
cpu1.timer.dtlb.inclusion_invalidation                      1
cpu1.timer.dtlb.l2tlb.data_invalidation                     0
cpu1.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu1.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      520
cpu1.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu1.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.lookup_NOT_FOUND                      284
cpu1.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu1.timer.dtlb.l2tlb.lookup_SHARED                         142
cpu1.timer.dtlb.l2tlb.read                                  946
cpu1.timer.dtlb.l2tlb.read_half_miss                        0
cpu1.timer.dtlb.l2tlb.read_miss                             284
cpu1.timer.dtlb.l2tlb.snoop                                 516
cpu1.timer.dtlb.l2tlb.tlb_bus.bw                            925
cpu1.timer.dtlb.l2tlb.tlb_bus.main.access                   8964
cpu1.timer.dtlb.l2tlb.tlb_bus.main.read                     8963
cpu1.timer.dtlb.l2tlb.tlb_bus.main.write                    1
cpu1.timer.dtlb.l2tlb.tlb_bus.read                          800
cpu1.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_read                    281
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.dtlb.l2tlb.tlb_bus.update                        800
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_read                23275
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu1.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.dtlb.l2tlb.update_INVALID                        0
cpu1.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.update_NOT_FOUND                      284
cpu1.timer.dtlb.l2tlb.update_OWNER                          0
cpu1.timer.dtlb.l2tlb.update_SHARED                         0
cpu1.timer.dtlb.l2tlb.write                                 0
cpu1.timer.dtlb.l2tlb.write_half_miss                       0
cpu1.timer.dtlb.l2tlb.write_miss                            0
cpu1.timer.dtlb.l2tlb.writeback                             0
cpu1.timer.dtlb.lookup_EXCLUSIVE                            100809
cpu1.timer.dtlb.lookup_INVALID                              0
cpu1.timer.dtlb.lookup_MODIFIED                             0
cpu1.timer.dtlb.lookup_NOT_FOUND                            509
cpu1.timer.dtlb.lookup_OWNER                                0
cpu1.timer.dtlb.lookup_SHARED                               1462
cpu1.timer.dtlb.read                                        102780
cpu1.timer.dtlb.read_half_miss                              181
cpu1.timer.dtlb.read_miss                                   509
cpu1.timer.dtlb.snoop                                       0
cpu1.timer.dtlb.update_EXCLUSIVE                            0
cpu1.timer.dtlb.update_INVALID                              0
cpu1.timer.dtlb.update_MODIFIED                             0
cpu1.timer.dtlb.update_NOT_FOUND                            509
cpu1.timer.dtlb.update_OWNER                                0
cpu1.timer.dtlb.update_SHARED                               0
cpu1.timer.dtlb.write                                       0
cpu1.timer.dtlb.write_half_miss                             0
cpu1.timer.dtlb.write_miss                                  0
cpu1.timer.dtlb.writeback                                   0
cpu1.timer.fetch_insn                                       300426
cpu1.timer.ftq_full                                         918198
cpu1.timer.icache.data_invalidation                         0
cpu1.timer.icache.inclusion_invalidation                    0
cpu1.timer.icache.l2cache.bus.bw                            21043
cpu1.timer.icache.l2cache.bus.main.access                   8964
cpu1.timer.icache.l2cache.bus.main.read                     8963
cpu1.timer.icache.l2cache.bus.main.write                    1
cpu1.timer.icache.l2cache.bus.read                          10109
cpu1.timer.icache.l2cache.bus.readx                         956
cpu1.timer.icache.l2cache.bus.snoop_read                    2375
cpu1.timer.icache.l2cache.bus.snoop_readx                   246
cpu1.timer.icache.l2cache.bus.update                        11066
cpu1.timer.icache.l2cache.bus.wait_time_read                396600
cpu1.timer.icache.l2cache.bus.wait_time_write               25
cpu1.timer.icache.l2cache.bus.write                         1
cpu1.timer.icache.l2cache.data_invalidation                 236
cpu1.timer.icache.l2cache.inclusion_invalidation            0
cpu1.timer.icache.l2cache.lookup_EXCLUSIVE                  2973
cpu1.timer.icache.l2cache.lookup_INVALID                    11
cpu1.timer.icache.l2cache.lookup_MODIFIED                   273
cpu1.timer.icache.l2cache.lookup_NOT_FOUND                  4172
cpu1.timer.icache.l2cache.lookup_OWNER                      0
cpu1.timer.icache.l2cache.lookup_SHARED                     198
cpu1.timer.icache.l2cache.read                              7627
cpu1.timer.icache.l2cache.read_half_miss                    37
cpu1.timer.icache.l2cache.read_miss                         4183
cpu1.timer.icache.l2cache.snoop                             6445
cpu1.timer.icache.l2cache.update_EXCLUSIVE                  204
cpu1.timer.icache.l2cache.update_INVALID                    14
cpu1.timer.icache.l2cache.update_MODIFIED                   41222
cpu1.timer.icache.l2cache.update_NOT_FOUND                  4596
cpu1.timer.icache.l2cache.update_OWNER                      1
cpu1.timer.icache.l2cache.update_SHARED                     10
cpu1.timer.icache.l2cache.write                             41864
cpu1.timer.icache.l2cache.write_half_miss                   262
cpu1.timer.icache.l2cache.write_miss                        427
cpu1.timer.icache.l2cache.writeback                         0
cpu1.timer.icache.lookup_EXCLUSIVE                          122922
cpu1.timer.icache.lookup_INVALID                            0
cpu1.timer.icache.lookup_MODIFIED                           0
cpu1.timer.icache.lookup_NOT_FOUND                          6581
cpu1.timer.icache.lookup_OWNER                              0
cpu1.timer.icache.lookup_SHARED                             30921
cpu1.timer.icache.read                                      160424
cpu1.timer.icache.read_half_miss                            0
cpu1.timer.icache.read_miss                                 6581
cpu1.timer.icache.snoop                                     0
cpu1.timer.icache.update_EXCLUSIVE                          0
cpu1.timer.icache.update_INVALID                            0
cpu1.timer.icache.update_MODIFIED                           0
cpu1.timer.icache.update_NOT_FOUND                          6581
cpu1.timer.icache.update_OWNER                              0
cpu1.timer.icache.update_SHARED                             0
cpu1.timer.icache.write                                     0
cpu1.timer.icache.write_half_miss                           0
cpu1.timer.icache.write_miss                                0
cpu1.timer.icache.writeback                                 0
cpu1.timer.instructions                                     251507
cpu1.timer.itlb.data_invalidation                           0
cpu1.timer.itlb.inclusion_invalidation                      6
cpu1.timer.itlb.l2tlb.data_invalidation                     0
cpu1.timer.itlb.l2tlb.inclusion_invalidation                0
cpu1.timer.itlb.l2tlb.lookup_EXCLUSIVE                      520
cpu1.timer.itlb.l2tlb.lookup_INVALID                        0
cpu1.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.itlb.l2tlb.lookup_NOT_FOUND                      284
cpu1.timer.itlb.l2tlb.lookup_OWNER                          0
cpu1.timer.itlb.l2tlb.lookup_SHARED                         142
cpu1.timer.itlb.l2tlb.read                                  946
cpu1.timer.itlb.l2tlb.read_half_miss                        0
cpu1.timer.itlb.l2tlb.read_miss                             284
cpu1.timer.itlb.l2tlb.snoop                                 516
cpu1.timer.itlb.l2tlb.tlb_bus.bw                            925
cpu1.timer.itlb.l2tlb.tlb_bus.main.access                   8964
cpu1.timer.itlb.l2tlb.tlb_bus.main.read                     8963
cpu1.timer.itlb.l2tlb.tlb_bus.main.write                    1
cpu1.timer.itlb.l2tlb.tlb_bus.read                          800
cpu1.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_read                    281
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.itlb.l2tlb.tlb_bus.update                        800
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_read                23275
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.itlb.l2tlb.tlb_bus.write                         0
cpu1.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.itlb.l2tlb.update_INVALID                        0
cpu1.timer.itlb.l2tlb.update_MODIFIED                       0
cpu1.timer.itlb.l2tlb.update_NOT_FOUND                      284
cpu1.timer.itlb.l2tlb.update_OWNER                          0
cpu1.timer.itlb.l2tlb.update_SHARED                         0
cpu1.timer.itlb.l2tlb.write                                 0
cpu1.timer.itlb.l2tlb.write_half_miss                       0
cpu1.timer.itlb.l2tlb.write_miss                            0
cpu1.timer.itlb.l2tlb.writeback                             0
cpu1.timer.itlb.lookup_EXCLUSIVE                            123946
cpu1.timer.itlb.lookup_INVALID                              0
cpu1.timer.itlb.lookup_MODIFIED                             0
cpu1.timer.itlb.lookup_NOT_FOUND                            437
cpu1.timer.itlb.lookup_OWNER                                0
cpu1.timer.itlb.lookup_SHARED                               36041
cpu1.timer.itlb.read                                        160424
cpu1.timer.itlb.read_half_miss                              0
cpu1.timer.itlb.read_miss                                   437
cpu1.timer.itlb.snoop                                       0
cpu1.timer.itlb.update_EXCLUSIVE                            0
cpu1.timer.itlb.update_INVALID                              0
cpu1.timer.itlb.update_MODIFIED                             0
cpu1.timer.itlb.update_NOT_FOUND                            437
cpu1.timer.itlb.update_OWNER                                0
cpu1.timer.itlb.update_SHARED                               0
cpu1.timer.itlb.write                                       0
cpu1.timer.itlb.write_half_miss                             0
cpu1.timer.itlb.write_miss                                  0
cpu1.timer.itlb.writeback                                   0
cpu1.timer.non_branches                                     213282
cpu1.timer.non_branches_miss                                3051
cpu1.timer.prefetch_count                                   0
cpu1.timer.ret_count                                        7431
cpu1.timer.ret_miss                                         41
cpu1.timer.twolev.lookup                                    56470
cpu1.timer.twolev.misses                                    8714
cpu1.timer.twolev.reset                                     5000
cpu1.timer.twolev.update                                    18833
cpu1.timer.uncond_count                                     4518
cpu1.timer.uncond_miss                                      193
cpu1.timer.window_full                                      11237
cpu1.trace_cache_size                                       0
cpu1.valid_translation_bytes                                861440
cpu1.write_mmios                                            24
cpu1.write_pios                                             907
cpu2.cycles                                                 21799980
cpu2.haltcount                                              21799980
cpu2.hb_ATC_flush                                           0
cpu2.hb_CR3_different                                       0
cpu2.hb_CR3_equal                                           0
cpu2.hb_ev_Exception                                        0
cpu2.hb_ev_HW_interrupt                                     0
cpu2.hb_ev_SW_interrupt                                     0
cpu2.idlecount                                              21799980
cpu2.instcount                                              0
cpu2.invalid_translation_bytes                              0
cpu2.iocount                                                0
cpu2.metadata_bytes                                         0
cpu2.other_exceptions                                       39235
cpu2.plain_invalidations                                    0
cpu2.range_invalidations                                    0
cpu2.read_mmios                                             0
cpu2.read_pios                                              0
cpu2.segv_exceptions                                        901
cpu2.timer.bpred_used                                       0
cpu2.timer.btb.lookup                                       0
cpu2.timer.btb.miss                                         0
cpu2.timer.btb.pseudohit                                    0
cpu2.timer.btb.update                                       0
cpu2.timer.call_count                                       0
cpu2.timer.call_miss                                        0
cpu2.timer.commit_insn                                      0
cpu2.timer.cond_count                                       0
cpu2.timer.cond_miss                                        0
cpu2.timer.cycles                                           0
cpu2.timer.dcache.data_invalidation                         0
cpu2.timer.dcache.inclusion_invalidation                    0
cpu2.timer.dcache.l2cache.bus.bw                            21043
cpu2.timer.dcache.l2cache.bus.main.access                   8964
cpu2.timer.dcache.l2cache.bus.main.read                     8963
cpu2.timer.dcache.l2cache.bus.main.write                    1
cpu2.timer.dcache.l2cache.bus.read                          10109
cpu2.timer.dcache.l2cache.bus.readx                         956
cpu2.timer.dcache.l2cache.bus.snoop_read                    2375
cpu2.timer.dcache.l2cache.bus.snoop_readx                   246
cpu2.timer.dcache.l2cache.bus.update                        11066
cpu2.timer.dcache.l2cache.bus.wait_time_read                396600
cpu2.timer.dcache.l2cache.bus.wait_time_write               25
cpu2.timer.dcache.l2cache.bus.write                         1
cpu2.timer.dcache.l2cache.data_invalidation                 0
cpu2.timer.dcache.l2cache.inclusion_invalidation            0
cpu2.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.lookup_INVALID                    0
cpu2.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu2.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.lookup_OWNER                      0
cpu2.timer.dcache.l2cache.lookup_SHARED                     0
cpu2.timer.dcache.l2cache.read                              0
cpu2.timer.dcache.l2cache.read_half_miss                    0
cpu2.timer.dcache.l2cache.read_miss                         0
cpu2.timer.dcache.l2cache.snoop                             11066
cpu2.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.update_INVALID                    0
cpu2.timer.dcache.l2cache.update_MODIFIED                   0
cpu2.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.update_OWNER                      0
cpu2.timer.dcache.l2cache.update_SHARED                     0
cpu2.timer.dcache.l2cache.write                             0
cpu2.timer.dcache.l2cache.write_half_miss                   0
cpu2.timer.dcache.l2cache.write_miss                        0
cpu2.timer.dcache.l2cache.writeback                         0
cpu2.timer.dcache.lookup_EXCLUSIVE                          0
cpu2.timer.dcache.lookup_INVALID                            0
cpu2.timer.dcache.lookup_MODIFIED                           0
cpu2.timer.dcache.lookup_NOT_FOUND                          0
cpu2.timer.dcache.lookup_OWNER                              0
cpu2.timer.dcache.lookup_SHARED                             0
cpu2.timer.dcache.read                                      0
cpu2.timer.dcache.read_half_miss                            0
cpu2.timer.dcache.read_miss                                 0
cpu2.timer.dcache.snoop                                     0
cpu2.timer.dcache.update_EXCLUSIVE                          0
cpu2.timer.dcache.update_INVALID                            0
cpu2.timer.dcache.update_MODIFIED                           0
cpu2.timer.dcache.update_NOT_FOUND                          0
cpu2.timer.dcache.update_OWNER                              0
cpu2.timer.dcache.update_SHARED                             0
cpu2.timer.dcache.write                                     0
cpu2.timer.dcache.write_half_miss                           0
cpu2.timer.dcache.write_miss                                0
cpu2.timer.dcache.writeback                                 0
cpu2.timer.dtlb.data_invalidation                           0
cpu2.timer.dtlb.inclusion_invalidation                      0
cpu2.timer.dtlb.l2tlb.data_invalidation                     0
cpu2.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu2.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu2.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu2.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu2.timer.dtlb.l2tlb.read                                  0
cpu2.timer.dtlb.l2tlb.read_half_miss                        0
cpu2.timer.dtlb.l2tlb.read_miss                             0
cpu2.timer.dtlb.l2tlb.snoop                                 800
cpu2.timer.dtlb.l2tlb.tlb_bus.bw                            925
cpu2.timer.dtlb.l2tlb.tlb_bus.main.access                   8964
cpu2.timer.dtlb.l2tlb.tlb_bus.main.read                     8963
cpu2.timer.dtlb.l2tlb.tlb_bus.main.write                    1
cpu2.timer.dtlb.l2tlb.tlb_bus.read                          800
cpu2.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_read                    281
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.dtlb.l2tlb.tlb_bus.update                        800
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_read                23275
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu2.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.update_INVALID                        0
cpu2.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.update_OWNER                          0
cpu2.timer.dtlb.l2tlb.update_SHARED                         0
cpu2.timer.dtlb.l2tlb.write                                 0
cpu2.timer.dtlb.l2tlb.write_half_miss                       0
cpu2.timer.dtlb.l2tlb.write_miss                            0
cpu2.timer.dtlb.l2tlb.writeback                             0
cpu2.timer.dtlb.lookup_EXCLUSIVE                            0
cpu2.timer.dtlb.lookup_INVALID                              0
cpu2.timer.dtlb.lookup_MODIFIED                             0
cpu2.timer.dtlb.lookup_NOT_FOUND                            0
cpu2.timer.dtlb.lookup_OWNER                                0
cpu2.timer.dtlb.lookup_SHARED                               0
cpu2.timer.dtlb.read                                        0
cpu2.timer.dtlb.read_half_miss                              0
cpu2.timer.dtlb.read_miss                                   0
cpu2.timer.dtlb.snoop                                       0
cpu2.timer.dtlb.update_EXCLUSIVE                            0
cpu2.timer.dtlb.update_INVALID                              0
cpu2.timer.dtlb.update_MODIFIED                             0
cpu2.timer.dtlb.update_NOT_FOUND                            0
cpu2.timer.dtlb.update_OWNER                                0
cpu2.timer.dtlb.update_SHARED                               0
cpu2.timer.dtlb.write                                       0
cpu2.timer.dtlb.write_half_miss                             0
cpu2.timer.dtlb.write_miss                                  0
cpu2.timer.dtlb.writeback                                   0
cpu2.timer.fetch_insn                                       0
cpu2.timer.ftq_full                                         0
cpu2.timer.icache.data_invalidation                         0
cpu2.timer.icache.inclusion_invalidation                    0
cpu2.timer.icache.l2cache.bus.bw                            21043
cpu2.timer.icache.l2cache.bus.main.access                   8964
cpu2.timer.icache.l2cache.bus.main.read                     8963
cpu2.timer.icache.l2cache.bus.main.write                    1
cpu2.timer.icache.l2cache.bus.read                          10109
cpu2.timer.icache.l2cache.bus.readx                         956
cpu2.timer.icache.l2cache.bus.snoop_read                    2375
cpu2.timer.icache.l2cache.bus.snoop_readx                   246
cpu2.timer.icache.l2cache.bus.update                        11066
cpu2.timer.icache.l2cache.bus.wait_time_read                396600
cpu2.timer.icache.l2cache.bus.wait_time_write               25
cpu2.timer.icache.l2cache.bus.write                         1
cpu2.timer.icache.l2cache.data_invalidation                 0
cpu2.timer.icache.l2cache.inclusion_invalidation            0
cpu2.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.lookup_INVALID                    0
cpu2.timer.icache.l2cache.lookup_MODIFIED                   0
cpu2.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.icache.l2cache.lookup_OWNER                      0
cpu2.timer.icache.l2cache.lookup_SHARED                     0
cpu2.timer.icache.l2cache.read                              0
cpu2.timer.icache.l2cache.read_half_miss                    0
cpu2.timer.icache.l2cache.read_miss                         0
cpu2.timer.icache.l2cache.snoop                             11066
cpu2.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.update_INVALID                    0
cpu2.timer.icache.l2cache.update_MODIFIED                   0
cpu2.timer.icache.l2cache.update_NOT_FOUND                  0
cpu2.timer.icache.l2cache.update_OWNER                      0
cpu2.timer.icache.l2cache.update_SHARED                     0
cpu2.timer.icache.l2cache.write                             0
cpu2.timer.icache.l2cache.write_half_miss                   0
cpu2.timer.icache.l2cache.write_miss                        0
cpu2.timer.icache.l2cache.writeback                         0
cpu2.timer.icache.lookup_EXCLUSIVE                          0
cpu2.timer.icache.lookup_INVALID                            0
cpu2.timer.icache.lookup_MODIFIED                           0
cpu2.timer.icache.lookup_NOT_FOUND                          0
cpu2.timer.icache.lookup_OWNER                              0
cpu2.timer.icache.lookup_SHARED                             0
cpu2.timer.icache.read                                      0
cpu2.timer.icache.read_half_miss                            0
cpu2.timer.icache.read_miss                                 0
cpu2.timer.icache.snoop                                     0
cpu2.timer.icache.update_EXCLUSIVE                          0
cpu2.timer.icache.update_INVALID                            0
cpu2.timer.icache.update_MODIFIED                           0
cpu2.timer.icache.update_NOT_FOUND                          0
cpu2.timer.icache.update_OWNER                              0
cpu2.timer.icache.update_SHARED                             0
cpu2.timer.icache.write                                     0
cpu2.timer.icache.write_half_miss                           0
cpu2.timer.icache.write_miss                                0
cpu2.timer.icache.writeback                                 0
cpu2.timer.instructions                                     0
cpu2.timer.itlb.data_invalidation                           0
cpu2.timer.itlb.inclusion_invalidation                      0
cpu2.timer.itlb.l2tlb.data_invalidation                     0
cpu2.timer.itlb.l2tlb.inclusion_invalidation                0
cpu2.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.lookup_INVALID                        0
cpu2.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.lookup_OWNER                          0
cpu2.timer.itlb.l2tlb.lookup_SHARED                         0
cpu2.timer.itlb.l2tlb.read                                  0
cpu2.timer.itlb.l2tlb.read_half_miss                        0
cpu2.timer.itlb.l2tlb.read_miss                             0
cpu2.timer.itlb.l2tlb.snoop                                 800
cpu2.timer.itlb.l2tlb.tlb_bus.bw                            925
cpu2.timer.itlb.l2tlb.tlb_bus.main.access                   8964
cpu2.timer.itlb.l2tlb.tlb_bus.main.read                     8963
cpu2.timer.itlb.l2tlb.tlb_bus.main.write                    1
cpu2.timer.itlb.l2tlb.tlb_bus.read                          800
cpu2.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_read                    281
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.itlb.l2tlb.tlb_bus.update                        800
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_read                23275
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.itlb.l2tlb.tlb_bus.write                         0
cpu2.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.update_INVALID                        0
cpu2.timer.itlb.l2tlb.update_MODIFIED                       0
cpu2.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.update_OWNER                          0
cpu2.timer.itlb.l2tlb.update_SHARED                         0
cpu2.timer.itlb.l2tlb.write                                 0
cpu2.timer.itlb.l2tlb.write_half_miss                       0
cpu2.timer.itlb.l2tlb.write_miss                            0
cpu2.timer.itlb.l2tlb.writeback                             0
cpu2.timer.itlb.lookup_EXCLUSIVE                            0
cpu2.timer.itlb.lookup_INVALID                              0
cpu2.timer.itlb.lookup_MODIFIED                             0
cpu2.timer.itlb.lookup_NOT_FOUND                            0
cpu2.timer.itlb.lookup_OWNER                                0
cpu2.timer.itlb.lookup_SHARED                               0
cpu2.timer.itlb.read                                        0
cpu2.timer.itlb.read_half_miss                              0
cpu2.timer.itlb.read_miss                                   0
cpu2.timer.itlb.snoop                                       0
cpu2.timer.itlb.update_EXCLUSIVE                            0
cpu2.timer.itlb.update_INVALID                              0
cpu2.timer.itlb.update_MODIFIED                             0
cpu2.timer.itlb.update_NOT_FOUND                            0
cpu2.timer.itlb.update_OWNER                                0
cpu2.timer.itlb.update_SHARED                               0
cpu2.timer.itlb.write                                       0
cpu2.timer.itlb.write_half_miss                             0
cpu2.timer.itlb.write_miss                                  0
cpu2.timer.itlb.writeback                                   0
cpu2.timer.non_branches                                     0
cpu2.timer.non_branches_miss                                0
cpu2.timer.prefetch_count                                   0
cpu2.timer.ret_count                                        0
cpu2.timer.ret_miss                                         0
cpu2.timer.twolev.lookup                                    0
cpu2.timer.twolev.misses                                    0
cpu2.timer.twolev.reset                                     0
cpu2.timer.twolev.update                                    0
cpu2.timer.uncond_count                                     0
cpu2.timer.uncond_miss                                      0
cpu2.timer.window_full                                      0
cpu2.trace_cache_size                                       0
cpu2.valid_translation_bytes                                0
cpu2.write_mmios                                            0
cpu2.write_pios                                             0
cpu3.cycles                                                 21799980
cpu3.haltcount                                              21799980
cpu3.hb_ATC_flush                                           0
cpu3.hb_CR3_different                                       0
cpu3.hb_CR3_equal                                           0
cpu3.hb_ev_Exception                                        0
cpu3.hb_ev_HW_interrupt                                     0
cpu3.hb_ev_SW_interrupt                                     0
cpu3.idlecount                                              21799980
cpu3.instcount                                              0
cpu3.invalid_translation_bytes                              0
cpu3.iocount                                                0
cpu3.metadata_bytes                                         0
cpu3.other_exceptions                                       39235
cpu3.plain_invalidations                                    0
cpu3.range_invalidations                                    0
cpu3.read_mmios                                             0
cpu3.read_pios                                              0
cpu3.segv_exceptions                                        901
cpu3.timer.bpred_used                                       0
cpu3.timer.btb.lookup                                       0
cpu3.timer.btb.miss                                         0
cpu3.timer.btb.pseudohit                                    0
cpu3.timer.btb.update                                       0
cpu3.timer.call_count                                       0
cpu3.timer.call_miss                                        0
cpu3.timer.commit_insn                                      0
cpu3.timer.cond_count                                       0
cpu3.timer.cond_miss                                        0
cpu3.timer.cycles                                           0
cpu3.timer.dcache.data_invalidation                         0
cpu3.timer.dcache.inclusion_invalidation                    0
cpu3.timer.dcache.l2cache.bus.bw                            21043
cpu3.timer.dcache.l2cache.bus.main.access                   8964
cpu3.timer.dcache.l2cache.bus.main.read                     8963
cpu3.timer.dcache.l2cache.bus.main.write                    1
cpu3.timer.dcache.l2cache.bus.read                          10109
cpu3.timer.dcache.l2cache.bus.readx                         956
cpu3.timer.dcache.l2cache.bus.snoop_read                    2375
cpu3.timer.dcache.l2cache.bus.snoop_readx                   246
cpu3.timer.dcache.l2cache.bus.update                        11066
cpu3.timer.dcache.l2cache.bus.wait_time_read                396600
cpu3.timer.dcache.l2cache.bus.wait_time_write               25
cpu3.timer.dcache.l2cache.bus.write                         1
cpu3.timer.dcache.l2cache.data_invalidation                 0
cpu3.timer.dcache.l2cache.inclusion_invalidation            0
cpu3.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu3.timer.dcache.l2cache.lookup_INVALID                    0
cpu3.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu3.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu3.timer.dcache.l2cache.lookup_OWNER                      0
cpu3.timer.dcache.l2cache.lookup_SHARED                     0
cpu3.timer.dcache.l2cache.read                              0
cpu3.timer.dcache.l2cache.read_half_miss                    0
cpu3.timer.dcache.l2cache.read_miss                         0
cpu3.timer.dcache.l2cache.snoop                             11066
cpu3.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu3.timer.dcache.l2cache.update_INVALID                    0
cpu3.timer.dcache.l2cache.update_MODIFIED                   0
cpu3.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu3.timer.dcache.l2cache.update_OWNER                      0
cpu3.timer.dcache.l2cache.update_SHARED                     0
cpu3.timer.dcache.l2cache.write                             0
cpu3.timer.dcache.l2cache.write_half_miss                   0
cpu3.timer.dcache.l2cache.write_miss                        0
cpu3.timer.dcache.l2cache.writeback                         0
cpu3.timer.dcache.lookup_EXCLUSIVE                          0
cpu3.timer.dcache.lookup_INVALID                            0
cpu3.timer.dcache.lookup_MODIFIED                           0
cpu3.timer.dcache.lookup_NOT_FOUND                          0
cpu3.timer.dcache.lookup_OWNER                              0
cpu3.timer.dcache.lookup_SHARED                             0
cpu3.timer.dcache.read                                      0
cpu3.timer.dcache.read_half_miss                            0
cpu3.timer.dcache.read_miss                                 0
cpu3.timer.dcache.snoop                                     0
cpu3.timer.dcache.update_EXCLUSIVE                          0
cpu3.timer.dcache.update_INVALID                            0
cpu3.timer.dcache.update_MODIFIED                           0
cpu3.timer.dcache.update_NOT_FOUND                          0
cpu3.timer.dcache.update_OWNER                              0
cpu3.timer.dcache.update_SHARED                             0
cpu3.timer.dcache.write                                     0
cpu3.timer.dcache.write_half_miss                           0
cpu3.timer.dcache.write_miss                                0
cpu3.timer.dcache.writeback                                 0
cpu3.timer.dtlb.data_invalidation                           0
cpu3.timer.dtlb.inclusion_invalidation                      0
cpu3.timer.dtlb.l2tlb.data_invalidation                     0
cpu3.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu3.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu3.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu3.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu3.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu3.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu3.timer.dtlb.l2tlb.read                                  0
cpu3.timer.dtlb.l2tlb.read_half_miss                        0
cpu3.timer.dtlb.l2tlb.read_miss                             0
cpu3.timer.dtlb.l2tlb.snoop                                 800
cpu3.timer.dtlb.l2tlb.tlb_bus.bw                            925
cpu3.timer.dtlb.l2tlb.tlb_bus.main.access                   8964
cpu3.timer.dtlb.l2tlb.tlb_bus.main.read                     8963
cpu3.timer.dtlb.l2tlb.tlb_bus.main.write                    1
cpu3.timer.dtlb.l2tlb.tlb_bus.read                          800
cpu3.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_read                    281
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.dtlb.l2tlb.tlb_bus.update                        800
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_read                23275
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu3.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.dtlb.l2tlb.update_INVALID                        0
cpu3.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu3.timer.dtlb.l2tlb.update_OWNER                          0
cpu3.timer.dtlb.l2tlb.update_SHARED                         0
cpu3.timer.dtlb.l2tlb.write                                 0
cpu3.timer.dtlb.l2tlb.write_half_miss                       0
cpu3.timer.dtlb.l2tlb.write_miss                            0
cpu3.timer.dtlb.l2tlb.writeback                             0
cpu3.timer.dtlb.lookup_EXCLUSIVE                            0
cpu3.timer.dtlb.lookup_INVALID                              0
cpu3.timer.dtlb.lookup_MODIFIED                             0
cpu3.timer.dtlb.lookup_NOT_FOUND                            0
cpu3.timer.dtlb.lookup_OWNER                                0
cpu3.timer.dtlb.lookup_SHARED                               0
cpu3.timer.dtlb.read                                        0
cpu3.timer.dtlb.read_half_miss                              0
cpu3.timer.dtlb.read_miss                                   0
cpu3.timer.dtlb.snoop                                       0
cpu3.timer.dtlb.update_EXCLUSIVE                            0
cpu3.timer.dtlb.update_INVALID                              0
cpu3.timer.dtlb.update_MODIFIED                             0
cpu3.timer.dtlb.update_NOT_FOUND                            0
cpu3.timer.dtlb.update_OWNER                                0
cpu3.timer.dtlb.update_SHARED                               0
cpu3.timer.dtlb.write                                       0
cpu3.timer.dtlb.write_half_miss                             0
cpu3.timer.dtlb.write_miss                                  0
cpu3.timer.dtlb.writeback                                   0
cpu3.timer.fetch_insn                                       0
cpu3.timer.ftq_full                                         0
cpu3.timer.icache.data_invalidation                         0
cpu3.timer.icache.inclusion_invalidation                    0
cpu3.timer.icache.l2cache.bus.bw                            21043
cpu3.timer.icache.l2cache.bus.main.access                   8964
cpu3.timer.icache.l2cache.bus.main.read                     8963
cpu3.timer.icache.l2cache.bus.main.write                    1
cpu3.timer.icache.l2cache.bus.read                          10109
cpu3.timer.icache.l2cache.bus.readx                         956
cpu3.timer.icache.l2cache.bus.snoop_read                    2375
cpu3.timer.icache.l2cache.bus.snoop_readx                   246
cpu3.timer.icache.l2cache.bus.update                        11066
cpu3.timer.icache.l2cache.bus.wait_time_read                396600
cpu3.timer.icache.l2cache.bus.wait_time_write               25
cpu3.timer.icache.l2cache.bus.write                         1
cpu3.timer.icache.l2cache.data_invalidation                 0
cpu3.timer.icache.l2cache.inclusion_invalidation            0
cpu3.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu3.timer.icache.l2cache.lookup_INVALID                    0
cpu3.timer.icache.l2cache.lookup_MODIFIED                   0
cpu3.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu3.timer.icache.l2cache.lookup_OWNER                      0
cpu3.timer.icache.l2cache.lookup_SHARED                     0
cpu3.timer.icache.l2cache.read                              0
cpu3.timer.icache.l2cache.read_half_miss                    0
cpu3.timer.icache.l2cache.read_miss                         0
cpu3.timer.icache.l2cache.snoop                             11066
cpu3.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu3.timer.icache.l2cache.update_INVALID                    0
cpu3.timer.icache.l2cache.update_MODIFIED                   0
cpu3.timer.icache.l2cache.update_NOT_FOUND                  0
cpu3.timer.icache.l2cache.update_OWNER                      0
cpu3.timer.icache.l2cache.update_SHARED                     0
cpu3.timer.icache.l2cache.write                             0
cpu3.timer.icache.l2cache.write_half_miss                   0
cpu3.timer.icache.l2cache.write_miss                        0
cpu3.timer.icache.l2cache.writeback                         0
cpu3.timer.icache.lookup_EXCLUSIVE                          0
cpu3.timer.icache.lookup_INVALID                            0
cpu3.timer.icache.lookup_MODIFIED                           0
cpu3.timer.icache.lookup_NOT_FOUND                          0
cpu3.timer.icache.lookup_OWNER                              0
cpu3.timer.icache.lookup_SHARED                             0
cpu3.timer.icache.read                                      0
cpu3.timer.icache.read_half_miss                            0
cpu3.timer.icache.read_miss                                 0
cpu3.timer.icache.snoop                                     0
cpu3.timer.icache.update_EXCLUSIVE                          0
cpu3.timer.icache.update_INVALID                            0
cpu3.timer.icache.update_MODIFIED                           0
cpu3.timer.icache.update_NOT_FOUND                          0
cpu3.timer.icache.update_OWNER                              0
cpu3.timer.icache.update_SHARED                             0
cpu3.timer.icache.write                                     0
cpu3.timer.icache.write_half_miss                           0
cpu3.timer.icache.write_miss                                0
cpu3.timer.icache.writeback                                 0
cpu3.timer.instructions                                     0
cpu3.timer.itlb.data_invalidation                           0
cpu3.timer.itlb.inclusion_invalidation                      0
cpu3.timer.itlb.l2tlb.data_invalidation                     0
cpu3.timer.itlb.l2tlb.inclusion_invalidation                0
cpu3.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu3.timer.itlb.l2tlb.lookup_INVALID                        0
cpu3.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu3.timer.itlb.l2tlb.lookup_OWNER                          0
cpu3.timer.itlb.l2tlb.lookup_SHARED                         0
cpu3.timer.itlb.l2tlb.read                                  0
cpu3.timer.itlb.l2tlb.read_half_miss                        0
cpu3.timer.itlb.l2tlb.read_miss                             0
cpu3.timer.itlb.l2tlb.snoop                                 800
cpu3.timer.itlb.l2tlb.tlb_bus.bw                            925
cpu3.timer.itlb.l2tlb.tlb_bus.main.access                   8964
cpu3.timer.itlb.l2tlb.tlb_bus.main.read                     8963
cpu3.timer.itlb.l2tlb.tlb_bus.main.write                    1
cpu3.timer.itlb.l2tlb.tlb_bus.read                          800
cpu3.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_read                    281
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.itlb.l2tlb.tlb_bus.update                        800
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_read                23275
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.itlb.l2tlb.tlb_bus.write                         0
cpu3.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.itlb.l2tlb.update_INVALID                        0
cpu3.timer.itlb.l2tlb.update_MODIFIED                       0
cpu3.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu3.timer.itlb.l2tlb.update_OWNER                          0
cpu3.timer.itlb.l2tlb.update_SHARED                         0
cpu3.timer.itlb.l2tlb.write                                 0
cpu3.timer.itlb.l2tlb.write_half_miss                       0
cpu3.timer.itlb.l2tlb.write_miss                            0
cpu3.timer.itlb.l2tlb.writeback                             0
cpu3.timer.itlb.lookup_EXCLUSIVE                            0
cpu3.timer.itlb.lookup_INVALID                              0
cpu3.timer.itlb.lookup_MODIFIED                             0
cpu3.timer.itlb.lookup_NOT_FOUND                            0
cpu3.timer.itlb.lookup_OWNER                                0
cpu3.timer.itlb.lookup_SHARED                               0
cpu3.timer.itlb.read                                        0
cpu3.timer.itlb.read_half_miss                              0
cpu3.timer.itlb.read_miss                                   0
cpu3.timer.itlb.snoop                                       0
cpu3.timer.itlb.update_EXCLUSIVE                            0
cpu3.timer.itlb.update_INVALID                              0
cpu3.timer.itlb.update_MODIFIED                             0
cpu3.timer.itlb.update_NOT_FOUND                            0
cpu3.timer.itlb.update_OWNER                                0
cpu3.timer.itlb.update_SHARED                               0
cpu3.timer.itlb.write                                       0
cpu3.timer.itlb.write_half_miss                             0
cpu3.timer.itlb.write_miss                                  0
cpu3.timer.itlb.writeback                                   0
cpu3.timer.non_branches                                     0
cpu3.timer.non_branches_miss                                0
cpu3.timer.prefetch_count                                   0
cpu3.timer.ret_count                                        0
cpu3.timer.ret_miss                                         0
cpu3.timer.twolev.lookup                                    0
cpu3.timer.twolev.misses                                    0
cpu3.timer.twolev.reset                                     0
cpu3.timer.twolev.update                                    0
cpu3.timer.uncond_count                                     0
cpu3.timer.uncond_miss                                      0
cpu3.timer.window_full                                      0
cpu3.trace_cache_size                                       0
cpu3.valid_translation_bytes                                0
cpu3.write_mmios                                            0
cpu3.write_pios                                             0
cycles                                                      21799980
cycles_per_usec                                             3000
disk0.timer.bytes_read                                      8192
disk0.timer.bytes_written                                   0
disk0.timer.num_reads                                       2
disk0.timer.num_writes                                      0
disk0.timer.tot_rdelay                                      6
disk0.timer.tot_wdelay                                      0
disk1.timer.bytes_read                                      0
disk1.timer.bytes_written                                   0
disk1.timer.num_reads                                       0
disk1.timer.num_writes                                      0
disk1.timer.tot_rdelay                                      0
disk1.timer.tot_wdelay                                      0
disk2.timer.bytes_read                                      0
disk2.timer.bytes_written                                   0
disk2.timer.num_reads                                       0
disk2.timer.num_writes                                      0
disk2.timer.tot_rdelay                                      0
disk2.timer.tot_wdelay                                      0
disk3.timer.bytes_read                                      0
disk3.timer.bytes_written                                   0
disk3.timer.num_reads                                       0
disk3.timer.num_writes                                      0
disk3.timer.tot_rdelay                                      0
disk3.timer.tot_wdelay                                      0
nFullWarming                                                19998
nFunctional                                                 6866664
nSimpleWarming                                              0
nSimulation                                                 379998
nanos                                                       7266660
nic20.timer.bytes_read                                      0
nic20.timer.bytes_written                                   0
nic20.timer.pack_read                                       0
nic20.timer.pack_written                                    0
nic20.timer.tot_rdelay                                      0
nic20.timer.tot_wdelay                                      0
cpu0.timer.btb.miss_rate                                    0.412389
cpu0.timer.call_miss_rate                                   0.233454
cpu0.timer.cond_miss_rate                                   0.26063
cpu0.timer.dcache.l2cache.bus.av_bw                         1.90159
cpu0.timer.dcache.l2cache.bus.av_wait_time_read             39.2324
cpu0.timer.dcache.l2cache.bus.av_wait_time_readx            414.854
cpu0.timer.dcache.l2cache.bus.av_wait_time_write            25
cpu0.timer.dcache.l2cache.read_miss_rate                    0.664424
cpu0.timer.dcache.l2cache.write_miss_rate                   0.0237457
cpu0.timer.dcache.read_miss_rate                            0.0685226
cpu0.timer.dcache.write_miss_rate                           0.0545562
cpu0.timer.dtlb.l2tlb.read_miss_rate                        0.459484
cpu0.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu0.timer.dtlb.l2tlb.write_miss_rate                       nan
cpu0.timer.dtlb.read_miss_rate                              0.0155114
cpu0.timer.dtlb.write_miss_rate                             nan
cpu0.timer.fetch_ipc                                        0.179277
cpu0.timer.ftq_full_rate                                    0.965247
cpu0.timer.icache.l2cache.bus.av_bw                         1.90159
cpu0.timer.icache.l2cache.bus.av_wait_time_read             39.2324
cpu0.timer.icache.l2cache.bus.av_wait_time_readx            414.854
cpu0.timer.icache.l2cache.bus.av_wait_time_write            25
cpu0.timer.icache.l2cache.read_miss_rate                    0.664424
cpu0.timer.icache.l2cache.write_miss_rate                   0.0237457
cpu0.timer.icache.read_miss_rate                            0.0736633
cpu0.timer.icache.write_miss_rate                           nan
cpu0.timer.ipc                                              0.113876
cpu0.timer.itlb.l2tlb.read_miss_rate                        0.459484
cpu0.timer.itlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu0.timer.itlb.l2tlb.write_miss_rate                       nan
cpu0.timer.itlb.read_miss_rate                              0.00487409
cpu0.timer.itlb.write_miss_rate                             nan
cpu0.timer.ret_miss_rate                                    0.0589951
cpu0.timer.twolev.miss_rate                                 0.0824275
cpu0.timer.uncond_miss_rate                                 0.248756
cpu0.timer.window_full_rate                                 0.0227523
cpu1.timer.btb.miss_rate                                    0.221197
cpu1.timer.call_miss_rate                                   0.0763133
cpu1.timer.cond_miss_rate                                   0.0609037
cpu1.timer.dcache.l2cache.bus.av_bw                         1.90159
cpu1.timer.dcache.l2cache.bus.av_wait_time_read             39.2324
cpu1.timer.dcache.l2cache.bus.av_wait_time_readx            414.854
cpu1.timer.dcache.l2cache.bus.av_wait_time_write            25
cpu1.timer.dcache.l2cache.read_miss_rate                    0.548446
cpu1.timer.dcache.l2cache.write_miss_rate                   0.0101997
cpu1.timer.dcache.read_miss_rate                            0.0171712
cpu1.timer.dcache.write_miss_rate                           0.0509268
cpu1.timer.dtlb.l2tlb.read_miss_rate                        0.300211
cpu1.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu1.timer.dtlb.l2tlb.write_miss_rate                       nan
cpu1.timer.dtlb.read_miss_rate                              0.00495233
cpu1.timer.dtlb.write_miss_rate                             nan
cpu1.timer.fetch_ipc                                        0.308234
cpu1.timer.ftq_full_rate                                    0.942062
cpu1.timer.icache.l2cache.bus.av_bw                         1.90159
cpu1.timer.icache.l2cache.bus.av_wait_time_read             39.2324
cpu1.timer.icache.l2cache.bus.av_wait_time_readx            414.854
cpu1.timer.icache.l2cache.bus.av_wait_time_write            25
cpu1.timer.icache.l2cache.read_miss_rate                    0.548446
cpu1.timer.icache.l2cache.write_miss_rate                   0.0101997
cpu1.timer.icache.read_miss_rate                            0.0410225
cpu1.timer.icache.write_miss_rate                           nan
cpu1.timer.ipc                                              0.258044
cpu1.timer.itlb.l2tlb.read_miss_rate                        0.300211
cpu1.timer.itlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu1.timer.itlb.l2tlb.write_miss_rate                       nan
cpu1.timer.itlb.read_miss_rate                              0.00272403
cpu1.timer.itlb.write_miss_rate                             nan
cpu1.timer.ret_miss_rate                                    0.00551743
cpu1.timer.twolev.miss_rate                                 0.154312
cpu1.timer.uncond_miss_rate                                 0.042718
cpu1.timer.window_full_rate                                 0.0115291
cpu2.timer.btb.miss_rate                                    nan
cpu2.timer.call_miss_rate                                   nan
cpu2.timer.cond_miss_rate                                   nan
cpu2.timer.dcache.l2cache.bus.av_bw                         1.90159
cpu2.timer.dcache.l2cache.bus.av_wait_time_read             39.2324
cpu2.timer.dcache.l2cache.bus.av_wait_time_readx            414.854
cpu2.timer.dcache.l2cache.bus.av_wait_time_write            25
cpu2.timer.dcache.l2cache.read_miss_rate                    nan
cpu2.timer.dcache.l2cache.write_miss_rate                   nan
cpu2.timer.dcache.read_miss_rate                            nan
cpu2.timer.dcache.write_miss_rate                           nan
cpu2.timer.dtlb.l2tlb.read_miss_rate                        nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu2.timer.dtlb.l2tlb.write_miss_rate                       nan
cpu2.timer.dtlb.read_miss_rate                              nan
cpu2.timer.dtlb.write_miss_rate                             nan
cpu2.timer.fetch_ipc                                        nan
cpu2.timer.ftq_full_rate                                    nan
cpu2.timer.icache.l2cache.bus.av_bw                         1.90159
cpu2.timer.icache.l2cache.bus.av_wait_time_read             39.2324
cpu2.timer.icache.l2cache.bus.av_wait_time_readx            414.854
cpu2.timer.icache.l2cache.bus.av_wait_time_write            25
cpu2.timer.icache.l2cache.read_miss_rate                    nan
cpu2.timer.icache.l2cache.write_miss_rate                   nan
cpu2.timer.icache.read_miss_rate                            nan
cpu2.timer.icache.write_miss_rate                           nan
cpu2.timer.ipc                                              nan
cpu2.timer.itlb.l2tlb.read_miss_rate                        nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu2.timer.itlb.l2tlb.write_miss_rate                       nan
cpu2.timer.itlb.read_miss_rate                              nan
cpu2.timer.itlb.write_miss_rate                             nan
cpu2.timer.ret_miss_rate                                    nan
cpu2.timer.twolev.miss_rate                                 nan
cpu2.timer.uncond_miss_rate                                 nan
cpu2.timer.window_full_rate                                 nan
cpu3.timer.btb.miss_rate                                    nan
cpu3.timer.call_miss_rate                                   nan
cpu3.timer.cond_miss_rate                                   nan
cpu3.timer.dcache.l2cache.bus.av_bw                         1.90159
cpu3.timer.dcache.l2cache.bus.av_wait_time_read             39.2324
cpu3.timer.dcache.l2cache.bus.av_wait_time_readx            414.854
cpu3.timer.dcache.l2cache.bus.av_wait_time_write            25
cpu3.timer.dcache.l2cache.read_miss_rate                    nan
cpu3.timer.dcache.l2cache.write_miss_rate                   nan
cpu3.timer.dcache.read_miss_rate                            nan
cpu3.timer.dcache.write_miss_rate                           nan
cpu3.timer.dtlb.l2tlb.read_miss_rate                        nan
cpu3.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu3.timer.dtlb.l2tlb.write_miss_rate                       nan
cpu3.timer.dtlb.read_miss_rate                              nan
cpu3.timer.dtlb.write_miss_rate                             nan
cpu3.timer.fetch_ipc                                        nan
cpu3.timer.ftq_full_rate                                    nan
cpu3.timer.icache.l2cache.bus.av_bw                         1.90159
cpu3.timer.icache.l2cache.bus.av_wait_time_read             39.2324
cpu3.timer.icache.l2cache.bus.av_wait_time_readx            414.854
cpu3.timer.icache.l2cache.bus.av_wait_time_write            25
cpu3.timer.icache.l2cache.read_miss_rate                    nan
cpu3.timer.icache.l2cache.write_miss_rate                   nan
cpu3.timer.icache.read_miss_rate                            nan
cpu3.timer.icache.write_miss_rate                           nan
cpu3.timer.ipc                                              nan
cpu3.timer.itlb.l2tlb.read_miss_rate                        nan
cpu3.timer.itlb.l2tlb.tlb_bus.av_bw                         1.15625
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.0938
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            nan
cpu3.timer.itlb.l2tlb.write_miss_rate                       nan
cpu3.timer.itlb.read_miss_rate                              nan
cpu3.timer.itlb.write_miss_rate                             nan
cpu3.timer.ret_miss_rate                                    nan
cpu3.timer.twolev.miss_rate                                 nan
cpu3.timer.uncond_miss_rate                                 nan
cpu3.timer.window_full_rate                                 nan
END__DATA
