// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s_HH_
#define _dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.h"

namespace ap_rtl {

struct dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s : public sc_module {
    // Port declarations 112
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_16_V_din;
    sc_in< sc_logic > res_stream_V_data_16_V_full_n;
    sc_out< sc_logic > res_stream_V_data_16_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_17_V_din;
    sc_in< sc_logic > res_stream_V_data_17_V_full_n;
    sc_out< sc_logic > res_stream_V_data_17_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_18_V_din;
    sc_in< sc_logic > res_stream_V_data_18_V_full_n;
    sc_out< sc_logic > res_stream_V_data_18_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_19_V_din;
    sc_in< sc_logic > res_stream_V_data_19_V_full_n;
    sc_out< sc_logic > res_stream_V_data_19_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_20_V_din;
    sc_in< sc_logic > res_stream_V_data_20_V_full_n;
    sc_out< sc_logic > res_stream_V_data_20_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_21_V_din;
    sc_in< sc_logic > res_stream_V_data_21_V_full_n;
    sc_out< sc_logic > res_stream_V_data_21_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_22_V_din;
    sc_in< sc_logic > res_stream_V_data_22_V_full_n;
    sc_out< sc_logic > res_stream_V_data_22_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_23_V_din;
    sc_in< sc_logic > res_stream_V_data_23_V_full_n;
    sc_out< sc_logic > res_stream_V_data_23_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_24_V_din;
    sc_in< sc_logic > res_stream_V_data_24_V_full_n;
    sc_out< sc_logic > res_stream_V_data_24_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_25_V_din;
    sc_in< sc_logic > res_stream_V_data_25_V_full_n;
    sc_out< sc_logic > res_stream_V_data_25_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_26_V_din;
    sc_in< sc_logic > res_stream_V_data_26_V_full_n;
    sc_out< sc_logic > res_stream_V_data_26_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_27_V_din;
    sc_in< sc_logic > res_stream_V_data_27_V_full_n;
    sc_out< sc_logic > res_stream_V_data_27_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_28_V_din;
    sc_in< sc_logic > res_stream_V_data_28_V_full_n;
    sc_out< sc_logic > res_stream_V_data_28_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_29_V_din;
    sc_in< sc_logic > res_stream_V_data_29_V_full_n;
    sc_out< sc_logic > res_stream_V_data_29_V_write;


    // Module declarations
    dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s);

    ~dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s* grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_29_V_blk_n;
    sc_signal< sc_lv<5> > i_in_0_reg_508;
    sc_signal< sc_lv<1> > icmp_ln36_fu_587_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op185;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_in_fu_593_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > trunc_ln203_fu_599_p1;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1708;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > tmp_data_0_V18_reg_2032;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > tmp_data_1_V18_reg_2037;
    sc_signal< sc_lv<16> > tmp_data_2_V18_reg_2042;
    sc_signal< sc_lv<16> > tmp_data_3_V18_reg_2047;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_2052;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_2057;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_2062;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_2067;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_2072;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_2077;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_2082;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_2087;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_2092;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_2097;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_2102;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_2107;
    sc_signal< sc_lv<16> > tmp_data_16_V_reg_2112;
    sc_signal< sc_lv<16> > tmp_data_17_V_reg_2117;
    sc_signal< sc_lv<16> > tmp_data_18_V_reg_2122;
    sc_signal< sc_lv<16> > tmp_data_19_V_reg_2127;
    sc_signal< sc_lv<16> > tmp_data_20_V_reg_2132;
    sc_signal< sc_lv<16> > tmp_data_21_V_reg_2137;
    sc_signal< sc_lv<16> > tmp_data_22_V_reg_2142;
    sc_signal< sc_lv<16> > tmp_data_23_V_reg_2147;
    sc_signal< sc_lv<16> > tmp_data_24_V_reg_2152;
    sc_signal< sc_lv<16> > tmp_data_25_V_reg_2157;
    sc_signal< sc_lv<16> > tmp_data_26_V_reg_2162;
    sc_signal< sc_lv<16> > tmp_data_27_V_reg_2167;
    sc_signal< sc_lv<16> > tmp_data_28_V_reg_2172;
    sc_signal< sc_lv<16> > tmp_data_29_V_reg_2177;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519_ap_return_29;
    sc_signal< sc_lv<16> > tmp_data_0_V_fu_146;
    sc_signal< sc_lv<16> > tmp_data_1_V_fu_150;
    sc_signal< sc_lv<16> > tmp_data_2_V_fu_154;
    sc_signal< sc_lv<16> > tmp_data_3_V_fu_158;
    sc_signal< sc_lv<16> > tmp_data_0_V_3_fu_162;
    sc_signal< sc_lv<16> > tmp_data_1_V_3_fu_166;
    sc_signal< sc_lv<16> > tmp_data_2_V_3_fu_170;
    sc_signal< sc_lv<16> > tmp_data_3_V_3_fu_174;
    sc_signal< sc_lv<16> > tmp_data_0_V_4_fu_178;
    sc_signal< sc_lv<16> > tmp_data_1_V_4_fu_182;
    sc_signal< sc_lv<16> > tmp_data_2_V_4_fu_186;
    sc_signal< sc_lv<16> > tmp_data_3_V_4_fu_190;
    sc_signal< sc_lv<16> > tmp_data_0_V_5_fu_194;
    sc_signal< sc_lv<16> > tmp_data_1_V_5_fu_198;
    sc_signal< sc_lv<16> > tmp_data_2_V_5_fu_202;
    sc_signal< sc_lv<16> > tmp_data_3_V_5_fu_206;
    sc_signal< sc_lv<16> > tmp_data_0_V_6_fu_210;
    sc_signal< sc_lv<16> > tmp_data_1_V_6_fu_214;
    sc_signal< sc_lv<16> > tmp_data_2_V_6_fu_218;
    sc_signal< sc_lv<16> > tmp_data_3_V_6_fu_222;
    sc_signal< sc_lv<16> > tmp_data_0_V_7_fu_226;
    sc_signal< sc_lv<16> > tmp_data_1_V_7_fu_230;
    sc_signal< sc_lv<16> > tmp_data_2_V_7_fu_234;
    sc_signal< sc_lv<16> > tmp_data_3_V_7_fu_238;
    sc_signal< sc_lv<16> > tmp_data_0_V_8_fu_242;
    sc_signal< sc_lv<16> > tmp_data_1_V_8_fu_246;
    sc_signal< sc_lv<16> > tmp_data_2_V_8_fu_250;
    sc_signal< sc_lv<16> > tmp_data_3_V_8_fu_254;
    sc_signal< sc_lv<16> > tmp_data_0_V_9_fu_258;
    sc_signal< sc_lv<16> > tmp_data_1_V_9_fu_262;
    sc_signal< sc_lv<16> > tmp_data_2_V_9_fu_266;
    sc_signal< sc_lv<16> > tmp_data_3_V_9_fu_270;
    sc_signal< sc_lv<16> > tmp_data_0_V_10_fu_274;
    sc_signal< sc_lv<16> > tmp_data_1_V_10_fu_278;
    sc_signal< sc_lv<16> > tmp_data_2_V_10_fu_282;
    sc_signal< sc_lv<16> > tmp_data_3_V_10_fu_286;
    sc_signal< sc_lv<16> > tmp_data_0_V_11_fu_290;
    sc_signal< sc_lv<16> > tmp_data_1_V_11_fu_294;
    sc_signal< sc_lv<16> > tmp_data_2_V_11_fu_298;
    sc_signal< sc_lv<16> > tmp_data_3_V_11_fu_302;
    sc_signal< sc_lv<16> > tmp_data_0_V_12_fu_306;
    sc_signal< sc_lv<16> > tmp_data_1_V_12_fu_310;
    sc_signal< sc_lv<16> > tmp_data_2_V_12_fu_314;
    sc_signal< sc_lv<16> > tmp_data_3_V_12_fu_318;
    sc_signal< sc_lv<16> > tmp_data_0_V_13_fu_322;
    sc_signal< sc_lv<16> > tmp_data_1_V_13_fu_326;
    sc_signal< sc_lv<16> > tmp_data_2_V_13_fu_330;
    sc_signal< sc_lv<16> > tmp_data_3_V_13_fu_334;
    sc_signal< sc_lv<16> > tmp_data_0_V_14_fu_338;
    sc_signal< sc_lv<16> > tmp_data_1_V_14_fu_342;
    sc_signal< sc_lv<16> > tmp_data_2_V_14_fu_346;
    sc_signal< sc_lv<16> > tmp_data_3_V_14_fu_350;
    sc_signal< sc_lv<16> > tmp_data_0_V_15_fu_354;
    sc_signal< sc_lv<16> > tmp_data_1_V_15_fu_358;
    sc_signal< sc_lv<16> > tmp_data_2_V_15_fu_362;
    sc_signal< sc_lv<16> > tmp_data_3_V_15_fu_366;
    sc_signal< sc_lv<16> > tmp_data_0_V_16_fu_370;
    sc_signal< sc_lv<16> > tmp_data_1_V_16_fu_374;
    sc_signal< sc_lv<16> > tmp_data_2_V_16_fu_378;
    sc_signal< sc_lv<16> > tmp_data_3_V_16_fu_382;
    sc_signal< sc_lv<16> > tmp_data_0_V_17_fu_386;
    sc_signal< sc_lv<16> > tmp_data_1_V_17_fu_390;
    sc_signal< sc_lv<16> > tmp_data_2_V_17_fu_394;
    sc_signal< sc_lv<16> > tmp_data_3_V_17_fu_398;
    sc_signal< sc_logic > io_acc_block_signal_op361;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_i_in_fu_593_p2();
    void thread_icmp_ln36_fu_587_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op185();
    void thread_io_acc_block_signal_op361();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_16_V_blk_n();
    void thread_res_stream_V_data_16_V_din();
    void thread_res_stream_V_data_16_V_write();
    void thread_res_stream_V_data_17_V_blk_n();
    void thread_res_stream_V_data_17_V_din();
    void thread_res_stream_V_data_17_V_write();
    void thread_res_stream_V_data_18_V_blk_n();
    void thread_res_stream_V_data_18_V_din();
    void thread_res_stream_V_data_18_V_write();
    void thread_res_stream_V_data_19_V_blk_n();
    void thread_res_stream_V_data_19_V_din();
    void thread_res_stream_V_data_19_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_20_V_blk_n();
    void thread_res_stream_V_data_20_V_din();
    void thread_res_stream_V_data_20_V_write();
    void thread_res_stream_V_data_21_V_blk_n();
    void thread_res_stream_V_data_21_V_din();
    void thread_res_stream_V_data_21_V_write();
    void thread_res_stream_V_data_22_V_blk_n();
    void thread_res_stream_V_data_22_V_din();
    void thread_res_stream_V_data_22_V_write();
    void thread_res_stream_V_data_23_V_blk_n();
    void thread_res_stream_V_data_23_V_din();
    void thread_res_stream_V_data_23_V_write();
    void thread_res_stream_V_data_24_V_blk_n();
    void thread_res_stream_V_data_24_V_din();
    void thread_res_stream_V_data_24_V_write();
    void thread_res_stream_V_data_25_V_blk_n();
    void thread_res_stream_V_data_25_V_din();
    void thread_res_stream_V_data_25_V_write();
    void thread_res_stream_V_data_26_V_blk_n();
    void thread_res_stream_V_data_26_V_din();
    void thread_res_stream_V_data_26_V_write();
    void thread_res_stream_V_data_27_V_blk_n();
    void thread_res_stream_V_data_27_V_din();
    void thread_res_stream_V_data_27_V_write();
    void thread_res_stream_V_data_28_V_blk_n();
    void thread_res_stream_V_data_28_V_din();
    void thread_res_stream_V_data_28_V_write();
    void thread_res_stream_V_data_29_V_blk_n();
    void thread_res_stream_V_data_29_V_din();
    void thread_res_stream_V_data_29_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln203_fu_599_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
