Arithmetic/logical shift register with pipeline