<module name="GPIO0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPIO_PID" acronym="GPIO_PID" offset="0x0" width="32" description="GPIO Periperal ID Register Updated Reset Value of GPIO_PID[15-11] RTL Bitfield">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Current scheme" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x483" description="Function code assigned to TCP3" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x5" description="RTL Version R code" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision X code" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version code" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x5" description="Minor revision Y code" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_PCR" acronym="GPIO_PCR" offset="0x4" width="32" description="Peripheral Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Used in conjunction with FREE bit to determine the emulation suspend mode" range="" rwaccess="R"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x1" description="For GPIO, the FREE bit is fixed at 1, which means GPIO runs free in emulation suspend" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_BINTEN" acronym="GPIO_BINTEN" offset="0x8" width="32" description="Bit Interrupt Enable Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="EN" width="16" begin="15" end="0" resetval="0x0" description="Per bank interrupt enable 0h = disable, 1h = enable" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR01" acronym="GPIO_DIR01" offset="0x10" width="32" description="Direction Register Refer to for more information about banks and I/O pins.">
    <bitfield id="DIR1" width="16" begin="31" end="16" resetval="0xFFFF" description="Direction of GPIO bank 1 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
    <bitfield id="DIR0" width="16" begin="15" end="0" resetval="0xFFFF" description="Direction of GPIO bank 0 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA01" acronym="GPIO_OUT_DATA01" offset="0x14" width="32" description="Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="OUT1" width="16" begin="31" end="16" resetval="0x0" description="Output drive state of GPIO bank 1 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
    <bitfield id="OUT0" width="16" begin="15" end="0" resetval="0x0" description="Output drive state of GPIO bank 0 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA01" acronym="GPIO_SET_DATA01" offset="0x18" width="32" description="Set Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SET1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 1 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
    <bitfield id="SET0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 0 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_DATA01" acronym="GPIO_CLR_DATA01" offset="0x1C" width="32" description="Clear Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLR1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
    <bitfield id="CLR0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_IN_DATA01" acronym="GPIO_IN_DATA01" offset="0x20" width="32" description="Bank Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="IN1" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 1 bits" range="" rwaccess="R"/>
    <bitfield id="IN0" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 0 bits" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG01" acronym="GPIO_SET_RIS_TRIG01" offset="0x24" width="32" description="Set Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETRIS1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 1 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETRIS0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 0 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG01" acronym="GPIO_CLR_RIS_TRIG01" offset="0x28" width="32" description="Clear Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRRIS1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 1 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRRIS0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 0 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG01" acronym="GPIO_SET_FAL_TRIG01" offset="0x2C" width="32" description="Set Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETFAL1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 1 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETFAL0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 0 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG01" acronym="GPIO_CLR_FAL_TRIG01" offset="0x30" width="32" description="Clear Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRFAL1" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 1 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRFAL0" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 0 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_INTSTAT01" acronym="GPIO_INTSTAT01" offset="0x34" width="32" description="Bank Interrupt Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="STAT1" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 0 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
    <bitfield id="STAT0" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 0 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_DIR23" acronym="GPIO_DIR23" offset="0x38" width="32" description="Direction Register Refer to for more information about banks and I/O pins.">
    <bitfield id="DIR3" width="16" begin="31" end="16" resetval="0xFFFF" description="Direction of GPIO bank 3 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
    <bitfield id="DIR2" width="16" begin="15" end="0" resetval="0xFFFF" description="Direction of GPIO bank 2 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA23" acronym="GPIO_OUT_DATA23" offset="0x3C" width="32" description="Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="OUT3" width="16" begin="31" end="16" resetval="0x0" description="Output drive state of GPIO bank 3 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
    <bitfield id="OUT2" width="16" begin="15" end="0" resetval="0x0" description="Output drive state of GPIO bank 2 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA23" acronym="GPIO_SET_DATA23" offset="0x40" width="32" description="Set Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SET3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 3 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
    <bitfield id="SET2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 2 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_DATA23" acronym="GPIO_CLR_DATA23" offset="0x44" width="32" description="Clear Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLR3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
    <bitfield id="CLR2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_IN_DATA23" acronym="GPIO_IN_DATA23" offset="0x48" width="32" description="Bank Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="IN3" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 3 bits" range="" rwaccess="R"/>
    <bitfield id="IN2" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 2 bits" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG23" acronym="GPIO_SET_RIS_TRIG23" offset="0x4C" width="32" description="Set Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETRIS3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 3 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETRIS2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 2 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG23" acronym="GPIO_CLR_RIS_TRIG23" offset="0x50" width="32" description="Clear Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRRIS3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 3 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRRIS2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 2 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG23" acronym="GPIO_SET_FAL_TRIG23" offset="0x54" width="32" description="Set Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETFAL3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 3 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETFAL2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 2 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG23" acronym="GPIO_CLR_FAL_TRIG23" offset="0x58" width="32" description="Clear Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRFAL3" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 3 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRFAL2" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 2 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_INTSTAT23" acronym="GPIO_INTSTAT23" offset="0x5C" width="32" description="Bank Interrupt Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="STAT3" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 2 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
    <bitfield id="STAT2" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 2 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_DIR45" acronym="GPIO_DIR45" offset="0x60" width="32" description="Direction Register Refer to for more information about banks and I/O pins.">
    <bitfield id="DIR5" width="16" begin="31" end="16" resetval="0xFFFF" description="Direction of GPIO bank 5 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
    <bitfield id="DIR4" width="16" begin="15" end="0" resetval="0xFFFF" description="Direction of GPIO bank 4 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA45" acronym="GPIO_OUT_DATA45" offset="0x64" width="32" description="Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="OUT5" width="16" begin="31" end="16" resetval="0x0" description="Output drive state of GPIO bank 5 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
    <bitfield id="OUT4" width="16" begin="15" end="0" resetval="0x0" description="Output drive state of GPIO bank 4 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA45" acronym="GPIO_SET_DATA45" offset="0x68" width="32" description="Set Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SET5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 5 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
    <bitfield id="SET4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 4 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_DATA45" acronym="GPIO_CLR_DATA45" offset="0x6C" width="32" description="Clear Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLR5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
    <bitfield id="CLR4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_IN_DATA45" acronym="GPIO_IN_DATA45" offset="0x70" width="32" description="Bank Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="IN5" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 5 bits" range="" rwaccess="R"/>
    <bitfield id="IN4" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 4 bits" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG45" acronym="GPIO_SET_RIS_TRIG45" offset="0x74" width="32" description="Set Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETRIS5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 5 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETRIS4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 4 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG45" acronym="GPIO_CLR_RIS_TRIG45" offset="0x78" width="32" description="Clear Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRRIS5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 5 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRRIS4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 4 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG45" acronym="GPIO_SET_FAL_TRIG45" offset="0x7C" width="32" description="Set Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETFAL5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 5 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETFAL4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 4 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG45" acronym="GPIO_CLR_FAL_TRIG45" offset="0x80" width="32" description="Clear Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRFAL5" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 5 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRFAL4" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 4 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_INTSTAT45" acronym="GPIO_INTSTAT45" offset="0x84" width="32" description="Bank Interrupt Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="STAT5" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 4 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
    <bitfield id="STAT4" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 4 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_DIR67" acronym="GPIO_DIR67" offset="0x88" width="32" description="Direction Register Refer to for more information about banks and I/O pins.">
    <bitfield id="DIR7" width="16" begin="31" end="16" resetval="0xFFFF" description="Direction of GPIO bank 7 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
    <bitfield id="DIR6" width="16" begin="15" end="0" resetval="0xFFFF" description="Direction of GPIO bank 6 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA67" acronym="GPIO_OUT_DATA67" offset="0x8C" width="32" description="Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="OUT7" width="16" begin="31" end="16" resetval="0x0" description="Output drive state of GPIO bank 7 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
    <bitfield id="OUT6" width="16" begin="15" end="0" resetval="0x0" description="Output drive state of GPIO bank 6 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA67" acronym="GPIO_SET_DATA67" offset="0x90" width="32" description="Set Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SET7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 7 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
    <bitfield id="SET6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 6 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_DATA67" acronym="GPIO_CLR_DATA67" offset="0x94" width="32" description="Clear Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLR7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
    <bitfield id="CLR6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_IN_DATA67" acronym="GPIO_IN_DATA67" offset="0x98" width="32" description="Bank Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="IN7" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 7 bits" range="" rwaccess="R"/>
    <bitfield id="IN6" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 6 bits" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG67" acronym="GPIO_SET_RIS_TRIG67" offset="0x9C" width="32" description="Set Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETRIS7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 7 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETRIS6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 6 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG67" acronym="GPIO_CLR_RIS_TRIG67" offset="0xA0" width="32" description="Clear Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRRIS7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 7 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRRIS6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 6 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG67" acronym="GPIO_SET_FAL_TRIG67" offset="0xA4" width="32" description="Set Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="SETFAL7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 7 bits" range="" rwaccess="RW1S"/>
    <bitfield id="SETFAL6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 6 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG67" acronym="GPIO_CLR_FAL_TRIG67" offset="0xA8" width="32" description="Clear Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="CLRFAL7" width="16" begin="31" end="16" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 7 bits" range="" rwaccess="RW1C"/>
    <bitfield id="CLRFAL6" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 6 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_INTSTAT67" acronym="GPIO_INTSTAT67" offset="0xAC" width="32" description="Bank Interrupt Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="STAT7" width="16" begin="31" end="16" resetval="0x0" description="Status of GPIO bank 6 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
    <bitfield id="STAT6" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 6 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_DIR8" acronym="GPIO_DIR8" offset="0xB0" width="32" description="Direction Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xFFFF" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DIR8" width="16" begin="15" end="0" resetval="0xFFFF" description="Direction of GPIO bank 8 bits, 0h = output, 1h = input" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA8" acronym="GPIO_OUT_DATA8" offset="0xB4" width="32" description="Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="OUT8" width="16" begin="15" end="0" resetval="0x0" description="Output drive state of GPIO bank 8 bits, does not affect operation when it is configured as input Reading it returns the output drive state" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA8" acronym="GPIO_SET_DATA8" offset="0xB8" width="32" description="Set Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="SET8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the output drive state of GPIO bank 8 bits Reading it returns the output drive state" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_DATA8" acronym="GPIO_CLR_DATA8" offset="0xBC" width="32" description="Clear Output Drive State Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="CLR8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the output drive state of GPIO Reading it returns the output drive state" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_IN_DATA8" acronym="GPIO_IN_DATA8" offset="0xC0" width="32" description="Bank Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="IN8" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 8 bits" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG8" acronym="GPIO_SET_RIS_TRIG8" offset="0xC4" width="32" description="Set Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SETRIS8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables rising edge detection for GPIO bank 8 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG8" acronym="GPIO_CLR_RIS_TRIG8" offset="0xC8" width="32" description="Clear Rising Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLRRIS8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears rising edge detection for GPIO bank 8 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG8" acronym="GPIO_SET_FAL_TRIG8" offset="0xCC" width="32" description="Set Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SETFAL8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 enables falling edge detection for for GPIO bank 8 bits" range="" rwaccess="RW1S"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG8" acronym="GPIO_CLR_FAL_TRIG8" offset="0xD0" width="32" description="Clear Falling Edge Detection Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLRFAL8" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears falling edge detection for for GPIO bank 8 bits" range="" rwaccess="RW1C"/>
  </register>
  <register id="GPIO_INTSTAT8" acronym="GPIO_INTSTAT8" offset="0xD4" width="32" description="Bank Interrupt Status Register Refer to for more information about banks and I/O pins.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="STAT8" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 8 bits interrupt Reading back 1h = interrupt occurred 0h = interrupt hasnt occurred since last cleared Writing 1 clears the corresponding interrupt status" range="" rwaccess="RW1C"/>
  </register>
</module>
