module bcitid (input logic x, output logic y);

endmodule