static inline void F_1 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c11, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_2 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c15, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_3 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c7, 3" : : "r" (addr));\r\n}\r\nstatic void F_4 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nif ( V_2 & ( V_4 - 1 ) ) {\r\nF_2 ( V_2 & ~ ( V_4 - 1 ) ) ;\r\nV_2 = ( V_2 | ( V_4 - 1 ) ) + 1 ;\r\n}\r\nif ( V_3 & ( V_4 - 1 ) ) {\r\nF_2 ( V_3 & ~ ( V_4 - 1 ) ) ;\r\nV_3 &= ~ ( V_4 - 1 ) ;\r\n}\r\nwhile ( V_2 < V_3 ) {\r\nF_3 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic void F_6 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nV_2 &= ~ ( V_4 - 1 ) ;\r\nwhile ( V_2 < V_3 ) {\r\nF_1 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic void F_7 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nV_2 &= ~ ( V_4 - 1 ) ;\r\nwhile ( V_2 < V_3 ) {\r\nF_2 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\n__asm__ __volatile__ (\r\n"mcr p15, 1, %0, c7, c11, 0 @L2 Cache Clean All\n\t"\r\n"mrc p15, 0, %0, c1, c0, 0\n\t"\r\n"bic %0, %0, #(1 << 26)\n\t"\r\n"mcr p15, 0, %0, c1, c0, 0 @Disable L2 Cache\n\t"\r\n: : "r" (0x0));\r\n}\r\nstatic void F_9 ( void )\r\n{\r\n__asm__ __volatile__ (\r\n"mcr p15, 1, %0, c7, c7, 0 @L2 Cache Invalidate All\n\t"\r\n"mrc p15, 0, %0, c1, c0, 0\n\t"\r\n"orr %0, %0, #(1 << 26)\n\t"\r\n"mcr p15, 0, %0, c1, c0, 0 @Enable L2 Cache\n\t"\r\n: : "r" (0x0));\r\n}\r\nstatic inline T_1 T_2 F_10 ( void )\r\n{\r\nT_1 V_5 ;\r\n__asm__("mrc p15, 1, %0, c15, c1, 0" : "=r" (u));\r\nreturn V_5 ;\r\n}\r\nstatic inline void T_2 F_11 ( T_1 V_5 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c1, 0" : : "r" (u));\r\n}\r\nstatic inline int T_2 F_12 ( void )\r\n{\r\nreturn ! ! ( ( V_6 & 0x000f0000 ) == 0x000f0000 ) ;\r\n}\r\nstatic inline T_1 T_2 F_13 ( void )\r\n{\r\nT_1 V_7 ;\r\n__asm__("mrc p15, 0, %0, c0, c1, 7\n" : "=r" (mmfr3));\r\nreturn V_7 ;\r\n}\r\nstatic inline T_1 T_2 F_14 ( void )\r\n{\r\nT_1 V_8 ;\r\n__asm__("mrc p15, 0, %0, c1, c0, 1\n" : "=r" (actlr));\r\nreturn V_8 ;\r\n}\r\nstatic inline void T_2 F_15 ( T_1 V_8 )\r\n{\r\n__asm__("mcr p15, 0, %0, c1, c0, 1\n" : : "r" (actlr));\r\n}\r\nstatic void F_16 ( unsigned int V_9 )\r\n{\r\nT_1 V_5 ;\r\nV_5 = F_10 () ;\r\nif ( V_9 & V_10 )\r\nV_5 &= ~ 0x01000000 ;\r\nelse\r\nV_5 |= 0x01000000 ;\r\nF_17 ( V_11 L_1 ,\r\n( V_9 & V_10 )\r\n? L_2 : L_3 ) ;\r\nif ( V_9 & V_12 )\r\nV_5 |= 0x00100000 ;\r\nelse\r\nV_5 &= ~ 0x00100000 ;\r\nF_17 ( V_11 L_4 ,\r\n( V_9 & V_12 )\r\n? L_2 : L_3 ) ;\r\nF_11 ( V_5 ) ;\r\n}\r\nstatic void T_2 F_18 ( unsigned int V_9 )\r\n{\r\nchar * V_13 = NULL ;\r\nF_16 ( V_9 ) ;\r\n#ifdef F_19\r\nif ( ( V_6 & 0xff0f0000 ) == 0x56050000 ) {\r\nT_1 V_14 ;\r\nV_14 = F_10 () ;\r\nif ( ! ( V_14 & 0x00400000 ) ) {\r\nF_17 ( V_11 L_5 ) ;\r\nF_11 ( V_14 | 0x00400000 ) ;\r\n}\r\nV_13 = L_6 ;\r\nV_15 . V_16 = F_4 ;\r\nV_15 . V_17 = F_6 ;\r\nV_15 . V_18 = F_7 ;\r\nV_15 . V_19 = F_8 ;\r\nV_15 . V_20 = F_9 ;\r\n}\r\n#endif\r\n#ifdef F_20\r\nif ( F_12 () && ( F_13 () & 0xf ) == 1 ) {\r\nT_1 V_8 ;\r\nV_8 = F_14 () ;\r\nif ( ! ( V_8 & 0x00000002 ) ) {\r\nF_17 ( V_11 L_5 ) ;\r\nF_15 ( V_8 | 0x00000002 ) ;\r\n}\r\nV_13 = L_7 ;\r\n}\r\n#endif\r\nif ( V_13 == NULL ) {\r\nF_17 ( V_21 L_8 ) ;\r\nreturn;\r\n}\r\nF_17 ( V_11 L_9\r\nL_10 , V_13 ) ;\r\n}\r\nvoid T_2 F_21 ( unsigned int V_9 )\r\n{\r\n#ifdef F_22\r\nstruct V_22 * V_23 ;\r\nint V_24 ;\r\nunsigned int V_25 ;\r\nV_23 = F_23 ( NULL , V_26 ) ;\r\nif ( ! V_23 ) {\r\nF_24 ( L_11 ) ;\r\nreturn;\r\n}\r\nV_24 = F_25 ( V_23 , L_12 , & V_25 ) ;\r\nif ( V_24 ) {\r\nF_24 ( L_13\r\nL_14 ) ;\r\nV_9 = 0 ;\r\n} else\r\nV_9 = V_25 ;\r\n#endif\r\nF_18 ( V_9 ) ;\r\n}
