

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'
================================================================
* Date:           Sun May  2 18:23:08 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18963|    18963|  0.190 ms|  0.190 ms|  18963|  18963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_2_VITIS_LOOP_22_3  |    18961|    18961|         3|          1|          1|  18960|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20"   --->   Operation 9 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln20_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20_1"   --->   Operation 10 'read' 'sext_ln20_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln20_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20_2"   --->   Operation 11 'read' 'sext_ln20_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i62 %sext_ln20_read"   --->   Operation 12 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln20_1_cast = sext i62 %sext_ln20_1_read"   --->   Operation 13 'sext' 'sext_ln20_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln20_2_cast = sext i62 %sext_ln20_2_read"   --->   Operation 14 'sext' 'sext_ln20_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P3_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_16, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P2_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_10, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P1_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_12, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [raytriangleintersect.cpp:20]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp_eq  i15 %indvar_flatten_load, i15 18960" [raytriangleintersect.cpp:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%add_ln20 = add i15 %indvar_flatten_load, i15 1" [raytriangleintersect.cpp:20]   --->   Operation 24 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split8, void %_Z14copyDRAMtoBRAMP8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA3_S2_S5_S5_S3_S5_S5_S5_.exit.exitStub" [raytriangleintersect.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln20 = store i15 %add_ln20, i15 %indvar_flatten" [raytriangleintersect.cpp:20]   --->   Operation 26 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%P3_DRAM_addr = getelementptr i32 %P3_DRAM, i64 %sext_ln20_2_cast" [raytriangleintersect.cpp:20]   --->   Operation 27 'getelementptr' 'P3_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%P2_DRAM_addr = getelementptr i32 %P2_DRAM, i64 %sext_ln20_1_cast" [raytriangleintersect.cpp:20]   --->   Operation 28 'getelementptr' 'P2_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%P1_DRAM_addr = getelementptr i32 %P1_DRAM, i64 %sext_ln20_cast" [raytriangleintersect.cpp:20]   --->   Operation 29 'getelementptr' 'P1_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%P1_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %P1_DRAM_addr" [raytriangleintersect.cpp:24]   --->   Operation 31 'read' 'P1_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%P2_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %P2_DRAM_addr" [raytriangleintersect.cpp:25]   --->   Operation 32 'read' 'P2_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%P3_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %P3_DRAM_addr" [raytriangleintersect.cpp:26]   --->   Operation 33 'read' 'P3_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [raytriangleintersect.cpp:22]   --->   Operation 34 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [raytriangleintersect.cpp:20]   --->   Operation 35 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_2_VITIS_LOOP_22_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18960, i64 18960, i64 18960"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.51ns)   --->   "%icmp_ln22 = icmp_eq  i2 %j_load, i2 3" [raytriangleintersect.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i2 0, i2 %j_load" [raytriangleintersect.cpp:20]   --->   Operation 39 'select' 'select_ln20' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%add_ln20_1 = add i13 %i_load, i13 1" [raytriangleintersect.cpp:20]   --->   Operation 40 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%select_ln20_1 = select i1 %icmp_ln22, i13 %add_ln20_1, i13 %i_load" [raytriangleintersect.cpp:20]   --->   Operation 41 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i13 %select_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 42 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [raytriangleintersect.cpp:22]   --->   Operation 44 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%switch_ln24 = switch i2 %select_ln20, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [raytriangleintersect.cpp:24]   --->   Operation 45 'switch' 'switch_ln24' <Predicate = true> <Delay = 0.69>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%P1_V_1_addr = getelementptr i32 %P1_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 46 'getelementptr' 'P1_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_1_addr" [raytriangleintersect.cpp:24]   --->   Operation 47 'store' 'store_ln24' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%P2_V_1_addr = getelementptr i32 %P2_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 48 'getelementptr' 'P2_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_1_addr" [raytriangleintersect.cpp:25]   --->   Operation 49 'store' 'store_ln25' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%P3_V_1_addr = getelementptr i32 %P3_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 50 'getelementptr' 'P3_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_1_addr" [raytriangleintersect.cpp:26]   --->   Operation 51 'store' 'store_ln26' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 52 'br' 'br_ln0' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%P1_V_0_addr = getelementptr i32 %P1_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 53 'getelementptr' 'P1_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_0_addr" [raytriangleintersect.cpp:24]   --->   Operation 54 'store' 'store_ln24' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%P2_V_0_addr = getelementptr i32 %P2_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 55 'getelementptr' 'P2_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_0_addr" [raytriangleintersect.cpp:25]   --->   Operation 56 'store' 'store_ln25' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%P3_V_0_addr = getelementptr i32 %P3_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 57 'getelementptr' 'P3_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_0_addr" [raytriangleintersect.cpp:26]   --->   Operation 58 'store' 'store_ln26' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 59 'br' 'br_ln0' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%P1_V_2_addr = getelementptr i32 %P1_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 60 'getelementptr' 'P1_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_2_addr" [raytriangleintersect.cpp:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%P2_V_2_addr = getelementptr i32 %P2_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 62 'getelementptr' 'P2_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_2_addr" [raytriangleintersect.cpp:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%P3_V_2_addr = getelementptr i32 %P3_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 64 'getelementptr' 'P3_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_2_addr" [raytriangleintersect.cpp:26]   --->   Operation 65 'store' 'store_ln26' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 66 'br' 'br_ln0' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%add_ln22 = add i2 %select_ln20, i2 1" [raytriangleintersect.cpp:22]   --->   Operation 67 'add' 'add_ln22' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln20 = store i13 %select_ln20_1, i13 %i" [raytriangleintersect.cpp:20]   --->   Operation 68 'store' 'store_ln20' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln22 = store i2 %add_ln22, i2 %j" [raytriangleintersect.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [18]  (0 ns)
	'load' operation ('indvar_flatten_load', raytriangleintersect.cpp:20) on local variable 'indvar_flatten' [33]  (0 ns)
	'add' operation ('add_ln20', raytriangleintersect.cpp:20) [39]  (1 ns)
	'store' operation ('store_ln20', raytriangleintersect.cpp:20) of variable 'add_ln20', raytriangleintersect.cpp:20 on local variable 'indvar_flatten' [83]  (0.489 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('P1_DRAM_addr', raytriangleintersect.cpp:20) [36]  (0 ns)
	bus read operation ('P1_DRAM_addr_read', raytriangleintersect.cpp:24) on port 'P1_DRAM' (raytriangleintersect.cpp:24) [53]  (7.3 ns)

 <State 3>: 2.82ns
The critical path consists of the following:
	'load' operation ('i_load', raytriangleintersect.cpp:20) on local variable 'i' [43]  (0 ns)
	'add' operation ('add_ln20_1', raytriangleintersect.cpp:20) [48]  (0.975 ns)
	'select' operation ('select_ln20_1', raytriangleintersect.cpp:20) [49]  (0.49 ns)
	'getelementptr' operation ('P1_V_1_addr', raytriangleintersect.cpp:24) [58]  (0 ns)
	'store' operation ('store_ln24', raytriangleintersect.cpp:24) of variable 'P1_DRAM_addr_read', raytriangleintersect.cpp:24 on array 'P1_V_1' [59]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
