//arch = zynq; split = false; format = BIN
the_ROM_image:
{
	[bootloader]D:\FPGA_PUFs\RO\test_zybo\test_zybo.sdk\zybo_fsbl\Release\zybo_fsbl.elf
	D:\FPGA_PUFs\RO\test_zybo\test_zybo.sdk\toplevel_hw_platform_0\toplevel.bit
	D:\FPGA_PUFs\RO\test_zybo\test_zybo.sdk\test_project\Release\test_project.elf
}