

================================================================
== Vivado HLS Report for 'floydWarshall'
================================================================
* Date:           Mon Apr  6 17:37:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        floyd
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.210|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  274|  274|  274|  274|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1      |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2         |  232|  232|        58|          -|          -|     4|    no    |
        | + Loop 2.1      |   56|   56|        14|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %graph) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @floydWarshall_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%A = alloca [16 x i32], align 4" [floydWarshall.c:14]   --->   Operation 12 'alloca' 'A' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "br label %.loopexit" [floydWarshall.c:16]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln16 = icmp eq i3 %i_0, -4" [floydWarshall.c:16]   --->   Operation 15 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.16ns)   --->   "%i = add i3 %i_0, 1" [floydWarshall.c:16]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader2.preheader, label %.preheader3.preheader" [floydWarshall.c:16]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [floydWarshall.c:18]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %tmp to i6" [floydWarshall.c:17]   --->   Operation 20 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "br label %.preheader3" [floydWarshall.c:17]   --->   Operation 21 'br' <Predicate = (!icmp_ln16)> <Delay = 1.06>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "br label %.preheader2" [floydWarshall.c:20]   --->   Operation 22 'br' <Predicate = (icmp_ln16)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader3.preheader ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln17 = icmp eq i3 %j_0, -4" [floydWarshall.c:17]   --->   Operation 24 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.16ns)   --->   "%j = add i3 %j_0, 1" [floydWarshall.c:17]   --->   Operation 26 'add' 'j' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.loopexit.loopexit, label %1" [floydWarshall.c:17]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i3 %j_0 to i6" [floydWarshall.c:18]   --->   Operation 28 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.33ns)   --->   "%add_ln18 = add i6 %zext_ln17, %zext_ln18" [floydWarshall.c:18]   --->   Operation 29 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %add_ln18 to i64" [floydWarshall.c:18]   --->   Operation 30 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%graph_addr = getelementptr [16 x i32]* %graph, i64 0, i64 %zext_ln18_1" [floydWarshall.c:18]   --->   Operation 31 'getelementptr' 'graph_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.42ns)   --->   "%graph_load = load i32* %graph_addr, align 4" [floydWarshall.c:18]   --->   Operation 32 'load' 'graph_load' <Predicate = (!icmp_ln17)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln18_1" [floydWarshall.c:18]   --->   Operation 34 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.42ns)   --->   "%graph_load = load i32* %graph_addr, align 4" [floydWarshall.c:18]   --->   Operation 35 'load' 'graph_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/1] (1.42ns)   --->   "store i32 %graph_load, i32* %A_addr, align 4" [floydWarshall.c:18]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader3" [floydWarshall.c:17]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.16>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 38 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp eq i3 %k_0, -4" [floydWarshall.c:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 40 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.16ns)   --->   "%k = add i3 %k_0, 1" [floydWarshall.c:20]   --->   Operation 41 'add' 'k' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %4, label %.preheader1.preheader" [floydWarshall.c:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %k_0 to i6" [floydWarshall.c:26]   --->   Operation 43 'zext' 'zext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [floydWarshall.c:26]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %tmp_1 to i6" [floydWarshall.c:22]   --->   Operation 45 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.06ns)   --->   "br label %.preheader1" [floydWarshall.c:22]   --->   Operation 46 'br' <Predicate = (!icmp_ln20)> <Delay = 1.06>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [floydWarshall.c:32]   --->   Operation 47 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.33>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %.preheader1.preheader ], [ %i_2, %.preheader1.loopexit ]"   --->   Operation 48 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp eq i3 %i_1, -4" [floydWarshall.c:22]   --->   Operation 49 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.16ns)   --->   "%i_2 = add i3 %i_1, 1" [floydWarshall.c:22]   --->   Operation 51 'add' 'i_2' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader2.loopexit, label %.preheader.preheader" [floydWarshall.c:22]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [floydWarshall.c:26]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %tmp_2 to i6" [floydWarshall.c:26]   --->   Operation 54 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.33ns)   --->   "%add_ln26_1 = add i6 %zext_ln26, %zext_ln26_1" [floydWarshall.c:26]   --->   Operation 55 'add' 'add_ln26_1' <Predicate = (!icmp_ln22)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %add_ln26_1 to i64" [floydWarshall.c:26]   --->   Operation 56 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_2" [floydWarshall.c:26]   --->   Operation 57 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.06ns)   --->   "br label %.preheader" [floydWarshall.c:24]   --->   Operation 58 'br' <Predicate = (!icmp_ln22)> <Delay = 1.06>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 59 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.76>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln24 = icmp eq i3 %j_1, -4" [floydWarshall.c:24]   --->   Operation 61 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.16ns)   --->   "%j_2 = add i3 %j_1, 1" [floydWarshall.c:24]   --->   Operation 63 'add' 'j_2' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.loopexit, label %2" [floydWarshall.c:24]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.42ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [floydWarshall.c:26]   --->   Operation 65 'load' 'A_load' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i3 %j_1 to i6" [floydWarshall.c:26]   --->   Operation 66 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.33ns)   --->   "%add_ln26_2 = add i6 %zext_ln22, %zext_ln26_3" [floydWarshall.c:26]   --->   Operation 67 'add' 'add_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %add_ln26_2 to i64" [floydWarshall.c:26]   --->   Operation 68 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_4" [floydWarshall.c:26]   --->   Operation 69 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.33ns)   --->   "%add_ln26_3 = add i6 %zext_ln26_1, %zext_ln26_3" [floydWarshall.c:26]   --->   Operation 70 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i6 %add_ln26_3 to i64" [floydWarshall.c:26]   --->   Operation 71 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_5" [floydWarshall.c:26]   --->   Operation 72 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (1.42ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [floydWarshall.c:26]   --->   Operation 73 'load' 'A_load_1' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 74 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.21>
ST_8 : Operation 75 [1/2] (1.42ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [floydWarshall.c:26]   --->   Operation 75 'load' 'A_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 76 [1/2] (1.42ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [floydWarshall.c:26]   --->   Operation 76 'load' 'A_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln26 = add nsw i32 %A_load_1, %A_load" [floydWarshall.c:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [2/2] (1.42ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [floydWarshall.c:26]   --->   Operation 78 'load' 'A_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 6> <Delay = 2.97>
ST_9 : Operation 79 [1/2] (1.42ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [floydWarshall.c:26]   --->   Operation 79 'load' 'A_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/1] (1.54ns)   --->   "%icmp_ln26 = icmp slt i32 %add_ln26, %A_load_2" [floydWarshall.c:26]   --->   Operation 80 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %3, label %._crit_edge" [floydWarshall.c:26]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.42ns)   --->   "store i32 %add_ln26, i32* %A_addr_3, align 4" [floydWarshall.c:27]   --->   Operation 82 'store' <Predicate = (icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge" [floydWarshall.c:27]   --->   Operation 83 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [floydWarshall.c:24]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ graph]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
A                 (alloca           ) [ 0011111111]
br_ln16           (br               ) [ 0111100000]
i_0               (phi              ) [ 0010000000]
icmp_ln16         (icmp             ) [ 0011100000]
empty             (speclooptripcount) [ 0000000000]
i                 (add              ) [ 0111100000]
br_ln16           (br               ) [ 0000000000]
tmp               (bitconcatenate   ) [ 0000000000]
zext_ln17         (zext             ) [ 0001100000]
br_ln17           (br               ) [ 0011100000]
br_ln20           (br               ) [ 0011111111]
j_0               (phi              ) [ 0001000000]
icmp_ln17         (icmp             ) [ 0011100000]
empty_3           (speclooptripcount) [ 0000000000]
j                 (add              ) [ 0011100000]
br_ln17           (br               ) [ 0000000000]
zext_ln18         (zext             ) [ 0000000000]
add_ln18          (add              ) [ 0000000000]
zext_ln18_1       (zext             ) [ 0000100000]
graph_addr        (getelementptr    ) [ 0000100000]
br_ln0            (br               ) [ 0111100000]
A_addr            (getelementptr    ) [ 0000000000]
graph_load        (load             ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
br_ln17           (br               ) [ 0011100000]
k_0               (phi              ) [ 0000010000]
icmp_ln20         (icmp             ) [ 0000011111]
empty_4           (speclooptripcount) [ 0000000000]
k                 (add              ) [ 0010011111]
br_ln20           (br               ) [ 0000000000]
zext_ln26         (zext             ) [ 0000001111]
tmp_1             (bitconcatenate   ) [ 0000000000]
zext_ln22         (zext             ) [ 0000001111]
br_ln22           (br               ) [ 0000011111]
ret_ln32          (ret              ) [ 0000000000]
i_1               (phi              ) [ 0000001000]
icmp_ln22         (icmp             ) [ 0000011111]
empty_5           (speclooptripcount) [ 0000000000]
i_2               (add              ) [ 0000011111]
br_ln22           (br               ) [ 0000000000]
tmp_2             (bitconcatenate   ) [ 0000000000]
zext_ln26_1       (zext             ) [ 0000000111]
add_ln26_1        (add              ) [ 0000000000]
zext_ln26_2       (zext             ) [ 0000000000]
A_addr_1          (getelementptr    ) [ 0000000111]
br_ln24           (br               ) [ 0000011111]
br_ln0            (br               ) [ 0010011111]
j_1               (phi              ) [ 0000000100]
icmp_ln24         (icmp             ) [ 0000011111]
empty_6           (speclooptripcount) [ 0000000000]
j_2               (add              ) [ 0000011111]
br_ln24           (br               ) [ 0000000000]
zext_ln26_3       (zext             ) [ 0000000000]
add_ln26_2        (add              ) [ 0000000000]
zext_ln26_4       (zext             ) [ 0000000000]
A_addr_2          (getelementptr    ) [ 0000000010]
add_ln26_3        (add              ) [ 0000000000]
zext_ln26_5       (zext             ) [ 0000000000]
A_addr_3          (getelementptr    ) [ 0000000011]
br_ln0            (br               ) [ 0000011111]
A_load            (load             ) [ 0000000000]
A_load_1          (load             ) [ 0000000000]
add_ln26          (add              ) [ 0000000001]
A_load_2          (load             ) [ 0000000000]
icmp_ln26         (icmp             ) [ 0000011111]
br_ln26           (br               ) [ 0000000000]
store_ln27        (store            ) [ 0000000000]
br_ln27           (br               ) [ 0000000000]
br_ln24           (br               ) [ 0000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="graph">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="floydWarshall_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="A_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="graph_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="6" slack="0"/>
<pin id="34" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_addr/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="4" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="graph_load/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="A_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="6" slack="1"/>
<pin id="47" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln18/4 A_load/7 A_load_1/7 A_load_2/8 store_ln27/9 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_addr_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/7 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_3_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/7 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="k_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="j_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="j_1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln16_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln17_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln17_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln18_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln18_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln18_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln20_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln26_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln22_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln22_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln26_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln26_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln26_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln24_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln26_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln26_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="2"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln26_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln26_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln26_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln26_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln26_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/9 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="301" class="1005" name="zext_ln17_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="309" class="1005" name="j_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln18_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="graph_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="graph_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="k_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="332" class="1005" name="zext_ln26_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="337" class="1005" name="zext_ln22_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="2"/>
<pin id="339" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln26_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="1"/>
<pin id="352" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="A_addr_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="j_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="A_addr_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="A_addr_3_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln26_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="54"><net_src comp="37" pin="3"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="83" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="83" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="83" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="94" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="94" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="94" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="188"><net_src comp="105" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="105" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="105" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="105" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="116" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="116" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="116" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="250"><net_src comp="127" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="127" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="127" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="276"><net_src comp="258" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="286"><net_src comp="49" pin="7"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="49" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="49" pin="7"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="140" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="304"><net_src comp="154" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="312"><net_src comp="164" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="317"><net_src comp="179" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="322"><net_src comp="30" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="330"><net_src comp="190" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="335"><net_src comp="196" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="340"><net_src comp="208" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="348"><net_src comp="218" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="353"><net_src comp="232" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="358"><net_src comp="56" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="366"><net_src comp="252" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="371"><net_src comp="62" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="376"><net_src comp="68" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="382"><net_src comp="282" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="49" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: floydWarshall : graph | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		tmp : 1
		zext_ln17 : 2
	State 3
		icmp_ln17 : 1
		j : 1
		br_ln17 : 2
		zext_ln18 : 1
		add_ln18 : 2
		zext_ln18_1 : 3
		graph_addr : 4
		graph_load : 5
	State 4
		store_ln18 : 1
	State 5
		icmp_ln20 : 1
		k : 1
		br_ln20 : 2
		zext_ln26 : 1
		tmp_1 : 1
		zext_ln22 : 2
	State 6
		icmp_ln22 : 1
		i_2 : 1
		br_ln22 : 2
		tmp_2 : 1
		zext_ln26_1 : 2
		add_ln26_1 : 3
		zext_ln26_2 : 4
		A_addr_1 : 5
	State 7
		icmp_ln24 : 1
		j_2 : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		add_ln26_2 : 2
		zext_ln26_4 : 3
		A_addr_2 : 4
		add_ln26_3 : 2
		zext_ln26_5 : 3
		A_addr_3 : 4
		A_load_1 : 5
	State 8
		add_ln26 : 1
	State 9
		icmp_ln26 : 1
		br_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_140      |    0    |    12   |
|          |      j_fu_164      |    0    |    12   |
|          |   add_ln18_fu_174  |    0    |    15   |
|          |      k_fu_190      |    0    |    12   |
|    add   |     i_2_fu_218     |    0    |    12   |
|          |  add_ln26_1_fu_236 |    0    |    15   |
|          |     j_2_fu_252     |    0    |    12   |
|          |  add_ln26_2_fu_262 |    0    |    15   |
|          |  add_ln26_3_fu_272 |    0    |    15   |
|          |   add_ln26_fu_282  |    0    |    39   |
|----------|--------------------|---------|---------|
|          |  icmp_ln16_fu_134  |    0    |    9    |
|          |  icmp_ln17_fu_158  |    0    |    9    |
|   icmp   |  icmp_ln20_fu_184  |    0    |    9    |
|          |  icmp_ln22_fu_212  |    0    |    9    |
|          |  icmp_ln24_fu_246  |    0    |    9    |
|          |  icmp_ln26_fu_288  |    0    |    18   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_146     |    0    |    0    |
|bitconcatenate|    tmp_1_fu_200    |    0    |    0    |
|          |    tmp_2_fu_224    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln17_fu_154  |    0    |    0    |
|          |  zext_ln18_fu_170  |    0    |    0    |
|          | zext_ln18_1_fu_179 |    0    |    0    |
|          |  zext_ln26_fu_196  |    0    |    0    |
|   zext   |  zext_ln22_fu_208  |    0    |    0    |
|          | zext_ln26_1_fu_232 |    0    |    0    |
|          | zext_ln26_2_fu_241 |    0    |    0    |
|          | zext_ln26_3_fu_258 |    0    |    0    |
|          | zext_ln26_4_fu_267 |    0    |    0    |
|          | zext_ln26_5_fu_277 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   222   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  A |    0   |   64   |    8   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    8   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_addr_1_reg_355 |    4   |
|  A_addr_2_reg_368 |    4   |
|  A_addr_3_reg_373 |    4   |
|  add_ln26_reg_379 |   32   |
| graph_addr_reg_319|    4   |
|     i_0_reg_79    |    3   |
|    i_1_reg_112    |    3   |
|    i_2_reg_345    |    3   |
|     i_reg_296     |    3   |
|     j_0_reg_90    |    3   |
|    j_1_reg_123    |    3   |
|    j_2_reg_363    |    3   |
|     j_reg_309     |    3   |
|    k_0_reg_101    |    3   |
|     k_reg_327     |    3   |
| zext_ln17_reg_301 |    6   |
|zext_ln18_1_reg_314|   64   |
| zext_ln22_reg_337 |    6   |
|zext_ln26_1_reg_350|    6   |
| zext_ln26_reg_332 |    6   |
+-------------------+--------+
|       Total       |   166  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_49 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_49 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_49 |  p2  |   3  |   0  |    0   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  4.381  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   222  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    4   |    -   |   48   |    -   |
|  Register |    -   |    -   |   166  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   230  |   278  |    0   |
+-----------+--------+--------+--------+--------+--------+
