{
  "creator": "Yosys 0.30+48 (git sha1 b5b0b7e83, x86_64-w64-mingw32-g++ 13.1.0 -march=nocona -msahf -mtune=generic -O2 -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\ALU.sv:1.1-57.10"
      },
      "ports": {
        "input1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "input2": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "op": {
          "direction": "input",
          "bits": [ 18, 19, 20 ]
        },
        "result": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "zero": {
          "direction": "output",
          "bits": [ 29 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "input1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": ".\\hdl\\ALU.sv:2.23-2.29"
          }
        },
        "input2": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": ".\\hdl\\ALU.sv:2.31-2.37"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 18, 19, 20 ],
          "attributes": {
            "src": ".\\hdl\\ALU.sv:3.23-3.25"
          }
        },
        "result": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": ".\\hdl\\ALU.sv:4.24-4.30"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": ".\\hdl\\ALU.sv:5.18-5.22"
          }
        }
      }
    },
    "Data_Memory": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\Data_Memory.sv:1.1-22.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "writeEnable": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Address": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "Data": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Address": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:3.23-3.30"
          }
        },
        "Data": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:4.24-4.28"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:3.32-3.41"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:2.17-2.20"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:2.35-2.40"
          }
        },
        "writeEnable": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": ".\\hdl\\Data_Memory.sv:2.22-2.33"
          }
        }
      }
    },
    "Datapath": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\Datapath.sv:1.1-133.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PC_Enable": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RA_Enable": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Reg_const4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RegWrite_Enable": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Reg_Imm": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "MemWrite_Enable": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PC_RA_ALU_REG": {
          "direction": "input",
          "bits": [ 10, 11 ]
        },
        "Alu_Move_Mem": {
          "direction": "input",
          "bits": [ 12, 13 ]
        },
        "Reg_4_PC": {
          "direction": "input",
          "bits": [ 14, 15 ]
        },
        "ALUOP": {
          "direction": "input",
          "bits": [ 16, 17, 18 ]
        },
        "zero_flag": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "opCode": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUOP": {
          "hide_name": 0,
          "bits": [ 16, 17, 18 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:6.23-6.28"
          }
        },
        "Alu_Move_Mem": {
          "hide_name": 0,
          "bits": [ 12, 13 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:5.38-5.50"
          }
        },
        "MemWrite_Enable": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.77-4.92"
          }
        },
        "PC_Enable": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.17-4.26"
          }
        },
        "PC_RA_ALU_REG": {
          "hide_name": 0,
          "bits": [ 10, 11 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:5.23-5.36"
          }
        },
        "RA_Enable": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.28-4.37"
          }
        },
        "RegWrite_Enable": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.51-4.66"
          }
        },
        "Reg_4_PC": {
          "hide_name": 0,
          "bits": [ 14, 15 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:5.52-5.60"
          }
        },
        "Reg_Imm": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.68-4.75"
          }
        },
        "Reg_const4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:4.39-4.49"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:2.17-2.20"
          }
        },
        "opCode": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:9.24-9.30"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:2.22-2.27"
          }
        },
        "zero_flag": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": ".\\hdl\\Datapath.sv:8.18-8.27"
          }
        }
      }
    },
    "Instruction_Memory": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\Instruction_Memory.sv:1.1-11.10"
      },
      "ports": {
        "Address": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "Instruction": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Address": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": ".\\hdl\\Instruction_Memory.sv:2.23-2.30"
          }
        },
        "Instruction": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": ".\\hdl\\Instruction_Memory.sv:3.24-3.35"
          }
        }
      }
    },
    "Register": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\Register.sv:1.1-19.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "writeEnable": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "In": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "Out": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "In": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": ".\\hdl\\Register.sv:3.23-3.25"
          }
        },
        "Out": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": ".\\hdl\\Register.sv:4.24-4.27"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": ".\\hdl\\Register.sv:2.17-2.20"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": ".\\hdl\\Register.sv:2.22-2.27"
          }
        },
        "writeEnable": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": ".\\hdl\\Register.sv:2.29-2.40"
          }
        }
      }
    },
    "Register_File": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": ".\\hdl\\Register_File.sv:1.1-26.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RegWrite_Enable": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RegisterData1": {
          "direction": "input",
          "bits": [ 5, 6 ]
        },
        "RegisterData2": {
          "direction": "input",
          "bits": [ 7, 8 ]
        },
        "WriteRegister": {
          "direction": "input",
          "bits": [ 9, 10 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "Data1": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "Data2": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Data1": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:5.24-5.29"
          }
        },
        "Data2": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:5.31-5.36"
          }
        },
        "RegWrite_Enable": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:2.22-2.37"
          }
        },
        "RegisterData1": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:3.23-3.36"
          }
        },
        "RegisterData2": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:3.38-3.51"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:4.23-4.32"
          }
        },
        "WriteRegister": {
          "hide_name": 0,
          "bits": [ 9, 10 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:3.53-3.66"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:2.17-2.20"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": ".\\hdl\\Register_File.sv:2.39-2.44"
          }
        }
      }
    }
  }
}
