
---------- Begin Simulation Statistics ----------
simSeconds                                 643.399678                       # Number of seconds simulated (Second)
simTicks                                 643399677993116                       # Number of ticks simulated (Tick)
finalTick                                643399677993116                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 172373.57                       # Real time elapsed on the host (Second)
hostTickRate                               3732588952                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     366316                       # Number of bytes of host memory used (Byte)
simInsts                                  61951375673                       # Number of instructions simulated (Count)
simOps                                    61951376812                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   359402                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     359402                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          4444                       # Clock period in ticks (Tick)
system.cpu.numCycles                     144779405489                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                       61951375673                       # Number of instructions committed (Count)
system.cpu.numOps                         61951376812                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                  174024861                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               2.336985                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.427902                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         3813      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu    40202964798     64.89%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult    8235059544     13.29%     78.19% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv       17386444      0.03%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            4      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp         1097      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt         3158      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult          691      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv          355      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc          721      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead   13446662928     21.71%     99.92% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     49291276      0.08%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead         1545      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite          438      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total     61951376812                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups             24302739484                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted       24224281614                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect         118184979                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups          16710827702                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits             16676016232                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997917                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         8810567                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            8790940                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            19627                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        20963                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data    13496388107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total       13496388107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data   13496388107                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total      13496388107                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1901722                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1901722                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1901722                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1901722                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 252394913540                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 252394913540                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 252394913540                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 252394913540                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data  13498289829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total   13498289829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data  13498289829                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total  13498289829                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000141                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000141                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 132719.142724                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 132719.142724                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 132719.142724                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 132719.142724                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            7                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       3.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.unusedPrefetches              34761                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.writebacks::writebacks       188653                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            188653                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6429                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6429                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6429                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6429                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1895293                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1895293                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1895293                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       911263                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2806556                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 234792300644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 234792300644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 234792300644                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  95771379988                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 330563680632                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 123881.795925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 123881.795925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 123881.795925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 105097.408748                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 117782.677642                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                2806046                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       911263                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       911263                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  95771379988                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  95771379988                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 105097.408748                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 105097.408748                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         1138                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         1138                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       111100                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       111100                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         1139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000878                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000878                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       111100                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       111100                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       102212                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       102212                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000878                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000878                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       102212                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       102212                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data  13447192734                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total     13447192734                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1806602                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1806602                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 239737197216                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 239737197216                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data  13448999336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total  13448999336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000134                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000134                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 132700.615418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 132700.615418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2356                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2356                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1804246                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1804246                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 223391623048                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 223391623048                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000134                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000134                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 123814.392853                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 123814.392853                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         1139                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         1139                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         1139                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         1139                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         1140                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1140                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000876                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000876                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000876                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000876                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     49195373                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       49195373                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        95120                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        95120                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  12657716324                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  12657716324                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     49290493                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     49290493                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 133071.029479                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 133071.029479                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        91047                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        91047                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  11400677596                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  11400677596                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001847                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001847                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 125217.498611                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 125217.498611                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.pfIssued         1079007                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIdentified      1079447                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          292                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         50517                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999755                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs          13499198082                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2806558                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            4809.876754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              568832                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   343.377328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   168.622427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.670659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.329341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           87                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          425                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.169922                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.830078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        53995979550                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       53995979550                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions         48801188954                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 7622                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions        13515712203                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          58003784                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst    40774324057                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total       40774324057                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst   40774324057                       # number of overall hits (Count)
system.cpu.icache.overallHits::total      40774324057                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        21986                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           21986                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        21986                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          21986                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2777268912                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2777268912                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2777268912                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2777268912                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst  40774346043                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total   40774346043                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst  40774346043                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total  40774346043                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 126319.881379                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 126319.881379                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 126319.881379                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 126319.881379                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        21473                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             21473                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        21986                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        21986                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        21986                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        21986                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2581866232                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2581866232                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2581866232                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2581866232                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 117432.285636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 117432.285636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 117432.285636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 117432.285636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  21473                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst  40774324057                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total     40774324057                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        21986                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         21986                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2777268912                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2777268912                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst  40774346043                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total  40774346043                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 126319.881379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 126319.881379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        21986                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        21986                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2581866232                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2581866232                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 117432.285636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 117432.285636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999849                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs          23594476858                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              21985                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1073207.953514                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              128876                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          161                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          298                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses       163097406157                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses      163097406157                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts              61951375673                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                61951376812                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   825                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      4444                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    416652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.inst::samples     39777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples   3737710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples   1810463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      1.195164568264                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        23447                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        23447                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           174312243                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             393768                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2828544                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     210125                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   5657088                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   420250                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  69138                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  3598                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5               5657088                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               420250                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2337729                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2531563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  456548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  261882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  18396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  18870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  21893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  21940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  23758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  23657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  23946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  23820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  23608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  25744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  25911                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  23702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  23552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  23545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  23479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  23458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  23453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  23450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        23447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     238.321747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1083.955437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22250     94.89%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          299      1.28%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          174      0.74%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           54      0.23%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           33      0.14%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           25      0.11%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           10      0.04%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.03%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           23      0.10%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           46      0.20%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            6      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           44      0.19%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           90      0.38%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          158      0.67%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          159      0.68%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           46      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           24      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.768712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.735830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4702     20.05%     20.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              125      0.53%     20.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16696     71.21%     91.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      0.76%     92.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1527      6.51%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.07%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              196      0.84%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 2212416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               181026816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             13448000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              281359.81753155                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              20901.47144920                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  643399677966452                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                  211737335.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      1272864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    119606720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher     57934816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     13331936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1978.341058500839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 185898.010351941339                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 90044.832134062497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 20721.079689664755                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        43972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      3790590                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher      1822526                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       420250                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst   1638937504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 162567418226                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher  56380557230                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 14825163141847180                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37272.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42887.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     30935.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 35277009260.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      1407040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    121298880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher     58320832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      181026752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      1407040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1407040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     12073792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     12073792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        21985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1895295                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher       911263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2828543                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       188653                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         188653                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           2187                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data         188528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher        90645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            281360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         2187                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          2187                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        18766                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            18766                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        18766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          2187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data        188528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher        90645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total           300125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              5587950                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              416623                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       696400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       454942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       694796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       541050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       753034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       536507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1409170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       502051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        35611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        49886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        32078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        49732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        62318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        68308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        65562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        53128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            108827912960                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           27939750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       220586912960                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19475.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39475.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3718880                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             357664                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1928024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.659440                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.798229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    87.554960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-63         5634      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127      1604928     83.24%     83.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191        45470      2.36%     85.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255        36916      1.91%     87.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319        29976      1.55%     89.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383       187647      9.73%     99.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447         4651      0.24%     99.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511         3369      0.17%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575         9433      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1928024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             178814400                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           13331936                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW                0.277921                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.020721                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3441531765                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1813884979.145290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6571429200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     389959128                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4007574484680                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 975362705178                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 20283542117300.863281                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  25278696148367.335938                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    39.289258                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 618291719267582                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 21546099380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 3561859345534                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2737495                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        188653                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         21473                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2617393                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              91048                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             91048                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           21986                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2715510                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port        65444                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      8419162                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8484606                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      2781312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    191693504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                194474816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2828544                       # Request fanout histogram
system.membus.snoopFanout::mean              0.000002                       # Request fanout histogram
system.membus.snoopFanout::stdev             0.001330                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                  2828539    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        5      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                1                       # Request fanout histogram
system.membus.snoopFanout::total              2828544                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 643399677993116                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         31801743108                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          567771009                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        70930234600                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5656063                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2827520                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       125710380                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                    144653695109                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
