

================================================================
== Vitis HLS Report for 'edgedetect'
================================================================
* Date:           Fri Sep 20 21:20:09 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                     Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                       Type                      |
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+
    |   921776|   921776|  6.145 ms|  6.145 ms|  921600|  921600|  loop auto-rewind stp(delay=108 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   921774|   921774|       178|          3|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 178


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 178
* Pipeline : 1
  Pipeline-0 : II = 3, D = 178, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 181 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 182 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%jj4 = alloca i32 1"   --->   Operation 183 'alloca' 'jj4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%j5 = alloca i32 1"   --->   Operation 184 'alloca' 'j5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%phi_ln216 = alloca i32 1"   --->   Operation 185 'alloca' 'phi_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%add_ln108 = alloca i32 1"   --->   Operation 186 'alloca' 'add_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:8]   --->   Operation 187 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:8]   --->   Operation 188 'specinterface' 'specinterface_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_9, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.00ns)   --->   "%output_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_image" [../EdgedetectBaseline_host/src/edgedetect.cpp:8]   --->   Operation 196 'read' 'output_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 197 [1/1] (1.00ns)   --->   "%input_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_image" [../EdgedetectBaseline_host/src/edgedetect.cpp:8]   --->   Operation 197 'read' 'input_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 1, i9 %add_ln108"   --->   Operation 198 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln0 = store i504 0, i504 %phi_ln216"   --->   Operation 199 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %j5"   --->   Operation 200 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %jj4"   --->   Operation 201 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i3"   --->   Operation 202 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 203 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten2"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 204 [1/1] (0.42ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 204 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc.split._crit_edge"   --->   Operation 205 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%icmp_ln137 = phi i1 0, void %entry, i1 %icmp_ln13, void %new.latch.for.inc.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 206 'phi' 'icmp_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %first_iter_0, void %for.inc36, void %for.first.iter.for.inc36" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 207 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%i3_load = load i9 %i3" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 208 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%jj4_load = load i11 %jj4" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 209 'load' 'jj4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%add_ln108_load = load i9 %add_ln108" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 210 'load' 'add_ln108_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.38ns)   --->   "%select_ln10 = select i1 %icmp_ln137, i11 0, i11 %jj4_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 211 'select' 'select_ln10' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.39ns)   --->   "%i = select i1 %icmp_ln137, i9 %add_ln108_load, i9 %i3_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 212 'select' 'i' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %i, i11 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 213 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %i, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 214 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl29 = zext i16 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 215 'zext' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.89ns)   --->   "%empty_22 = sub i20 %p_shl, i20 %p_shl29" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 216 'sub' 'empty_22' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast = zext i20 %empty_22" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 217 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i20.i32.i32, i20 %empty_22, i32 1, i32 19" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 218 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i18 @_ssdm_op_PartSelect.i18.i20.i32.i32, i20 %empty_22, i32 2, i32 19" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 219 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i11 %select_ln10" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 220 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln15 = add i64 %zext_ln13_1, i64 %input_image_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 221 'add' 'add_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (1.08ns)   --->   "%add_ln15_1 = add i64 %add_ln15, i64 %p_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 222 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_1, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 223 'partselect' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %add_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 224 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.79ns)   --->   "%jj = add i11 %select_ln10, i11 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:18]   --->   Operation 225 'add' 'jj' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.77ns)   --->   "%add_ln10 = add i9 %i, i9 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 226 'add' 'add_ln10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln10 = store i9 %add_ln10, i9 %add_ln108" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 227 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln18 = store i11 %jj, i11 %jj4" [../EdgedetectBaseline_host/src/edgedetect.cpp:18]   --->   Operation 228 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln10 = store i9 %i, i9 %i3" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 229 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %tmp_1, i1 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 230 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%p_cast5 = zext i20 %tmp_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 231 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %tmp_3, i2 2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 232 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i20 %tmp_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 233 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i58 %trunc_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 234 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 235 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [71/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 236 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln15_2 = add i64 %add_ln15, i64 %p_cast5" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 237 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln15_5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_2, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 238 'partselect' 'trunc_ln15_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = trunc i64 %add_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 239 'trunc' 'trunc_ln15_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln15_3 = add i64 %add_ln15, i64 %zext_ln13" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 240 'add' 'add_ln15_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln15_7 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln15_3, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 241 'partselect' 'trunc_ln15_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln15_6 = trunc i64 %add_ln15_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 242 'trunc' 'trunc_ln15_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i19 %indvar_flatten2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 243 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%j5_load = load i10 %j5" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 244 'load' 'j5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.40ns)   --->   "%select_ln10_1 = select i1 %icmp_ln137, i10 0, i10 %j5_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 245 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i10 %select_ln10_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 246 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [70/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i58 %trunc_ln15_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 248 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 249 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [71/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 250 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 251 [1/1] (0.78ns)   --->   "%icmp_ln21 = icmp_eq  i6 %trunc_ln13, i6 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 251 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.88ns)   --->   "%add_ln10_1 = add i19 %indvar_flatten2_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 252 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split._crit_edge, void" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 253 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%indvar_flatten2_load_1 = load i19 %indvar_flatten2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 254 'load' 'indvar_flatten2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.78ns)   --->   "%j = add i10 %select_ln10_1, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 255 'add' 'j' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.78ns)   --->   "%icmp_ln13 = icmp_eq  i10 %j, i10 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 256 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp_eq  i19 %indvar_flatten2_load_1, i19 307199" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 257 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %new.latch.for.inc.split._crit_edge, void %last.iter.for.inc.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 258 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln13 = store i10 %j, i10 %j5" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 259 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 260 [1/1] (0.42ns)   --->   "%store_ln10 = store i19 %add_ln10_1, i19 %indvar_flatten2" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 260 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %new.header, void %for.end38" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 261 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 262 [69/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 263 [70/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 263 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i58 %trunc_ln15_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 264 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i512 %gmem, i64 %sext_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 265 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [71/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 266 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 267 [68/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 267 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 268 [69/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 268 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 269 [70/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 269 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 270 [67/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 270 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 271 [68/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 271 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 272 [69/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 272 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 273 [66/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 273 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 274 [67/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 274 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 275 [68/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 275 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 276 [65/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 277 [66/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 277 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 278 [67/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 278 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 279 [64/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 280 [65/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 280 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 281 [66/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 281 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 282 [63/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 283 [64/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 283 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 284 [65/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 284 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 285 [62/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 286 [63/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 286 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 287 [64/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 287 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 288 [61/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 288 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 289 [62/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 289 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 290 [63/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 290 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 291 [60/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 292 [61/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 292 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 293 [62/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 293 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 294 [59/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 294 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 295 [60/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 295 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 296 [61/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 296 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 297 [58/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 297 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [59/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 298 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [60/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 299 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 300 [57/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 300 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 301 [58/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 301 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 302 [59/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 302 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 303 [56/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 303 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 304 [57/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 304 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 305 [58/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 305 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 306 [55/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 306 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 307 [56/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 307 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 308 [57/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 308 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 309 [54/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 309 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [55/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 310 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [56/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 311 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 312 [53/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 312 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 313 [54/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 313 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 314 [55/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 314 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 315 [52/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 315 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 316 [53/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 316 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 317 [54/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 317 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 318 [51/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 318 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 319 [52/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 319 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 320 [53/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 320 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 321 [50/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 321 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 322 [51/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 322 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 323 [52/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 323 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 324 [49/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 324 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 325 [50/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 325 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 326 [51/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 326 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 327 [48/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 327 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 328 [49/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 328 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 329 [50/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 329 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 330 [47/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 330 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 331 [48/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 331 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 332 [49/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 332 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 333 [46/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 333 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 334 [47/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 334 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 335 [48/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 335 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 336 [45/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 336 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 337 [46/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 337 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 338 [47/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 338 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 339 [44/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 339 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 340 [45/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 341 [46/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 341 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 342 [43/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 342 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 343 [44/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 343 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 344 [45/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 344 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 345 [42/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 345 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 346 [43/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 346 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 347 [44/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 347 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 348 [41/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 348 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 349 [42/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 349 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 350 [43/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 350 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 351 [40/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 351 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 352 [41/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 352 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 353 [42/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 353 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 354 [39/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 354 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 355 [40/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 355 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 356 [41/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 356 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 357 [38/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 357 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 358 [39/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 358 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 359 [40/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 359 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 360 [37/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 360 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 361 [38/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 361 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 362 [39/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 362 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 363 [36/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 363 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 364 [37/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 364 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 365 [38/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 365 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 366 [35/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 366 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 367 [36/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 367 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 368 [37/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 368 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 369 [34/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 369 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 370 [35/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 370 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 371 [36/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 371 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 372 [33/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 372 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 373 [34/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 373 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 374 [35/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 374 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 375 [32/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 375 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 376 [33/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 376 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 377 [34/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 377 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 378 [31/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 378 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 379 [32/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 379 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 380 [33/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 380 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 381 [30/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 381 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 382 [31/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 382 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 383 [32/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 383 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 384 [29/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 384 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 385 [30/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 385 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 386 [31/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 386 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 387 [28/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 387 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 388 [29/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 388 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 389 [30/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 389 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 390 [27/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 390 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 391 [28/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 391 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 392 [29/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 392 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 393 [26/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 393 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 394 [27/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 394 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 395 [28/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 395 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 396 [25/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 396 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 397 [26/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 397 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 398 [27/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 398 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 399 [24/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 399 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 400 [25/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 400 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 401 [26/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 401 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 402 [23/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 402 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 403 [24/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 403 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 404 [25/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 404 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 405 [22/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 405 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 406 [23/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 406 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 407 [24/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 407 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 408 [21/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 408 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 409 [22/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 409 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 410 [23/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 410 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 411 [20/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 411 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 412 [21/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 412 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 413 [22/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 413 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 414 [19/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 414 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 415 [20/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 415 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 416 [21/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 416 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 417 [18/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 417 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 418 [19/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 418 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 419 [20/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 419 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 420 [17/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 420 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 421 [18/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 421 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 422 [19/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 422 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 423 [16/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 423 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 424 [17/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 424 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 425 [18/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 425 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 426 [15/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 426 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 427 [16/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 427 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 428 [17/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 428 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 429 [14/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 429 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 430 [15/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 430 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 431 [16/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 431 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 432 [13/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 432 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 433 [14/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 433 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 434 [15/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 434 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 435 [12/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 435 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 436 [13/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 436 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 437 [14/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 437 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 438 [11/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 438 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 439 [12/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 439 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 440 [13/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 440 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 441 [10/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 441 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 442 [11/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 442 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 443 [12/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 443 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 444 [9/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 444 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 445 [10/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 445 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 446 [11/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 446 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 447 [8/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 447 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 448 [9/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 448 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 449 [10/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 449 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 450 [7/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 450 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 451 [8/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 451 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 452 [9/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 452 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 453 [6/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 453 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 454 [7/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 454 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 455 [8/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 455 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 456 [5/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 456 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 457 [6/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 457 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 458 [7/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 458 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 459 [4/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 459 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 460 [5/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 460 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 461 [6/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 461 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 462 [3/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 462 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 463 [4/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 463 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 464 [5/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 464 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 465 [2/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 465 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 466 [3/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 466 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 467 [4/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 467 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 468 [1/71] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 468 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 469 [2/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 469 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 470 [3/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 470 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 471 [1/1] (4.86ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 471 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 472 [1/71] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 472 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 473 [2/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 473 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 474 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %shl_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 475 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 476 [1/1] (1.88ns)   --->   "%lshr_ln15 = lshr i512 %gmem_addr_1_read, i512 %zext_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 476 'lshr' 'lshr_ln15' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 477 [1/1] (0.00ns)   --->   "%r = trunc i512 %lshr_ln15" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 477 'trunc' 'r' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 478 [1/1] (4.86ns)   --->   "%gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 478 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 479 [1/71] (4.86ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 479 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.86>
ST_75 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15_3, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 480 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %shl_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 481 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 482 [1/1] (1.88ns)   --->   "%lshr_ln15_1 = lshr i512 %gmem_addr_2_read, i512 %zext_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 482 'lshr' 'lshr_ln15_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 483 [1/1] (0.00ns)   --->   "%g = trunc i512 %lshr_ln15_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 483 'trunc' 'g' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 484 [1/1] (4.86ns)   --->   "%gmem_addr_3_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 484 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 485 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 486 [5/5] (4.47ns)   --->   "%conv = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 486 'sitodp' 'conv' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.47>
ST_76 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln15_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln15_6, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 487 'bitconcatenate' 'shl_ln15_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i9 %shl_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 488 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 489 [1/1] (1.88ns)   --->   "%lshr_ln15_2 = lshr i512 %gmem_addr_3_read, i512 %zext_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 489 'lshr' 'lshr_ln15_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 490 [1/1] (0.00ns)   --->   "%b = trunc i512 %lshr_ln15_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:15]   --->   Operation 490 'trunc' 'b' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 491 [4/5] (4.47ns)   --->   "%conv = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 491 'sitodp' 'conv' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i8 %g" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 492 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 493 [5/5] (4.47ns)   --->   "%conv1 = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 493 'sitodp' 'conv1' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.47>
ST_77 : Operation 494 [3/5] (4.47ns)   --->   "%conv = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 494 'sitodp' 'conv' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 495 [4/5] (4.47ns)   --->   "%conv1 = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 495 'sitodp' 'conv1' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %b" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 496 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 497 [5/5] (4.47ns)   --->   "%conv2 = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 497 'sitodp' 'conv2' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.47>
ST_78 : Operation 498 [2/5] (4.47ns)   --->   "%conv = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 498 'sitodp' 'conv' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 499 [3/5] (4.47ns)   --->   "%conv1 = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 499 'sitodp' 'conv1' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 500 [4/5] (4.47ns)   --->   "%conv2 = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 500 'sitodp' 'conv2' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.47>
ST_79 : Operation 501 [1/5] (4.47ns)   --->   "%conv = sitodp i32 %zext_ln20" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 501 'sitodp' 'conv' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 502 [2/5] (4.47ns)   --->   "%conv1 = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 502 'sitodp' 'conv1' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 503 [3/5] (4.47ns)   --->   "%conv2 = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 503 'sitodp' 'conv2' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.57>
ST_80 : Operation 504 [7/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 504 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 505 [1/5] (4.47ns)   --->   "%conv1 = sitodp i32 %zext_ln20_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 505 'sitodp' 'conv1' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 506 [2/5] (4.47ns)   --->   "%conv2 = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 506 'sitodp' 'conv2' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.57>
ST_81 : Operation 507 [6/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 507 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 508 [7/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 508 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 509 [1/5] (4.47ns)   --->   "%conv2 = sitodp i32 %zext_ln20_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 509 'sitodp' 'conv2' <Predicate = true> <Delay = 4.47> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.57>
ST_82 : Operation 510 [5/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 510 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 511 [6/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 511 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 512 [7/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 512 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.57>
ST_83 : Operation 513 [4/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 513 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 514 [5/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 514 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 515 [6/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 515 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.57>
ST_84 : Operation 516 [3/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 516 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 517 [4/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 517 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 518 [5/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 518 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.57>
ST_85 : Operation 519 [2/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 519 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 520 [3/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 520 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 521 [4/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 521 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.57>
ST_86 : Operation 522 [1/7] (4.57ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 522 'dmul' 'mul' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 523 [2/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 523 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 524 [3/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 524 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.57>
ST_87 : Operation 525 [1/7] (4.57ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 525 'dmul' 'mul1' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 526 [2/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 526 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.57>
ST_88 : Operation 527 [8/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 527 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 528 [1/7] (4.57ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 528 'dmul' 'mul2' <Predicate = true> <Delay = 4.57> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.71>
ST_89 : Operation 529 [7/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 529 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.71>
ST_90 : Operation 530 [6/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 530 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.71>
ST_91 : Operation 531 [5/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 531 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.71>
ST_92 : Operation 532 [4/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 532 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.71>
ST_93 : Operation 533 [3/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 533 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.71>
ST_94 : Operation 534 [2/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 534 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.71>
ST_95 : Operation 535 [1/8] (3.71ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 535 'dadd' 'add' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.71>
ST_96 : Operation 536 [8/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 536 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.71>
ST_97 : Operation 537 [7/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 537 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.71>
ST_98 : Operation 538 [6/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 538 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.71>
ST_99 : Operation 539 [5/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 539 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.71>
ST_100 : Operation 540 [4/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 540 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.71>
ST_101 : Operation 541 [3/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 541 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.71>
ST_102 : Operation 542 [2/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 542 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.71>
ST_103 : Operation 543 [1/8] (3.71ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 543 'dadd' 'add1' <Predicate = true> <Delay = 3.71> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.89>
ST_104 : Operation 544 [2/2] (2.89ns)   --->   "%gray = fptrunc i64 %add1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 544 'fptrunc' 'gray' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.89>
ST_105 : Operation 545 [1/2] (2.89ns)   --->   "%gray = fptrunc i64 %add1" [../EdgedetectBaseline_host/src/edgedetect.cpp:20]   --->   Operation 545 'fptrunc' 'gray' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.30>
ST_106 : Operation 546 [2/2] (2.30ns)   --->   "%dc = fpext i32 %gray" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 546 'fpext' 'dc' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.54>
ST_107 : Operation 547 [1/2] (2.30ns)   --->   "%dc = fpext i32 %gray" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 547 'fpext' 'dc' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 548 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 548 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 549 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 549 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 550 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 550 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 551 [1/1] (0.00ns)   --->   "%xs_sig = trunc i64 %data_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 551 'trunc' 'xs_sig' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 552 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 552 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %index" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 553 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 554 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln32" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 554 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 555 [2/2] (1.23ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 555 'load' 'mask' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_107 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 556 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>

State 108 <SV = 107> <Delay = 3.24>
ST_108 : Operation 557 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_ult  i11 %xs_exp, i11 1023" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 557 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 558 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_ugt  i11 %xs_exp, i11 1075" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 558 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 559 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xs_sign, i63 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:22->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 559 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t_3" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:22->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 560 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 561 [1/2] (1.23ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 561 'load' 'mask' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_108 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i52 %mask" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:28->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 562 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 563 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %trunc_ln479" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 563 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 564 [1/1] (1.08ns)   --->   "%add_ln36 = add i64 %zext_ln28, i64 %t" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 564 'add' 'add_ln36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 565 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln36, i32 63" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:465->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 565 'bitselect' 'xs_sign_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 566 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %add_ln36, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:466->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 566 'partselect' 'xs_exp_1' <Predicate = (xs_sign)> <Delay = 0.00>
ST_108 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xs_sig_1 = trunc i64 %add_ln36" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:467->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 567 'trunc' 'xs_sig_1' <Predicate = (xs_sign)> <Delay = 0.00>
ST_108 : Operation 568 [1/1] (0.28ns)   --->   "%xs_sign_2 = and i1 %xs_sign, i1 %xs_sign_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 568 'and' 'xs_sign_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 569 [1/1] (0.38ns)   --->   "%xs_exp_2 = select i1 %xs_sign, i11 %xs_exp_1, i11 %xs_exp" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 569 'select' 'xs_exp_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xs_sig_2 = select i1 %xs_sign, i52 %xs_sig_1, i52 %xs_sig" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 570 'select' 'xs_sig_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_3)   --->   "%xor_ln39 = xor i52 %mask, i52 4503599627370495" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 571 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 572 [1/1] (0.44ns) (out node of the LUT)   --->   "%xs_sig_3 = and i52 %xs_sig_2, i52 %xor_ln39" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 572 'and' 'xs_sig_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 573 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_2, i11 %xs_exp_2, i52 %xs_sig_3" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:40->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 573 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:40->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 574 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln18 = xor i1 %icmp_ln18, i1 1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 575 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 576 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln24, i1 %xor_ln18" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 576 'and' 'and_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24)   --->   "%or_ln24 = or i1 %icmp_ln18, i1 %icmp_ln24" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 577 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 578 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln24 = xor i1 %or_ln24, i1 1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 578 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 579 [1/1] (1.10ns)   --->   "%icmp_ln19 = icmp_ne  i52 %xs_sig, i52 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 579 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 580 [1/1] (0.79ns)   --->   "%icmp_ln19_1 = icmp_ne  i11 %xs_exp, i11 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 580 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 581 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln19 = and i1 %xs_sign, i1 %or_ln19" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 582 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 583 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln19, i1 %icmp_ln18" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 583 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 584 [1/1] (0.00ns)   --->   "%sel_tmp8_i = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %and_ln24, i1 %xor_ln24, i1 %and_ln19_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 584 'bitconcatenate' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 585 [1/1] (0.47ns)   --->   "%dc_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4double.double.i3, i3 4, i64 %dc, i3 2, i64 %bitcast_ln497_1, i3 1, i64 -1, i3 0, i64 %bitcast_ln497, i64 <undef>, i3 %sel_tmp8_i" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 585 'sparsemux' 'dc_1' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.86>
ST_109 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %output_image_read, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 586 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i58 %trunc_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 587 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 588 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln10" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 588 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 589 [1/1] (4.86ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i64 4800" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 589 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc36" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 590 'br' 'br_ln21' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_109 : Operation 591 [1/1] (0.00ns)   --->   "%phi_ln216_load = load i504 %phi_ln216" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 591 'load' 'phi_ln216_load' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_13_2_str"   --->   Operation 592 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 593 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 593 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 594 [1/1] (0.60ns)   --->   "%select_ln10_2 = select i1 %icmp_ln137, i504 0, i504 %phi_ln216_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:10]   --->   Operation 594 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 595 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:12]   --->   Operation 595 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 596 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 596 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 597 [1/1] (0.00ns)   --->   "%xs_exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 597 'partselect' 'xs_exp_4' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 598 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 599 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 599 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 600 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 601 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 602 [1/1] (0.79ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 602 'add' 'add_ln486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 603 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 604 [1/1] (0.79ns)   --->   "%sub_ln71 = sub i11 1023, i11 %xs_exp_4" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 604 'sub' 'sub_ln71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i11 %sub_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 605 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 606 [1/1] (0.37ns)   --->   "%select_ln71 = select i1 %tmp_7, i12 %sext_ln71, i12 %add_ln486" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 606 'select' 'select_ln71' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i12 %select_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 607 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 608 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 609 [1/1] (1.50ns)   --->   "%lshr_ln71 = lshr i113 %zext_ln68, i113 %zext_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 609 'lshr' 'lshr_ln71' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 610 [1/1] (1.50ns)   --->   "%shl_ln71 = shl i113 %zext_ln68, i113 %zext_ln71" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 610 'shl' 'shl_ln71' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %lshr_ln71, i32 53, i32 60" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 611 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %shl_ln71, i32 53, i32 60" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 612 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 613 [1/1] (0.39ns)   --->   "%select_ln71_1 = select i1 %tmp_7, i8 %tmp_9, i8 %tmp_s" [/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 613 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %select_ln71_1, i504 %select_ln10_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 614 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %select_ln10_2, i32 8, i32 503" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 615 'partselect' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_109 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %select_ln71_1, i496 %tmp_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:13]   --->   Operation 616 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_109 : Operation 617 [1/1] (0.60ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i504 0, i504 %tmp_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 617 'select' 'select_ln21' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 618 [1/1] (0.42ns)   --->   "%store_ln21 = store i504 %select_ln21, i504 %phi_ln216" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 618 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>

State 110 <SV = 109> <Delay = 4.86>
ST_110 : Operation 619 [1/1] (4.86ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 619 'write' 'write_ln21' <Predicate = (icmp_ln21)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:21]   --->   Operation 620 'br' 'br_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 111 <SV = 110> <Delay = 4.86>
ST_111 : Operation 621 [68/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 621 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 4.86>
ST_112 : Operation 622 [67/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 622 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 4.86>
ST_113 : Operation 623 [66/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 623 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 4.86>
ST_114 : Operation 624 [65/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 624 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 4.86>
ST_115 : Operation 625 [64/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 625 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 4.86>
ST_116 : Operation 626 [63/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 626 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 4.86>
ST_117 : Operation 627 [62/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 627 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 4.86>
ST_118 : Operation 628 [61/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 628 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 4.86>
ST_119 : Operation 629 [60/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 629 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 4.86>
ST_120 : Operation 630 [59/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 630 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 4.86>
ST_121 : Operation 631 [58/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 631 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 4.86>
ST_122 : Operation 632 [57/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 632 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 4.86>
ST_123 : Operation 633 [56/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 633 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 4.86>
ST_124 : Operation 634 [55/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 634 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 4.86>
ST_125 : Operation 635 [54/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 635 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 4.86>
ST_126 : Operation 636 [53/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 636 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 4.86>
ST_127 : Operation 637 [52/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 637 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 4.86>
ST_128 : Operation 638 [51/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 638 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 4.86>
ST_129 : Operation 639 [50/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 639 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 4.86>
ST_130 : Operation 640 [49/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 640 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 4.86>
ST_131 : Operation 641 [48/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 641 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 4.86>
ST_132 : Operation 642 [47/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 642 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 4.86>
ST_133 : Operation 643 [46/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 643 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 4.86>
ST_134 : Operation 644 [45/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 644 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 4.86>
ST_135 : Operation 645 [44/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 645 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 4.86>
ST_136 : Operation 646 [43/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 646 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 4.86>
ST_137 : Operation 647 [42/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 647 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 4.86>
ST_138 : Operation 648 [41/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 648 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 4.86>
ST_139 : Operation 649 [40/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 649 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 4.86>
ST_140 : Operation 650 [39/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 650 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 4.86>
ST_141 : Operation 651 [38/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 651 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 4.86>
ST_142 : Operation 652 [37/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 652 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 4.86>
ST_143 : Operation 653 [36/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 653 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 4.86>
ST_144 : Operation 654 [35/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 654 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 4.86>
ST_145 : Operation 655 [34/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 655 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 4.86>
ST_146 : Operation 656 [33/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 656 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 4.86>
ST_147 : Operation 657 [32/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 657 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 4.86>
ST_148 : Operation 658 [31/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 658 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 4.86>
ST_149 : Operation 659 [30/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 659 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 4.86>
ST_150 : Operation 660 [29/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 660 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 4.86>
ST_151 : Operation 661 [28/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 661 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 4.86>
ST_152 : Operation 662 [27/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 662 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 4.86>
ST_153 : Operation 663 [26/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 663 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 4.86>
ST_154 : Operation 664 [25/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 664 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 4.86>
ST_155 : Operation 665 [24/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 665 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 4.86>
ST_156 : Operation 666 [23/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 666 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 4.86>
ST_157 : Operation 667 [22/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 667 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 4.86>
ST_158 : Operation 668 [21/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 668 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 4.86>
ST_159 : Operation 669 [20/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 669 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 4.86>
ST_160 : Operation 670 [19/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 670 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 4.86>
ST_161 : Operation 671 [18/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 671 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 4.86>
ST_162 : Operation 672 [17/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 672 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 4.86>
ST_163 : Operation 673 [16/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 673 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 4.86>
ST_164 : Operation 674 [15/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 674 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 4.86>
ST_165 : Operation 675 [14/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 675 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 4.86>
ST_166 : Operation 676 [13/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 676 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 4.86>
ST_167 : Operation 677 [12/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 677 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 4.86>
ST_168 : Operation 678 [11/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 678 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 4.86>
ST_169 : Operation 679 [10/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 679 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 4.86>
ST_170 : Operation 680 [9/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 680 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 4.86>
ST_171 : Operation 681 [8/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 681 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 4.86>
ST_172 : Operation 682 [7/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 682 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 4.86>
ST_173 : Operation 683 [6/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 683 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 4.86>
ST_174 : Operation 684 [5/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 684 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 4.86>
ST_175 : Operation 685 [4/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 685 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 4.86>
ST_176 : Operation 686 [3/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 686 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 4.86>
ST_177 : Operation 687 [2/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 687 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 4.86>
ST_178 : Operation 688 [1/68] (4.86ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 688 'writeresp' 'empty_21' <Predicate = (icmp_ln10)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc.split._crit_edge"   --->   Operation 689 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_178 : Operation 690 [1/1] (0.42ns)   --->   "%ret_ln24 = ret" [../EdgedetectBaseline_host/src/edgedetect.cpp:24]   --->   Operation 690 'ret' 'ret_ln24' <Predicate = (icmp_ln10)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 3.170ns
The critical path consists of the following:
	s_axi read operation ('input_image_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:8) on port 'input_image' (../EdgedetectBaseline_host/src/edgedetect.cpp:8) [21]  (1.000 ns)
	'add' operation 64 bit ('add_ln15', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) [66]  (1.085 ns)
	'add' operation 64 bit ('add_ln15_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) [67]  (1.085 ns)

 <State 2>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) [70]  (0.000 ns)
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 4>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 5>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [71]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [72]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [83]  (4.867 ns)

 <State 75>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:15) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:15) [94]  (4.867 ns)

 <State 76>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [102]  (4.470 ns)

 <State 77>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [102]  (4.470 ns)

 <State 78>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [102]  (4.470 ns)

 <State 79>: 4.470ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [102]  (4.470 ns)

 <State 80>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 81>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 82>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 83>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 84>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 85>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 86>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [103]  (4.573 ns)

 <State 87>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [106]  (4.573 ns)

 <State 88>: 4.573ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [110]  (4.573 ns)

 <State 89>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 90>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 91>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 92>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 93>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 94>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 95>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [107]  (3.712 ns)

 <State 96>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 97>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 98>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 99>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 100>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 101>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 102>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 103>: 3.712ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [111]  (3.712 ns)

 <State 104>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('gray', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [112]  (2.891 ns)

 <State 105>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('gray', ../EdgedetectBaseline_host/src/edgedetect.cpp:20) [112]  (2.891 ns)

 <State 106>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21) [113]  (2.306 ns)

 <State 107>: 3.543ns
The critical path consists of the following:
	'fpext' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21) [113]  (2.306 ns)
	'getelementptr' operation 6 bit ('mask_table_addr', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:32->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) [124]  (0.000 ns)
	'load' operation 52 bit ('mask', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) on array 'mask_table' [125]  (1.237 ns)

 <State 108>: 3.245ns
The critical path consists of the following:
	'load' operation 52 bit ('mask', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) on array 'mask_table' [125]  (1.237 ns)
	'add' operation 64 bit ('add_ln36', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) [129]  (1.085 ns)
	'select' operation 52 bit ('xs.sig', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) [135]  (0.000 ns)
	'and' operation 52 bit ('xs.sig', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->../EdgedetectBaseline_host/src/edgedetect.cpp:21) [137]  (0.447 ns)
	'sparsemux' operation 64 bit ('x', ../EdgedetectBaseline_host/src/edgedetect.cpp:21) [150]  (0.476 ns)

 <State 109>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:10) [34]  (0.000 ns)
	bus request operation ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:10) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:10) [37]  (4.867 ns)

 <State 110>: 4.867ns
The critical path consists of the following:
	bus write operation ('write_ln21', ../EdgedetectBaseline_host/src/edgedetect.cpp:21) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:21) [174]  (4.867 ns)

 <State 111>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 112>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 113>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 114>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 115>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 116>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 117>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 118>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 119>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 120>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 121>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 122>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 123>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 124>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 125>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 126>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 127>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 128>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 129>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 130>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 131>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 132>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 133>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 134>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 135>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 136>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 137>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 138>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 139>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 140>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 141>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 142>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 143>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 144>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 145>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 146>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 147>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 148>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 149>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 150>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 151>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 152>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 153>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 154>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 155>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 156>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 157>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 158>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 159>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 160>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 161>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 162>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 163>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 164>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 165>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 166>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 167>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 168>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 169>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 170>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 171>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 172>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 173>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 174>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 175>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 176>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 177>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)

 <State 178>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_21', ../EdgedetectBaseline_host/src/edgedetect.cpp:24) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:24) [187]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
