// Seed: 2529807784
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  real id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd80
) (
    input  wire id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output wire id_3
);
  assign id_3 = id_2;
  wire id_5, _id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  logic [7:0][-1 'h0 : id_6] id_11, id_12;
  wire id_13, id_14;
  assign id_10 = id_12[-1];
  logic id_15;
endmodule
