<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:145:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="if.then.load.2," ID="offsetseq" BundleName="gmem0" VarName="offset" LoopLoc="top.cpp:145:3" LoopName="Store_vertice_loop" ParentFunc="dut(unsigned int, unsigned int, unsigned int*, unsigned int*, float*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:154:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="if.then15.load.2," ID="columnseq" BundleName="gmem1" VarName="column" LoopLoc="top.cpp:154:3" LoopName="Store_edge_loop" ParentFunc="dut(unsigned int, unsigned int, unsigned int*, unsigned int*, float*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:300:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="if.then225.store.4," ID="btwnseq" BundleName="gmem3" VarName="btwn" LoopLoc="top.cpp:300:3" LoopName="Output_loop" ParentFunc="dut(unsigned int, unsigned int, unsigned int*, unsigned int*, float*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="top.cpp:162:3" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="top.cpp:162:3" LoopName="Main_loop" ParentFunc="dut(unsigned int, unsigned int, unsigned int*, unsigned int*, float*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:145:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'Store_vertice_loop' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="top.cpp:145:3" LoopName="Store_vertice_loop" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:154:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'Store_edge_loop' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="top.cpp:154:3" LoopName="Store_edge_loop" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:300:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'Output_loop' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="top.cpp:300:3" LoopName="Output_loop" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

