--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml memByte.twx memByte.ncd -o memByte.twr memByte.pcf -ucf
memByte.ucf

Design file:              memByte.ncd
Physical constraint file: memByte.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYS_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |    1.500(R)|    1.177(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<0>   |    0.493(R)|    0.789(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<1>   |    0.978(R)|    0.404(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<2>   |    0.848(R)|    0.504(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<3>   |    0.761(R)|    0.573(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<4>   |    1.130(R)|    0.278(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<5>   |    0.709(R)|    0.609(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<6>   |    0.591(R)|    0.709(R)|SYS_CLK_BUFGP     |   0.000|
byteIn<7>   |    1.484(R)|   -0.005(R)|SYS_CLK_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock SYS_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
byteOut<0>  |    7.893(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<1>  |    7.650(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<2>  |    8.244(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<3>  |    8.591(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<4>  |    8.203(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<5>  |    8.660(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<6>  |    8.473(R)|SYS_CLK_BUFGP     |   0.000|
byteOut<7>  |    8.066(R)|SYS_CLK_BUFGP     |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Nov 30 13:22:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



