FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK\I";
2"DATA\I";
3"VCC5\G";
4"ASYNC_PULSE_OUT\I";
5"GND\G";
6"LE_ASYNC_PULSE\I";
7"UN$1$DS102350$I15$LE";
8"ASYNC_PULSE_IN\I";
9"UN$1$10H124$I13$D";
10"VCC\G";
%"10H124"
"1","(4725,3300)","0","ecl","I13";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100"
SECTION"1";
"Y* \B"0;
"Q"4;
"D"9;
"C"10;
%"F06"
"1","(3200,3475)","0","ttl","I14";
MAX_DELAY"10000";
PACK_TYPE"SOIC"
CDS_LIB"ttl";
"A <SIZE-1..0>"6;
"Y <SIZE-1..0>* \B"7;
%"DS102350"
"1","(3800,3250)","0","ttl","I15";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"D/P2"2;
"CLK/P1"1;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"8;
"PS"3;
"MS"5;
"OUT"9;
"PWM"0;
"LE* \B"7;
END.
