

================================================================
== Vitis HLS Report for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'
================================================================
* Date:           Thu Oct 30 21:33:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18827|    18827|  0.188 ms|  0.188 ms|  18827|  18827|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1  |    18825|    18825|       331|          1|          1|  18496|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 331


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 331
* Pipeline : 1
  Pipeline-0 : II = 1, D = 331, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%pad_w = alloca i32 1"   --->   Operation 334 'alloca' 'pad_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%th = alloca i32 1"   --->   Operation 335 'alloca' 'th' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 336 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 337 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%indvar_flatten293 = alloca i32 1"   --->   Operation 338 'alloca' 'indvar_flatten293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_output_tile, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 339 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_output_tile_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 340 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 341 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 342 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 343 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 344 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 345 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 346 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 347 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 348 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 349 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 350 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 351 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 352 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 353 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 354 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 355 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 356 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 357 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 358 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 359 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 360 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 361 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 362 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 363 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 364 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 365 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 366 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 367 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 368 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 369 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 370 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 371 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 372 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 373 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 374 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 375 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 376 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 377 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 378 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 379 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 380 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 381 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 382 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 383 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 384 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 385 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 386 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 387 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 388 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 389 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 390 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 391 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 392 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 393 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 394 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 395 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 396 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 397 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 398 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 399 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 400 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 401 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 402 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 403 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 404 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 405 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 406 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 407 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 408 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 409 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 410 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 411 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 412 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 413 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 414 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 415 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 416 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 417 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 418 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 419 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 420 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 421 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 422 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 423 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 424 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 425 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 426 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 427 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 428 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 429 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 430 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 431 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 432 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 433 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 434 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 435 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 436 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 437 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 438 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 439 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 440 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 441 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 442 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 443 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 444 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 445 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 446 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 447 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 448 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 449 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 450 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 451 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 452 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 453 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 454 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 455 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 456 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 457 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 458 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 459 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 460 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 461 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 462 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 463 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 464 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 465 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 466 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 467 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 468 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 469 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 470 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 471 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 472 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 473 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 474 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 475 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 476 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 477 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 478 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 479 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 480 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 481 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 482 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 483 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 484 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 485 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 486 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 487 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 488 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 489 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 490 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 491 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 492 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 493 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 494 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 495 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 496 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 497 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 498 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 499 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 500 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 501 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 502 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 503 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mux_case_166162022_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_166162022_i"   --->   Operation 504 'read' 'mux_case_166162022_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%mux_case_165981900_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165981900_i"   --->   Operation 505 'read' 'mux_case_165981900_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mux_case_165801784_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165801784_i"   --->   Operation 506 'read' 'mux_case_165801784_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%mux_case_165621665_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165621665_i"   --->   Operation 507 'read' 'mux_case_165621665_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mux_case_165441546_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165441546_i"   --->   Operation 508 'read' 'mux_case_165441546_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%mux_case_165261427_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165261427_i"   --->   Operation 509 'read' 'mux_case_165261427_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%mux_case_165081308_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165081308_i"   --->   Operation 510 'read' 'mux_case_165081308_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%mux_case_164901189_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_164901189_i"   --->   Operation 511 'read' 'mux_case_164901189_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mux_case_164721070_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_164721070_i"   --->   Operation 512 'read' 'mux_case_164721070_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%mux_case_16454951_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16454951_i"   --->   Operation 513 'read' 'mux_case_16454951_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%mux_case_16436832_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16436832_i"   --->   Operation 514 'read' 'mux_case_16436832_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mux_case_16418713_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16418713_i"   --->   Operation 515 'read' 'mux_case_16418713_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mux_case_16400594_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16400594_i"   --->   Operation 516 'read' 'mux_case_16400594_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mux_case_16382475_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16382475_i"   --->   Operation 517 'read' 'mux_case_16382475_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%mux_case_16364356_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16364356_i"   --->   Operation 518 'read' 'mux_case_16364356_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%mux_case_16346237_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16346237_i"   --->   Operation 519 'read' 'mux_case_16346237_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%mux_case_16118_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16118_i"   --->   Operation 520 'read' 'mux_case_16118_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%mux_case_156152015_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_156152015_i"   --->   Operation 521 'read' 'mux_case_156152015_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mux_case_146142008_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_146142008_i"   --->   Operation 522 'read' 'mux_case_146142008_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%mux_case_136132001_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_136132001_i"   --->   Operation 523 'read' 'mux_case_136132001_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mux_case_126121994_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_126121994_i"   --->   Operation 524 'read' 'mux_case_126121994_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%mux_case_116111987_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116111987_i"   --->   Operation 525 'read' 'mux_case_116111987_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mux_case_106101980_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_106101980_i"   --->   Operation 526 'read' 'mux_case_106101980_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%mux_case_96091973_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_96091973_i"   --->   Operation 527 'read' 'mux_case_96091973_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%mux_case_86081966_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_86081966_i"   --->   Operation 528 'read' 'mux_case_86081966_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mux_case_76071959_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_76071959_i"   --->   Operation 529 'read' 'mux_case_76071959_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%mux_case_66061952_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_66061952_i"   --->   Operation 530 'read' 'mux_case_66061952_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mux_case_56051945_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_56051945_i"   --->   Operation 531 'read' 'mux_case_56051945_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mux_case_46041938_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46041938_i"   --->   Operation 532 'read' 'mux_case_46041938_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%mux_case_36031931_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36031931_i"   --->   Operation 533 'read' 'mux_case_36031931_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%mux_case_26021924_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26021924_i"   --->   Operation 534 'read' 'mux_case_26021924_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mux_case_16011917_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16011917_i"   --->   Operation 535 'read' 'mux_case_16011917_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%mux_case_06001910_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_06001910_i"   --->   Operation 536 'read' 'mux_case_06001910_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%mux_case_155971893_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155971893_i"   --->   Operation 537 'read' 'mux_case_155971893_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mux_case_145961886_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145961886_i"   --->   Operation 538 'read' 'mux_case_145961886_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mux_case_135951879_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135951879_i"   --->   Operation 539 'read' 'mux_case_135951879_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%mux_case_125941872_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125941872_i"   --->   Operation 540 'read' 'mux_case_125941872_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%mux_case_115931865_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115931865_i"   --->   Operation 541 'read' 'mux_case_115931865_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mux_case_105921858_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105921858_i"   --->   Operation 542 'read' 'mux_case_105921858_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%mux_case_95911851_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95911851_i"   --->   Operation 543 'read' 'mux_case_95911851_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%mux_case_85901844_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85901844_i"   --->   Operation 544 'read' 'mux_case_85901844_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mux_case_75891837_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75891837_i"   --->   Operation 545 'read' 'mux_case_75891837_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%mux_case_65881830_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65881830_i"   --->   Operation 546 'read' 'mux_case_65881830_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%mux_case_55871823_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55871823_i"   --->   Operation 547 'read' 'mux_case_55871823_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mux_case_45861816_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45861816_i"   --->   Operation 548 'read' 'mux_case_45861816_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%mux_case_35851809_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35851809_i"   --->   Operation 549 'read' 'mux_case_35851809_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%mux_case_25841802_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25841802_i"   --->   Operation 550 'read' 'mux_case_25841802_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%mux_case_15831795_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15831795_i"   --->   Operation 551 'read' 'mux_case_15831795_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%mux_case_05821788_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05821788_i"   --->   Operation 552 'read' 'mux_case_05821788_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mux_case_155791777_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155791777_i"   --->   Operation 553 'read' 'mux_case_155791777_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%mux_case_145781770_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145781770_i"   --->   Operation 554 'read' 'mux_case_145781770_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%mux_case_135771763_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135771763_i"   --->   Operation 555 'read' 'mux_case_135771763_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%mux_case_125761756_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125761756_i"   --->   Operation 556 'read' 'mux_case_125761756_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%mux_case_115751749_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115751749_i"   --->   Operation 557 'read' 'mux_case_115751749_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%mux_case_105741742_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105741742_i"   --->   Operation 558 'read' 'mux_case_105741742_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mux_case_95731735_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95731735_i"   --->   Operation 559 'read' 'mux_case_95731735_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%mux_case_85721728_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85721728_i"   --->   Operation 560 'read' 'mux_case_85721728_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%mux_case_75711721_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75711721_i"   --->   Operation 561 'read' 'mux_case_75711721_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%mux_case_65701714_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65701714_i"   --->   Operation 562 'read' 'mux_case_65701714_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%mux_case_55691707_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55691707_i"   --->   Operation 563 'read' 'mux_case_55691707_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%mux_case_45681700_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45681700_i"   --->   Operation 564 'read' 'mux_case_45681700_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%mux_case_35671693_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35671693_i"   --->   Operation 565 'read' 'mux_case_35671693_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%mux_case_25661686_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25661686_i"   --->   Operation 566 'read' 'mux_case_25661686_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%mux_case_15651679_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15651679_i"   --->   Operation 567 'read' 'mux_case_15651679_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%mux_case_05641672_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05641672_i"   --->   Operation 568 'read' 'mux_case_05641672_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%mux_case_155611658_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155611658_i"   --->   Operation 569 'read' 'mux_case_155611658_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%mux_case_145601651_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145601651_i"   --->   Operation 570 'read' 'mux_case_145601651_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%mux_case_135591644_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135591644_i"   --->   Operation 571 'read' 'mux_case_135591644_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%mux_case_125581637_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125581637_i"   --->   Operation 572 'read' 'mux_case_125581637_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%mux_case_115571630_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115571630_i"   --->   Operation 573 'read' 'mux_case_115571630_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mux_case_105561623_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105561623_i"   --->   Operation 574 'read' 'mux_case_105561623_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%mux_case_95551616_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95551616_i"   --->   Operation 575 'read' 'mux_case_95551616_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%mux_case_85541609_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85541609_i"   --->   Operation 576 'read' 'mux_case_85541609_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mux_case_75531602_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75531602_i"   --->   Operation 577 'read' 'mux_case_75531602_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%mux_case_65521595_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65521595_i"   --->   Operation 578 'read' 'mux_case_65521595_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%mux_case_55511588_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55511588_i"   --->   Operation 579 'read' 'mux_case_55511588_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%mux_case_45501581_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45501581_i"   --->   Operation 580 'read' 'mux_case_45501581_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%mux_case_35491574_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35491574_i"   --->   Operation 581 'read' 'mux_case_35491574_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mux_case_25481567_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25481567_i"   --->   Operation 582 'read' 'mux_case_25481567_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%mux_case_15471560_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15471560_i"   --->   Operation 583 'read' 'mux_case_15471560_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%mux_case_05461553_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05461553_i"   --->   Operation 584 'read' 'mux_case_05461553_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%mux_case_155431539_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155431539_i"   --->   Operation 585 'read' 'mux_case_155431539_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%mux_case_145421532_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145421532_i"   --->   Operation 586 'read' 'mux_case_145421532_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mux_case_135411525_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135411525_i"   --->   Operation 587 'read' 'mux_case_135411525_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%mux_case_125401518_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125401518_i"   --->   Operation 588 'read' 'mux_case_125401518_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%mux_case_115391511_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115391511_i"   --->   Operation 589 'read' 'mux_case_115391511_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%mux_case_105381504_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105381504_i"   --->   Operation 590 'read' 'mux_case_105381504_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mux_case_95371497_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95371497_i"   --->   Operation 591 'read' 'mux_case_95371497_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%mux_case_85361490_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85361490_i"   --->   Operation 592 'read' 'mux_case_85361490_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%mux_case_75351483_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75351483_i"   --->   Operation 593 'read' 'mux_case_75351483_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%mux_case_65341476_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65341476_i"   --->   Operation 594 'read' 'mux_case_65341476_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%mux_case_55331469_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55331469_i"   --->   Operation 595 'read' 'mux_case_55331469_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mux_case_45321462_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45321462_i"   --->   Operation 596 'read' 'mux_case_45321462_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%mux_case_35311455_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35311455_i"   --->   Operation 597 'read' 'mux_case_35311455_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%mux_case_25301448_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25301448_i"   --->   Operation 598 'read' 'mux_case_25301448_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mux_case_15291441_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15291441_i"   --->   Operation 599 'read' 'mux_case_15291441_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%mux_case_05281434_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05281434_i"   --->   Operation 600 'read' 'mux_case_05281434_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%mux_case_155251420_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155251420_i"   --->   Operation 601 'read' 'mux_case_155251420_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%mux_case_145241413_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145241413_i"   --->   Operation 602 'read' 'mux_case_145241413_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%mux_case_135231406_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135231406_i"   --->   Operation 603 'read' 'mux_case_135231406_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mux_case_125221399_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125221399_i"   --->   Operation 604 'read' 'mux_case_125221399_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%mux_case_115211392_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115211392_i"   --->   Operation 605 'read' 'mux_case_115211392_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%mux_case_105201385_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105201385_i"   --->   Operation 606 'read' 'mux_case_105201385_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%mux_case_95191378_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95191378_i"   --->   Operation 607 'read' 'mux_case_95191378_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mux_case_85181371_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85181371_i"   --->   Operation 608 'read' 'mux_case_85181371_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%mux_case_75171364_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75171364_i"   --->   Operation 609 'read' 'mux_case_75171364_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%mux_case_65161357_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65161357_i"   --->   Operation 610 'read' 'mux_case_65161357_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mux_case_55151350_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55151350_i"   --->   Operation 611 'read' 'mux_case_55151350_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%mux_case_45141343_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45141343_i"   --->   Operation 612 'read' 'mux_case_45141343_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%mux_case_35131336_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35131336_i"   --->   Operation 613 'read' 'mux_case_35131336_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%mux_case_25121329_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25121329_i"   --->   Operation 614 'read' 'mux_case_25121329_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mux_case_15111322_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15111322_i"   --->   Operation 615 'read' 'mux_case_15111322_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%mux_case_05101315_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05101315_i"   --->   Operation 616 'read' 'mux_case_05101315_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%mux_case_155071301_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155071301_i"   --->   Operation 617 'read' 'mux_case_155071301_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%mux_case_145061294_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145061294_i"   --->   Operation 618 'read' 'mux_case_145061294_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mux_case_135051287_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135051287_i"   --->   Operation 619 'read' 'mux_case_135051287_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%mux_case_125041280_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125041280_i"   --->   Operation 620 'read' 'mux_case_125041280_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%mux_case_115031273_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115031273_i"   --->   Operation 621 'read' 'mux_case_115031273_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mux_case_105021266_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105021266_i"   --->   Operation 622 'read' 'mux_case_105021266_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%mux_case_95011259_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95011259_i"   --->   Operation 623 'read' 'mux_case_95011259_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%mux_case_85001252_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85001252_i"   --->   Operation 624 'read' 'mux_case_85001252_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%mux_case_74991245_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74991245_i"   --->   Operation 625 'read' 'mux_case_74991245_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%mux_case_64981238_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64981238_i"   --->   Operation 626 'read' 'mux_case_64981238_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%mux_case_54971231_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54971231_i"   --->   Operation 627 'read' 'mux_case_54971231_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mux_case_44961224_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44961224_i"   --->   Operation 628 'read' 'mux_case_44961224_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mux_case_34951217_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34951217_i"   --->   Operation 629 'read' 'mux_case_34951217_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%mux_case_24941210_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24941210_i"   --->   Operation 630 'read' 'mux_case_24941210_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%mux_case_14931203_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14931203_i"   --->   Operation 631 'read' 'mux_case_14931203_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%mux_case_04921196_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04921196_i"   --->   Operation 632 'read' 'mux_case_04921196_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%mux_case_154891182_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154891182_i"   --->   Operation 633 'read' 'mux_case_154891182_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%mux_case_144881175_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144881175_i"   --->   Operation 634 'read' 'mux_case_144881175_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%mux_case_134871168_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134871168_i"   --->   Operation 635 'read' 'mux_case_134871168_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%mux_case_124861161_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124861161_i"   --->   Operation 636 'read' 'mux_case_124861161_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mux_case_114851154_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114851154_i"   --->   Operation 637 'read' 'mux_case_114851154_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mux_case_104841147_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104841147_i"   --->   Operation 638 'read' 'mux_case_104841147_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%mux_case_94831140_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94831140_i"   --->   Operation 639 'read' 'mux_case_94831140_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%mux_case_84821133_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84821133_i"   --->   Operation 640 'read' 'mux_case_84821133_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%mux_case_74811126_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74811126_i"   --->   Operation 641 'read' 'mux_case_74811126_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%mux_case_64801119_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64801119_i"   --->   Operation 642 'read' 'mux_case_64801119_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mux_case_54791112_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54791112_i"   --->   Operation 643 'read' 'mux_case_54791112_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%mux_case_44781105_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44781105_i"   --->   Operation 644 'read' 'mux_case_44781105_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mux_case_34771098_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34771098_i"   --->   Operation 645 'read' 'mux_case_34771098_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%mux_case_24761091_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24761091_i"   --->   Operation 646 'read' 'mux_case_24761091_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%mux_case_14751084_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14751084_i"   --->   Operation 647 'read' 'mux_case_14751084_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%mux_case_04741077_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04741077_i"   --->   Operation 648 'read' 'mux_case_04741077_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mux_case_154711063_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154711063_i"   --->   Operation 649 'read' 'mux_case_154711063_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%mux_case_144701056_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144701056_i"   --->   Operation 650 'read' 'mux_case_144701056_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%mux_case_134691049_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134691049_i"   --->   Operation 651 'read' 'mux_case_134691049_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mux_case_124681042_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124681042_i"   --->   Operation 652 'read' 'mux_case_124681042_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%mux_case_114671035_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114671035_i"   --->   Operation 653 'read' 'mux_case_114671035_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%mux_case_104661028_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104661028_i"   --->   Operation 654 'read' 'mux_case_104661028_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mux_case_94651021_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94651021_i"   --->   Operation 655 'read' 'mux_case_94651021_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%mux_case_84641014_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84641014_i"   --->   Operation 656 'read' 'mux_case_84641014_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%mux_case_74631007_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74631007_i"   --->   Operation 657 'read' 'mux_case_74631007_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%mux_case_64621000_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64621000_i"   --->   Operation 658 'read' 'mux_case_64621000_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%mux_case_5461993_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5461993_i"   --->   Operation 659 'read' 'mux_case_5461993_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mux_case_4460986_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4460986_i"   --->   Operation 660 'read' 'mux_case_4460986_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%mux_case_3459979_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3459979_i"   --->   Operation 661 'read' 'mux_case_3459979_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%mux_case_2458972_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2458972_i"   --->   Operation 662 'read' 'mux_case_2458972_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mux_case_1457965_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1457965_i"   --->   Operation 663 'read' 'mux_case_1457965_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%mux_case_0456958_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0456958_i"   --->   Operation 664 'read' 'mux_case_0456958_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mux_case_15453944_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15453944_i"   --->   Operation 665 'read' 'mux_case_15453944_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%mux_case_14452937_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14452937_i"   --->   Operation 666 'read' 'mux_case_14452937_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%mux_case_13451930_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13451930_i"   --->   Operation 667 'read' 'mux_case_13451930_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mux_case_12450923_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12450923_i"   --->   Operation 668 'read' 'mux_case_12450923_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%mux_case_11449916_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11449916_i"   --->   Operation 669 'read' 'mux_case_11449916_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mux_case_10448909_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10448909_i"   --->   Operation 670 'read' 'mux_case_10448909_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%mux_case_9447902_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9447902_i"   --->   Operation 671 'read' 'mux_case_9447902_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%mux_case_8446895_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8446895_i"   --->   Operation 672 'read' 'mux_case_8446895_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%mux_case_7445888_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7445888_i"   --->   Operation 673 'read' 'mux_case_7445888_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%mux_case_6444881_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6444881_i"   --->   Operation 674 'read' 'mux_case_6444881_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mux_case_5443874_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5443874_i"   --->   Operation 675 'read' 'mux_case_5443874_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%mux_case_4442867_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4442867_i"   --->   Operation 676 'read' 'mux_case_4442867_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%mux_case_3441860_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3441860_i"   --->   Operation 677 'read' 'mux_case_3441860_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%mux_case_2440853_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2440853_i"   --->   Operation 678 'read' 'mux_case_2440853_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mux_case_1439846_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1439846_i"   --->   Operation 679 'read' 'mux_case_1439846_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%mux_case_0438839_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0438839_i"   --->   Operation 680 'read' 'mux_case_0438839_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mux_case_15435825_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15435825_i"   --->   Operation 681 'read' 'mux_case_15435825_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%mux_case_14434818_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14434818_i"   --->   Operation 682 'read' 'mux_case_14434818_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%mux_case_13433811_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13433811_i"   --->   Operation 683 'read' 'mux_case_13433811_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%mux_case_12432804_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12432804_i"   --->   Operation 684 'read' 'mux_case_12432804_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%mux_case_11431797_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11431797_i"   --->   Operation 685 'read' 'mux_case_11431797_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%mux_case_10430790_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10430790_i"   --->   Operation 686 'read' 'mux_case_10430790_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%mux_case_9429783_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9429783_i"   --->   Operation 687 'read' 'mux_case_9429783_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mux_case_8428776_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8428776_i"   --->   Operation 688 'read' 'mux_case_8428776_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%mux_case_7427769_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7427769_i"   --->   Operation 689 'read' 'mux_case_7427769_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mux_case_6426762_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6426762_i"   --->   Operation 690 'read' 'mux_case_6426762_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%mux_case_5425755_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5425755_i"   --->   Operation 691 'read' 'mux_case_5425755_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mux_case_4424748_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4424748_i"   --->   Operation 692 'read' 'mux_case_4424748_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%mux_case_3423741_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3423741_i"   --->   Operation 693 'read' 'mux_case_3423741_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mux_case_2422734_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2422734_i"   --->   Operation 694 'read' 'mux_case_2422734_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mux_case_1421727_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1421727_i"   --->   Operation 695 'read' 'mux_case_1421727_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%mux_case_0420720_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0420720_i"   --->   Operation 696 'read' 'mux_case_0420720_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%mux_case_15417706_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15417706_i"   --->   Operation 697 'read' 'mux_case_15417706_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%mux_case_14416699_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14416699_i"   --->   Operation 698 'read' 'mux_case_14416699_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%mux_case_13415692_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13415692_i"   --->   Operation 699 'read' 'mux_case_13415692_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%mux_case_12414685_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12414685_i"   --->   Operation 700 'read' 'mux_case_12414685_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%mux_case_11413678_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11413678_i"   --->   Operation 701 'read' 'mux_case_11413678_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mux_case_10412671_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10412671_i"   --->   Operation 702 'read' 'mux_case_10412671_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%mux_case_9411664_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9411664_i"   --->   Operation 703 'read' 'mux_case_9411664_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mux_case_8410657_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8410657_i"   --->   Operation 704 'read' 'mux_case_8410657_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mux_case_7409650_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7409650_i"   --->   Operation 705 'read' 'mux_case_7409650_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%mux_case_6408643_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6408643_i"   --->   Operation 706 'read' 'mux_case_6408643_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%mux_case_5407636_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5407636_i"   --->   Operation 707 'read' 'mux_case_5407636_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%mux_case_4406629_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4406629_i"   --->   Operation 708 'read' 'mux_case_4406629_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%mux_case_3405622_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3405622_i"   --->   Operation 709 'read' 'mux_case_3405622_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%mux_case_2404615_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2404615_i"   --->   Operation 710 'read' 'mux_case_2404615_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mux_case_1403608_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1403608_i"   --->   Operation 711 'read' 'mux_case_1403608_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%mux_case_0402601_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0402601_i"   --->   Operation 712 'read' 'mux_case_0402601_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%mux_case_15399587_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15399587_i"   --->   Operation 713 'read' 'mux_case_15399587_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%mux_case_14398580_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14398580_i"   --->   Operation 714 'read' 'mux_case_14398580_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%mux_case_13397573_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13397573_i"   --->   Operation 715 'read' 'mux_case_13397573_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%mux_case_12396566_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12396566_i"   --->   Operation 716 'read' 'mux_case_12396566_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%mux_case_11395559_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11395559_i"   --->   Operation 717 'read' 'mux_case_11395559_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mux_case_10394552_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10394552_i"   --->   Operation 718 'read' 'mux_case_10394552_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mux_case_9393545_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9393545_i"   --->   Operation 719 'read' 'mux_case_9393545_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%mux_case_8392538_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8392538_i"   --->   Operation 720 'read' 'mux_case_8392538_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mux_case_7391531_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7391531_i"   --->   Operation 721 'read' 'mux_case_7391531_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%mux_case_6390524_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6390524_i"   --->   Operation 722 'read' 'mux_case_6390524_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%mux_case_5389517_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5389517_i"   --->   Operation 723 'read' 'mux_case_5389517_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mux_case_4388510_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4388510_i"   --->   Operation 724 'read' 'mux_case_4388510_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%mux_case_3387503_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3387503_i"   --->   Operation 725 'read' 'mux_case_3387503_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%mux_case_2386496_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2386496_i"   --->   Operation 726 'read' 'mux_case_2386496_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%mux_case_1385489_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1385489_i"   --->   Operation 727 'read' 'mux_case_1385489_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%mux_case_0384482_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0384482_i"   --->   Operation 728 'read' 'mux_case_0384482_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%mux_case_15381468_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15381468_i"   --->   Operation 729 'read' 'mux_case_15381468_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%mux_case_14380461_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14380461_i"   --->   Operation 730 'read' 'mux_case_14380461_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mux_case_13379454_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13379454_i"   --->   Operation 731 'read' 'mux_case_13379454_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%mux_case_12378447_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12378447_i"   --->   Operation 732 'read' 'mux_case_12378447_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%mux_case_11377440_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11377440_i"   --->   Operation 733 'read' 'mux_case_11377440_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%mux_case_10376433_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10376433_i"   --->   Operation 734 'read' 'mux_case_10376433_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mux_case_9375426_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9375426_i"   --->   Operation 735 'read' 'mux_case_9375426_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%mux_case_8374419_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8374419_i"   --->   Operation 736 'read' 'mux_case_8374419_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%mux_case_7373412_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7373412_i"   --->   Operation 737 'read' 'mux_case_7373412_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mux_case_6372405_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6372405_i"   --->   Operation 738 'read' 'mux_case_6372405_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%mux_case_5371398_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5371398_i"   --->   Operation 739 'read' 'mux_case_5371398_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%mux_case_4370391_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4370391_i"   --->   Operation 740 'read' 'mux_case_4370391_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%mux_case_3369384_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3369384_i"   --->   Operation 741 'read' 'mux_case_3369384_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%mux_case_2368377_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2368377_i"   --->   Operation 742 'read' 'mux_case_2368377_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%mux_case_1367370_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1367370_i"   --->   Operation 743 'read' 'mux_case_1367370_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%mux_case_0366363_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0366363_i"   --->   Operation 744 'read' 'mux_case_0366363_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%mux_case_15363349_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15363349_i"   --->   Operation 745 'read' 'mux_case_15363349_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mux_case_14362342_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14362342_i"   --->   Operation 746 'read' 'mux_case_14362342_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%mux_case_13361335_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13361335_i"   --->   Operation 747 'read' 'mux_case_13361335_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%mux_case_12360328_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12360328_i"   --->   Operation 748 'read' 'mux_case_12360328_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%mux_case_11359321_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11359321_i"   --->   Operation 749 'read' 'mux_case_11359321_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mux_case_10358314_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10358314_i"   --->   Operation 750 'read' 'mux_case_10358314_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%mux_case_9357307_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9357307_i"   --->   Operation 751 'read' 'mux_case_9357307_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%mux_case_8356300_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8356300_i"   --->   Operation 752 'read' 'mux_case_8356300_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%mux_case_7355293_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7355293_i"   --->   Operation 753 'read' 'mux_case_7355293_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%mux_case_6354286_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6354286_i"   --->   Operation 754 'read' 'mux_case_6354286_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%mux_case_5353279_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5353279_i"   --->   Operation 755 'read' 'mux_case_5353279_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%mux_case_4352272_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4352272_i"   --->   Operation 756 'read' 'mux_case_4352272_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%mux_case_3351265_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3351265_i"   --->   Operation 757 'read' 'mux_case_3351265_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%mux_case_2350258_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2350258_i"   --->   Operation 758 'read' 'mux_case_2350258_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mux_case_1349251_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1349251_i"   --->   Operation 759 'read' 'mux_case_1349251_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%mux_case_0348244_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0348244_i"   --->   Operation 760 'read' 'mux_case_0348244_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%mux_case_15345230_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15345230_i"   --->   Operation 761 'read' 'mux_case_15345230_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%mux_case_14344223_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14344223_i"   --->   Operation 762 'read' 'mux_case_14344223_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mux_case_13343216_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13343216_i"   --->   Operation 763 'read' 'mux_case_13343216_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%mux_case_12342209_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12342209_i"   --->   Operation 764 'read' 'mux_case_12342209_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%mux_case_11341202_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11341202_i"   --->   Operation 765 'read' 'mux_case_11341202_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mux_case_10340195_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10340195_i"   --->   Operation 766 'read' 'mux_case_10340195_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%mux_case_9339188_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9339188_i"   --->   Operation 767 'read' 'mux_case_9339188_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%mux_case_8338181_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8338181_i"   --->   Operation 768 'read' 'mux_case_8338181_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%mux_case_7337174_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7337174_i"   --->   Operation 769 'read' 'mux_case_7337174_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%mux_case_6336167_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6336167_i"   --->   Operation 770 'read' 'mux_case_6336167_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%mux_case_5335160_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5335160_i"   --->   Operation 771 'read' 'mux_case_5335160_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%mux_case_4334153_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4334153_i"   --->   Operation 772 'read' 'mux_case_4334153_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%mux_case_3333146_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3333146_i"   --->   Operation 773 'read' 'mux_case_3333146_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%mux_case_2332139_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2332139_i"   --->   Operation 774 'read' 'mux_case_2332139_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%mux_case_1331132_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1331132_i"   --->   Operation 775 'read' 'mux_case_1331132_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mux_case_0330125_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0330125_i"   --->   Operation 776 'read' 'mux_case_0330125_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mux_case_15111_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15111_i"   --->   Operation 777 'read' 'mux_case_15111_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%mux_case_14104_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14104_i"   --->   Operation 778 'read' 'mux_case_14104_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%mux_case_1397_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1397_i"   --->   Operation 779 'read' 'mux_case_1397_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%mux_case_1290_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1290_i"   --->   Operation 780 'read' 'mux_case_1290_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%mux_case_1183_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1183_i"   --->   Operation 781 'read' 'mux_case_1183_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%mux_case_1076_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1076_i"   --->   Operation 782 'read' 'mux_case_1076_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%mux_case_969_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_969_i"   --->   Operation 783 'read' 'mux_case_969_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mux_case_862_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_862_i"   --->   Operation 784 'read' 'mux_case_862_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%mux_case_755_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_755_i"   --->   Operation 785 'read' 'mux_case_755_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%mux_case_648_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_648_i"   --->   Operation 786 'read' 'mux_case_648_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mux_case_541_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_541_i"   --->   Operation 787 'read' 'mux_case_541_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%mux_case_434_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_434_i"   --->   Operation 788 'read' 'mux_case_434_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%mux_case_327_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_327_i"   --->   Operation 789 'read' 'mux_case_327_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mux_case_220_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_220_i"   --->   Operation 790 'read' 'mux_case_220_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mux_case_132813_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_132813_i"   --->   Operation 791 'read' 'mux_case_132813_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%mux_case_03276_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_03276_i"   --->   Operation 792 'read' 'mux_case_03276_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten293"   --->   Operation 793 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 794 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %feat"   --->   Operation 794 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 795 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 795 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 796 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %th"   --->   Operation 796 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 797 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %pad_w"   --->   Operation 797 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body49.i"   --->   Operation 798 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 799 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%indvar_flatten293_load = load i15 %indvar_flatten293" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 800 'load' 'indvar_flatten293_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.84ns)   --->   "%icmp_ln243 = icmp_eq  i15 %indvar_flatten293_load, i15 18496" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 801 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.84ns)   --->   "%add_ln243_1 = add i15 %indvar_flatten293_load, i15 1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 802 'add' 'add_ln243_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %fpga_resource_hint.for.body49.162, void %VITIS_LOOP_294_4.i.preheader.exitStub" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 803 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%feat_load = load i7 %feat" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 804 'load' 'feat_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.77ns)   --->   "%add_ln243 = add i7 %feat_load, i7 1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 805 'add' 'add_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.78ns)   --->   "%icmp_ln245 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 806 'icmp' 'icmp_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.36ns)   --->   "%select_ln243_1 = select i1 %icmp_ln245, i7 %add_ln243, i7 %feat_load" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 807 'select' 'select_ln243_1' <Predicate = (!icmp_ln243)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i7 %select_ln243_1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 808 'trunc' 'trunc_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%lshr_ln243_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln243, i32 1, i32 5" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 809 'partselect' 'lshr_ln243_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %feat_load, i32 1, i32 5" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 810 'partselect' 'lshr_ln' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.41ns)   --->   "%select_ln243_2 = select i1 %icmp_ln245, i5 %lshr_ln243_mid1, i5 %lshr_ln" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 811 'select' 'select_ln243_2' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %select_ln243_2" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 812 'zext' 'zext_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 813 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 814 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 814 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386' <Predicate = (!icmp_ln243)> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 815 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 816 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 816 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388' <Predicate = (!icmp_ln243)> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %trunc_ln243, void %arrayidx914.case.0.i, void %arrayidx914.case.1.i" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 817 'br' 'br_ln286' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.78ns)   --->   "%add_ln245 = add i10 %indvar_flatten_load, i10 1" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 818 'add' 'add_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.40ns)   --->   "%select_ln245_10 = select i1 %icmp_ln245, i10 1, i10 %add_ln245" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 819 'select' 'select_ln245_10' <Predicate = (!icmp_ln243)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.42ns)   --->   "%store_ln247 = store i15 %add_ln243_1, i15 %indvar_flatten293" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 820 'store' 'store_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 821 [1/1] (0.42ns)   --->   "%store_ln247 = store i7 %select_ln243_1, i7 %feat" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 821 'store' 'store_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 822 [1/1] (0.42ns)   --->   "%store_ln247 = store i10 %select_ln245_10, i10 %indvar_flatten" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 822 'store' 'store_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%th_4 = load i5 %th"   --->   Operation 823 'load' 'th_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%empty = trunc i5 %th_4"   --->   Operation 824 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.78ns)   --->   "%empty_258 = add i5 %th_4, i5 28"   --->   Operation 825 'add' 'empty_258' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.79ns)   --->   "%p_cast = add i4 %empty, i4 12"   --->   Operation 826 'add' 'p_cast' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_258, i32 4"   --->   Operation 827 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.78ns)   --->   "%indvars_iv_next366_i = add i5 %th_4, i5 1"   --->   Operation 828 'add' 'indvars_iv_next366_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.78ns)   --->   "%empty_259 = add i5 %th_4, i5 29"   --->   Operation 829 'add' 'empty_259' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.79ns)   --->   "%p_cast2 = add i4 %empty, i4 13"   --->   Operation 830 'add' 'p_cast2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_259, i32 4"   --->   Operation 831 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.78ns)   --->   "%empty_260 = add i5 %th_4, i5 30"   --->   Operation 832 'add' 'empty_260' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.79ns)   --->   "%p_cast3 = add i4 %empty, i4 14"   --->   Operation 833 'add' 'p_cast3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_260, i32 4"   --->   Operation 834 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.78ns)   --->   "%empty_261 = add i5 %th_4, i5 31"   --->   Operation 835 'add' 'empty_261' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.79ns)   --->   "%p_cast4 = add i4 %empty, i4 15"   --->   Operation 836 'add' 'p_cast4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_261, i32 4"   --->   Operation 837 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%cmp52_5_i = icmp_ugt  i5 %indvars_iv_next366_i, i5 16"   --->   Operation 838 'icmp' 'cmp52_5_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.78ns)   --->   "%empty_262 = add i5 %th_4, i5 2"   --->   Operation 839 'add' 'empty_262' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.78ns)   --->   "%cmp52_6_i = icmp_ugt  i5 %empty_262, i5 16"   --->   Operation 840 'icmp' 'cmp52_6_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.78ns)   --->   "%empty_263 = add i5 %th_4, i5 3"   --->   Operation 841 'add' 'empty_263' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.78ns)   --->   "%cmp52_7_i = icmp_ugt  i5 %empty_263, i5 16"   --->   Operation 842 'icmp' 'cmp52_7_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.78ns)   --->   "%empty_264 = add i5 %th_4, i5 4"   --->   Operation 843 'add' 'empty_264' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.78ns)   --->   "%cmp52_8_i = icmp_ugt  i5 %empty_264, i5 16"   --->   Operation 844 'icmp' 'cmp52_8_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%pad_w_load = load i5 %pad_w" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 845 'load' 'pad_w_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.41ns)   --->   "%select_ln243 = select i1 %icmp_ln245, i5 0, i5 %th_4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 846 'select' 'select_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 847 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 847 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386' <Predicate = (!icmp_ln243)> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 848 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 848 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388' <Predicate = (!icmp_ln243)> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_2)   --->   "%or_ln243 = or i1 %icmp_ln245, i1 %tmp_34" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 849 'or' 'or_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_2)   --->   "%select_ln243_3 = select i1 %or_ln243, i4 0, i4 %p_cast" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 850 'select' 'select_ln243_3' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%or_ln243_1 = or i1 %icmp_ln245, i1 %tmp_35" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 851 'or' 'or_ln243_1' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%select_ln243_4 = select i1 %or_ln243_1, i4 0, i4 %p_cast2" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 852 'select' 'select_ln243_4' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_4)   --->   "%or_ln243_2 = or i1 %icmp_ln245, i1 %tmp_36" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 853 'or' 'or_ln243_2' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_4)   --->   "%select_ln243_5 = select i1 %or_ln243_2, i4 0, i4 %p_cast3" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 854 'select' 'select_ln243_5' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%or_ln243_3 = or i1 %icmp_ln245, i1 %tmp_37" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 855 'or' 'or_ln243_3' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%select_ln243_6 = select i1 %or_ln243_3, i4 0, i4 %p_cast4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 856 'select' 'select_ln243_6' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_8)   --->   "%select_ln243_7 = select i1 %icmp_ln245, i5 1, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 857 'select' 'select_ln243_7' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_8)   --->   "%or_ln243_4 = or i1 %icmp_ln245, i1 %cmp52_5_i" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 858 'or' 'or_ln243_4' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln243_8 = select i1 %or_ln243_4, i5 %select_ln243_7, i5 %indvars_iv_next366_i" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 859 'select' 'select_ln243_8' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_10)   --->   "%select_ln243_9 = select i1 %icmp_ln245, i5 2, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 860 'select' 'select_ln243_9' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_10)   --->   "%or_ln243_5 = or i1 %icmp_ln245, i1 %cmp52_6_i" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 861 'or' 'or_ln243_5' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln243_10 = select i1 %or_ln243_5, i5 %select_ln243_9, i5 %empty_262" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 862 'select' 'select_ln243_10' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_12)   --->   "%select_ln243_11 = select i1 %icmp_ln245, i5 3, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 863 'select' 'select_ln243_11' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_12)   --->   "%or_ln243_6 = or i1 %icmp_ln245, i1 %cmp52_7_i" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 864 'or' 'or_ln243_6' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln243_12 = select i1 %or_ln243_6, i5 %select_ln243_11, i5 %empty_263" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 865 'select' 'select_ln243_12' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_14)   --->   "%select_ln243_13 = select i1 %icmp_ln245, i5 4, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 866 'select' 'select_ln243_13' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln243_14)   --->   "%or_ln243_7 = or i1 %icmp_ln245, i1 %cmp52_8_i" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 867 'or' 'or_ln243_7' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln243_14 = select i1 %or_ln243_7, i5 %select_ln243_13, i5 %empty_264" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 868 'select' 'select_ln243_14' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln243)   --->   "%xor_ln243 = xor i1 %icmp_ln245, i1 1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 869 'xor' 'xor_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%icmp_ln247 = icmp_eq  i5 %pad_w_load, i5 17" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 870 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln243 = and i1 %icmp_ln247, i1 %xor_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 871 'and' 'and_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.78ns)   --->   "%indvars_iv_next366_i_dup = add i5 %select_ln243, i5 1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 872 'add' 'indvars_iv_next366_i_dup' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln245)   --->   "%or_ln245 = or i1 %and_ln243, i1 %icmp_ln245" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 873 'or' 'or_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln245 = select i1 %or_ln245, i5 0, i5 %pad_w_load" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 874 'select' 'select_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.41ns)   --->   "%select_ln245_1 = select i1 %and_ln243, i5 %indvars_iv_next366_i_dup, i5 %select_ln243" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 875 'select' 'select_ln245_1' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%empty_265 = trunc i5 %indvars_iv_next366_i_dup" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 876 'trunc' 'empty_265' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.78ns)   --->   "%p_mid120 = add i5 %select_ln243, i5 29" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 877 'add' 'p_mid120' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.79ns)   --->   "%p_cast_mid1 = add i4 %empty_265, i4 12" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 878 'add' 'p_cast_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_2)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid120, i32 4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 879 'bitselect' 'tmp_38' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_2)   --->   "%p_mid122 = select i1 %tmp_38, i4 0, i4 %p_cast_mid1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 880 'select' 'p_mid122' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln245_2 = select i1 %and_ln243, i4 %p_mid122, i4 %select_ln243_3" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 881 'select' 'select_ln245_2' <Predicate = (!icmp_ln243)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.78ns)   --->   "%indvars_iv_next366_i_mid1 = add i5 %select_ln243, i5 2" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 882 'add' 'indvars_iv_next366_i_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.78ns)   --->   "%p_mid126 = add i5 %select_ln243, i5 30" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 883 'add' 'p_mid126' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.79ns)   --->   "%p_cast2_mid1 = add i4 %empty_265, i4 13" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 884 'add' 'p_cast2_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid126, i32 4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 885 'bitselect' 'tmp_39' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%p_mid128 = select i1 %tmp_39, i4 0, i4 %p_cast2_mid1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 886 'select' 'p_mid128' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln245_3 = select i1 %and_ln243, i4 %p_mid128, i4 %select_ln243_4" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 887 'select' 'select_ln245_3' <Predicate = (!icmp_ln243)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.78ns)   --->   "%p_mid132 = add i5 %select_ln243, i5 31" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 888 'add' 'p_mid132' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.79ns)   --->   "%p_cast3_mid1 = add i4 %empty_265, i4 14" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 889 'add' 'p_cast3_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_4)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid132, i32 4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 890 'bitselect' 'tmp_40' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_4)   --->   "%p_mid134 = select i1 %tmp_40, i4 0, i4 %p_cast3_mid1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 891 'select' 'p_mid134' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln245_4 = select i1 %and_ln243, i4 %p_mid134, i4 %select_ln243_5" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 892 'select' 'select_ln245_4' <Predicate = (!icmp_ln243)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.79ns)   --->   "%p_cast4_mid1 = add i4 %empty_265, i4 15" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 893 'add' 'p_cast4_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln243, i32 4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 894 'bitselect' 'tmp_41' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%p_mid140 = select i1 %tmp_41, i4 0, i4 %p_cast4_mid1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 895 'select' 'p_mid140' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln245_5 = select i1 %and_ln243, i4 %p_mid140, i4 %select_ln243_6" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 896 'select' 'select_ln245_5' <Predicate = (!icmp_ln243)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.78ns)   --->   "%cmp52_5_i_mid1 = icmp_ugt  i5 %indvars_iv_next366_i_mid1, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 897 'icmp' 'cmp52_5_i_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_6)   --->   "%p_mid142 = select i1 %cmp52_5_i_mid1, i5 16, i5 %indvars_iv_next366_i_mid1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 898 'select' 'p_mid142' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln245_6 = select i1 %and_ln243, i5 %p_mid142, i5 %select_ln243_8" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 899 'select' 'select_ln245_6' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.78ns)   --->   "%p_mid144 = add i5 %select_ln243, i5 3" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 900 'add' 'p_mid144' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%cmp52_6_i_mid1 = icmp_ugt  i5 %p_mid144, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 901 'icmp' 'cmp52_6_i_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%p_mid146 = select i1 %cmp52_6_i_mid1, i5 16, i5 %p_mid144" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 902 'select' 'p_mid146' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln245_7 = select i1 %and_ln243, i5 %p_mid146, i5 %select_ln243_10" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 903 'select' 'select_ln245_7' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.78ns)   --->   "%p_mid148 = add i5 %select_ln243, i5 4" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 904 'add' 'p_mid148' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.78ns)   --->   "%cmp52_7_i_mid1 = icmp_ugt  i5 %p_mid148, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 905 'icmp' 'cmp52_7_i_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_8)   --->   "%p_mid150 = select i1 %cmp52_7_i_mid1, i5 16, i5 %p_mid148" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 906 'select' 'p_mid150' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln245_8 = select i1 %and_ln243, i5 %p_mid150, i5 %select_ln243_12" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 907 'select' 'select_ln245_8' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.78ns)   --->   "%p_mid152 = add i5 %select_ln243, i5 5" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 908 'add' 'p_mid152' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.78ns)   --->   "%cmp52_8_i_mid1 = icmp_ugt  i5 %p_mid152, i5 16" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 909 'icmp' 'cmp52_8_i_mid1' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%p_mid154 = select i1 %cmp52_8_i_mid1, i5 16, i5 %p_mid152" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 910 'select' 'p_mid154' <Predicate = (!icmp_ln243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln245_9 = select i1 %and_ln243, i5 %p_mid154, i5 %select_ln243_14" [src/srcnn.cpp:245->src/srcnn.cpp:120]   --->   Operation 911 'select' 'select_ln245_9' <Predicate = (!icmp_ln243)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i5 %select_ln245" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 912 'trunc' 'trunc_ln267' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.78ns)   --->   "%add_ln267 = add i5 %select_ln245, i5 28" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 913 'add' 'add_ln267' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.79ns)   --->   "%add_ln268 = add i4 %trunc_ln267, i4 12" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 914 'add' 'add_ln268' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln267, i32 4" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 915 'bitselect' 'tmp_42' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.39ns)   --->   "%select_ln267 = select i1 %tmp_42, i4 0, i4 %add_ln268" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 916 'select' 'select_ln267' <Predicate = (!icmp_ln243)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.42ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 917 'mux' 'tmp_i' <Predicate = (!icmp_ln243)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.48ns)   --->   "%tmp_i_266 = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 918 'mux' 'tmp_i_266' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.48ns)   --->   "%tmp_28_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 919 'mux' 'tmp_28_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.48ns)   --->   "%tmp_29_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 920 'mux' 'tmp_29_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.48ns)   --->   "%tmp_30_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 921 'mux' 'tmp_30_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.48ns)   --->   "%tmp_31_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 922 'mux' 'tmp_31_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.48ns)   --->   "%tmp_32_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 923 'mux' 'tmp_32_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.48ns)   --->   "%tmp_33_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 924 'mux' 'tmp_33_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.48ns)   --->   "%tmp_34_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 925 'mux' 'tmp_34_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.48ns)   --->   "%tmp_35_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 926 'mux' 'tmp_35_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.48ns)   --->   "%tmp_36_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 927 'mux' 'tmp_36_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.48ns)   --->   "%tmp_37_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 928 'mux' 'tmp_37_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.48ns)   --->   "%tmp_38_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 929 'mux' 'tmp_38_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.48ns)   --->   "%tmp_39_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 930 'mux' 'tmp_39_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.48ns)   --->   "%tmp_40_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 931 'mux' 'tmp_40_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.48ns)   --->   "%tmp_41_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 932 'mux' 'tmp_41_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.48ns)   --->   "%tmp_42_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 933 'mux' 'tmp_42_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.48ns)   --->   "%tmp_43_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln267" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 934 'mux' 'tmp_43_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.48ns)   --->   "%tmp_44_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 935 'mux' 'tmp_44_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.78ns)   --->   "%tw = add i5 %select_ln245, i5 1" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 936 'add' 'tw' <Predicate = (!icmp_ln243)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.48ns)   --->   "%tmp_198_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 937 'mux' 'tmp_198_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.48ns)   --->   "%tmp_216_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 938 'mux' 'tmp_216_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.48ns)   --->   "%tmp_234_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 939 'mux' 'tmp_234_i' <Predicate = (!icmp_ln243)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.76ns)   --->   "%tmp_252_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 940 'mux' 'tmp_252_i' <Predicate = (!icmp_ln243)> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.76ns)   --->   "%tmp_270_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 941 'mux' 'tmp_270_i' <Predicate = (!icmp_ln243)> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.76ns)   --->   "%tmp_288_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 942 'mux' 'tmp_288_i' <Predicate = (!icmp_ln243)> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.76ns)   --->   "%tmp_306_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 943 'mux' 'tmp_306_i' <Predicate = (!icmp_ln243)> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.76ns)   --->   "%tmp_324_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 944 'mux' 'tmp_324_i' <Predicate = (!icmp_ln243)> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.42ns)   --->   "%store_ln247 = store i5 %select_ln245_1, i5 %th" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 945 'store' 'store_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_2 : Operation 946 [1/1] (0.42ns)   --->   "%store_ln247 = store i5 %tw, i5 %pad_w" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 946 'store' 'store_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%br_ln247 = br void %for.body49.i" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 947 'br' 'br_ln247' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (1.30ns)   --->   Input mux for Operation 948 '%prod = fmul i32 %tmp_i, i32 %tmp_44_i'
ST_3 : Operation 948 [3/3] (5.71ns)   --->   "%prod = fmul i32 %tmp_i, i32 %tmp_44_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 948 'fmul' 'prod' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i7 %select_ln243_1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 949 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%conv1_biases_local_addr = getelementptr i32 %conv1_biases_local, i64 0, i64 %zext_ln243_1" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 950 'getelementptr' 'conv1_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [2/2] (1.23ns)   --->   "%conv1_biases_local_load = load i6 %conv1_biases_local_addr" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 951 'load' 'conv1_biases_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 952 [2/3] (7.01ns)   --->   "%prod = fmul i32 %tmp_i, i32 %tmp_44_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 952 'fmul' 'prod' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 953 [1/2] (1.23ns)   --->   "%conv1_biases_local_load = load i6 %conv1_biases_local_addr" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 953 'load' 'conv1_biases_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 954 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 955 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 956 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 957 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 958 [1/3] (7.01ns)   --->   "%prod = fmul i32 %tmp_i, i32 %tmp_44_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 958 'fmul' 'prod' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 959 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 960 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 960 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 961 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 961 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : [1/1] (1.30ns)   --->   Input mux for Operation 962 '%acc = fadd i32 %conv1_biases_local_load, i32 %prod'
ST_6 : Operation 962 [4/4] (5.13ns)   --->   "%acc = fadd i32 %conv1_biases_local_load, i32 %prod" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 962 'fadd' 'acc' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 963 [1/1] (0.78ns)   --->   "%add_ln267_2 = add i5 %select_ln245, i5 29" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 963 'add' 'add_ln267_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 964 [1/1] (0.79ns)   --->   "%add_ln268_1 = add i4 %trunc_ln267, i4 13" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 964 'add' 'add_ln268_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln267_2, i32 4" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 965 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 966 [1/1] (0.39ns)   --->   "%select_ln267_1 = select i1 %tmp_43, i4 0, i4 %add_ln268_1" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 966 'select' 'select_ln267_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 967 [1/1] (0.42ns)   --->   "%tmp_45_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 967 'mux' 'tmp_45_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 968 [1/1] (0.48ns)   --->   "%tmp_46_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 968 'mux' 'tmp_46_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 969 [1/1] (0.48ns)   --->   "%tmp_47_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 969 'mux' 'tmp_47_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/1] (0.48ns)   --->   "%tmp_48_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 970 'mux' 'tmp_48_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [1/1] (0.48ns)   --->   "%tmp_49_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 971 'mux' 'tmp_49_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 972 [1/1] (0.48ns)   --->   "%tmp_50_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 972 'mux' 'tmp_50_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.48ns)   --->   "%tmp_51_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 973 'mux' 'tmp_51_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 974 [1/1] (0.48ns)   --->   "%tmp_52_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 974 'mux' 'tmp_52_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.48ns)   --->   "%tmp_53_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 975 'mux' 'tmp_53_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 976 [1/1] (0.48ns)   --->   "%tmp_54_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 976 'mux' 'tmp_54_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.48ns)   --->   "%tmp_55_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 977 'mux' 'tmp_55_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 978 [1/1] (0.48ns)   --->   "%tmp_56_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 978 'mux' 'tmp_56_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (0.48ns)   --->   "%tmp_57_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 979 'mux' 'tmp_57_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/1] (0.48ns)   --->   "%tmp_58_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 980 'mux' 'tmp_58_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.48ns)   --->   "%tmp_59_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 981 'mux' 'tmp_59_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.48ns)   --->   "%tmp_60_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 982 'mux' 'tmp_60_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 983 [1/1] (0.48ns)   --->   "%tmp_61_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 983 'mux' 'tmp_61_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.48ns)   --->   "%tmp_62_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln267_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 984 'mux' 'tmp_62_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 985 [1/1] (0.48ns)   --->   "%tmp_63_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 985 'mux' 'tmp_63_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.48ns)   --->   "%tmp_200_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 986 'mux' 'tmp_200_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.48ns)   --->   "%tmp_218_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 987 'mux' 'tmp_218_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.48ns)   --->   "%tmp_236_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 988 'mux' 'tmp_236_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.76ns)   --->   "%tmp_254_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 989 'mux' 'tmp_254_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.76ns)   --->   "%tmp_272_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 990 'mux' 'tmp_272_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.76ns)   --->   "%tmp_290_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 991 'mux' 'tmp_290_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.76ns)   --->   "%tmp_308_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 992 'mux' 'tmp_308_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.76ns)   --->   "%tmp_326_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 993 'mux' 'tmp_326_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 994 [3/4] (6.43ns)   --->   "%acc = fadd i32 %conv1_biases_local_load, i32 %prod" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 994 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.30ns)   --->   Input mux for Operation 995 '%prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i'
ST_7 : Operation 995 [3/3] (5.71ns)   --->   "%prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 995 'fmul' 'prod_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 996 [2/4] (6.43ns)   --->   "%acc = fadd i32 %conv1_biases_local_load, i32 %prod" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 996 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 997 [2/3] (7.01ns)   --->   "%prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 997 'fmul' 'prod_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 998 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 998 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 999 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 999 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 1000 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1000 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1001 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1001 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 1002 [1/4] (6.43ns)   --->   "%acc = fadd i32 %conv1_biases_local_load, i32 %prod" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1002 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1003 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1003 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1004 [1/3] (7.01ns)   --->   "%prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1004 'fmul' 'prod_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1005 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_1, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1005 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 1006 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1006 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 1007 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1007 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : [1/1] (1.30ns)   --->   Input mux for Operation 1008 '%acc_1 = fadd i32 %acc, i32 %prod_1'
ST_10 : Operation 1008 [4/4] (5.13ns)   --->   "%acc_1 = fadd i32 %acc, i32 %prod_1" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1008 'fadd' 'acc_1' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1009 [1/1] (0.78ns)   --->   "%add_ln267_3 = add i5 %select_ln245, i5 30" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1009 'add' 'add_ln267_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.79ns)   --->   "%add_ln268_2 = add i4 %trunc_ln267, i4 14" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 1010 'add' 'add_ln268_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln267_3, i32 4" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 1011 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1012 [1/1] (0.39ns)   --->   "%select_ln267_2 = select i1 %tmp_44, i4 0, i4 %add_ln268_2" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1012 'select' 'select_ln267_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1013 [1/1] (0.42ns)   --->   "%tmp_64_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1013 'mux' 'tmp_64_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1014 [1/1] (0.48ns)   --->   "%tmp_65_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1014 'mux' 'tmp_65_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1015 [1/1] (0.48ns)   --->   "%tmp_66_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1015 'mux' 'tmp_66_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1016 [1/1] (0.48ns)   --->   "%tmp_67_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1016 'mux' 'tmp_67_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1017 [1/1] (0.48ns)   --->   "%tmp_68_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1017 'mux' 'tmp_68_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.48ns)   --->   "%tmp_69_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1018 'mux' 'tmp_69_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1019 [1/1] (0.48ns)   --->   "%tmp_70_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1019 'mux' 'tmp_70_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1020 [1/1] (0.48ns)   --->   "%tmp_71_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1020 'mux' 'tmp_71_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1021 [1/1] (0.48ns)   --->   "%tmp_72_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1021 'mux' 'tmp_72_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1022 [1/1] (0.48ns)   --->   "%tmp_73_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1022 'mux' 'tmp_73_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1023 [1/1] (0.48ns)   --->   "%tmp_74_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1023 'mux' 'tmp_74_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1024 [1/1] (0.48ns)   --->   "%tmp_75_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1024 'mux' 'tmp_75_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1025 [1/1] (0.48ns)   --->   "%tmp_76_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1025 'mux' 'tmp_76_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1026 [1/1] (0.48ns)   --->   "%tmp_77_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1026 'mux' 'tmp_77_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1027 [1/1] (0.48ns)   --->   "%tmp_78_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1027 'mux' 'tmp_78_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1028 [1/1] (0.48ns)   --->   "%tmp_79_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1028 'mux' 'tmp_79_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1029 [1/1] (0.48ns)   --->   "%tmp_80_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1029 'mux' 'tmp_80_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1030 [1/1] (0.48ns)   --->   "%tmp_81_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln267_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1030 'mux' 'tmp_81_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1031 [1/1] (0.48ns)   --->   "%tmp_82_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1031 'mux' 'tmp_82_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1032 [1/1] (0.48ns)   --->   "%tmp_202_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1032 'mux' 'tmp_202_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1033 [1/1] (0.48ns)   --->   "%tmp_220_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1033 'mux' 'tmp_220_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1034 [1/1] (0.48ns)   --->   "%tmp_238_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1034 'mux' 'tmp_238_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1035 [1/1] (0.76ns)   --->   "%tmp_256_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1035 'mux' 'tmp_256_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1036 [1/1] (0.76ns)   --->   "%tmp_274_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1036 'mux' 'tmp_274_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1037 [1/1] (0.76ns)   --->   "%tmp_292_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1037 'mux' 'tmp_292_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1038 [1/1] (0.76ns)   --->   "%tmp_310_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1038 'mux' 'tmp_310_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1039 [1/1] (0.76ns)   --->   "%tmp_328_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1039 'mux' 'tmp_328_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 1040 [3/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc, i32 %prod_1" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1040 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.30ns)   --->   Input mux for Operation 1041 '%prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i'
ST_11 : Operation 1041 [3/3] (5.71ns)   --->   "%prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1041 'fmul' 'prod_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 1042 [2/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc, i32 %prod_1" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1042 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1043 [2/3] (7.01ns)   --->   "%prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1043 'fmul' 'prod_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 1044 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1044 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1045 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1045 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 1046 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1046 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1047 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1047 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 1048 [1/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc, i32 %prod_1" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1048 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1049 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_1, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1049 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1050 [1/3] (7.01ns)   --->   "%prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1050 'fmul' 'prod_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1051 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_2, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1051 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 1052 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1052 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 1053 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1053 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : [1/1] (1.30ns)   --->   Input mux for Operation 1054 '%acc_2 = fadd i32 %acc_1, i32 %prod_2'
ST_14 : Operation 1054 [4/4] (5.13ns)   --->   "%acc_2 = fadd i32 %acc_1, i32 %prod_2" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1054 'fadd' 'acc_2' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1055 [1/1] (0.78ns)   --->   "%add_ln267_4 = add i5 %select_ln245, i5 31" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1055 'add' 'add_ln267_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1056 [1/1] (0.79ns)   --->   "%add_ln268_3 = add i4 %trunc_ln267, i4 15" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 1056 'add' 'add_ln268_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln267_4, i32 4" [src/srcnn.cpp:268->src/srcnn.cpp:120]   --->   Operation 1057 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1058 [1/1] (0.39ns)   --->   "%select_ln267_3 = select i1 %tmp_45, i4 0, i4 %add_ln268_3" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1058 'select' 'select_ln267_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1059 [1/1] (0.42ns)   --->   "%tmp_83_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1059 'mux' 'tmp_83_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1060 [1/1] (0.48ns)   --->   "%tmp_84_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1060 'mux' 'tmp_84_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1061 [1/1] (0.48ns)   --->   "%tmp_85_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1061 'mux' 'tmp_85_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1062 [1/1] (0.48ns)   --->   "%tmp_86_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1062 'mux' 'tmp_86_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1063 [1/1] (0.48ns)   --->   "%tmp_87_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1063 'mux' 'tmp_87_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (0.48ns)   --->   "%tmp_88_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1064 'mux' 'tmp_88_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1065 [1/1] (0.48ns)   --->   "%tmp_89_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1065 'mux' 'tmp_89_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (0.48ns)   --->   "%tmp_90_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1066 'mux' 'tmp_90_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1067 [1/1] (0.48ns)   --->   "%tmp_91_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1067 'mux' 'tmp_91_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1068 [1/1] (0.48ns)   --->   "%tmp_92_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1068 'mux' 'tmp_92_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1069 [1/1] (0.48ns)   --->   "%tmp_93_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1069 'mux' 'tmp_93_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1070 [1/1] (0.48ns)   --->   "%tmp_94_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1070 'mux' 'tmp_94_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1071 [1/1] (0.48ns)   --->   "%tmp_95_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1071 'mux' 'tmp_95_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1072 [1/1] (0.48ns)   --->   "%tmp_96_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1072 'mux' 'tmp_96_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1073 [1/1] (0.48ns)   --->   "%tmp_97_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1073 'mux' 'tmp_97_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1074 [1/1] (0.48ns)   --->   "%tmp_98_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1074 'mux' 'tmp_98_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1075 [1/1] (0.48ns)   --->   "%tmp_99_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1075 'mux' 'tmp_99_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.48ns)   --->   "%tmp_100_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln267_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1076 'mux' 'tmp_100_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1077 [1/1] (0.48ns)   --->   "%tmp_101_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1077 'mux' 'tmp_101_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (0.48ns)   --->   "%tmp_204_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1078 'mux' 'tmp_204_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1079 [1/1] (0.48ns)   --->   "%tmp_222_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1079 'mux' 'tmp_222_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (0.48ns)   --->   "%tmp_240_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1080 'mux' 'tmp_240_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1081 [1/1] (0.76ns)   --->   "%tmp_258_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1081 'mux' 'tmp_258_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (0.76ns)   --->   "%tmp_276_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1082 'mux' 'tmp_276_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.76ns)   --->   "%tmp_294_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1083 'mux' 'tmp_294_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.76ns)   --->   "%tmp_312_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1084 'mux' 'tmp_312_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (0.76ns)   --->   "%tmp_330_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1085 'mux' 'tmp_330_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 1086 [3/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1, i32 %prod_2" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1086 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.30ns)   --->   Input mux for Operation 1087 '%prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i'
ST_15 : Operation 1087 [3/3] (5.71ns)   --->   "%prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1087 'fmul' 'prod_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 1088 [2/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1, i32 %prod_2" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1088 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1089 [2/3] (7.01ns)   --->   "%prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1089 'fmul' 'prod_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 1090 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1090 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1091 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1091 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 1092 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1092 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1093 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1093 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 1094 [1/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1, i32 %prod_2" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1094 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1095 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_2, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1095 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1096 [1/3] (7.01ns)   --->   "%prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1096 'fmul' 'prod_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1097 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_3, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1097 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 1098 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1098 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 1099 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1099 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : [1/1] (1.30ns)   --->   Input mux for Operation 1100 '%acc_3 = fadd i32 %acc_2, i32 %prod_3'
ST_18 : Operation 1100 [4/4] (5.13ns)   --->   "%acc_3 = fadd i32 %acc_2, i32 %prod_3" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1100 'fadd' 'acc_3' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1101 [1/1] (0.42ns)   --->   "%tmp_102_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1101 'mux' 'tmp_102_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1102 [1/1] (0.76ns)   --->   "%tmp_103_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1102 'mux' 'tmp_103_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1103 [1/1] (0.76ns)   --->   "%tmp_104_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1103 'mux' 'tmp_104_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1104 [1/1] (0.76ns)   --->   "%tmp_105_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1104 'mux' 'tmp_105_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1105 [1/1] (0.76ns)   --->   "%tmp_106_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1105 'mux' 'tmp_106_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1106 [1/1] (0.76ns)   --->   "%tmp_107_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1106 'mux' 'tmp_107_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1107 [1/1] (0.76ns)   --->   "%tmp_108_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1107 'mux' 'tmp_108_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1108 [1/1] (0.76ns)   --->   "%tmp_109_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1108 'mux' 'tmp_109_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1109 [1/1] (0.76ns)   --->   "%tmp_110_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1109 'mux' 'tmp_110_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1110 [1/1] (0.76ns)   --->   "%tmp_111_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1110 'mux' 'tmp_111_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1111 [1/1] (0.76ns)   --->   "%tmp_112_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1111 'mux' 'tmp_112_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1112 [1/1] (0.76ns)   --->   "%tmp_113_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1112 'mux' 'tmp_113_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1113 [1/1] (0.76ns)   --->   "%tmp_114_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1113 'mux' 'tmp_114_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1114 [1/1] (0.76ns)   --->   "%tmp_115_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1114 'mux' 'tmp_115_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1115 [1/1] (0.76ns)   --->   "%tmp_116_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1115 'mux' 'tmp_116_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1116 [1/1] (0.76ns)   --->   "%tmp_117_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1116 'mux' 'tmp_117_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1117 [1/1] (0.76ns)   --->   "%tmp_118_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1117 'mux' 'tmp_118_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1118 [1/1] (0.76ns)   --->   "%tmp_119_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln245" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1118 'mux' 'tmp_119_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1119 [1/1] (0.48ns)   --->   "%tmp_120_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1119 'mux' 'tmp_120_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1120 [1/1] (0.48ns)   --->   "%tmp_206_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1120 'mux' 'tmp_206_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1121 [1/1] (0.48ns)   --->   "%tmp_224_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1121 'mux' 'tmp_224_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1122 [1/1] (0.48ns)   --->   "%tmp_242_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1122 'mux' 'tmp_242_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1123 [1/1] (0.76ns)   --->   "%tmp_260_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1123 'mux' 'tmp_260_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1124 [1/1] (0.76ns)   --->   "%tmp_278_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1124 'mux' 'tmp_278_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1125 [1/1] (0.76ns)   --->   "%tmp_296_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1125 'mux' 'tmp_296_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1126 [1/1] (0.76ns)   --->   "%tmp_314_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1126 'mux' 'tmp_314_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1127 [1/1] (0.76ns)   --->   "%tmp_332_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1127 'mux' 'tmp_332_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 1128 [3/4] (6.43ns)   --->   "%acc_3 = fadd i32 %acc_2, i32 %prod_3" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1128 'fadd' 'acc_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.30ns)   --->   Input mux for Operation 1129 '%prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i'
ST_19 : Operation 1129 [3/3] (5.71ns)   --->   "%prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1129 'fmul' 'prod_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 1130 [2/4] (6.43ns)   --->   "%acc_3 = fadd i32 %acc_2, i32 %prod_3" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1130 'fadd' 'acc_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1131 [2/3] (7.01ns)   --->   "%prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1131 'fmul' 'prod_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 1132 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1132 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1133 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1133 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 1134 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1134 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1135 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1135 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 1136 [1/4] (6.43ns)   --->   "%acc_3 = fadd i32 %acc_2, i32 %prod_3" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1136 'fadd' 'acc_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1137 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_3, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1137 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1138 [1/3] (7.01ns)   --->   "%prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1138 'fmul' 'prod_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1139 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_4, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1139 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 1140 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1140 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 1141 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1141 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 1142 '%acc_4 = fadd i32 %acc_3, i32 %prod_4'
ST_22 : Operation 1142 [4/4] (5.13ns)   --->   "%acc_4 = fadd i32 %acc_3, i32 %prod_4" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1142 'fadd' 'acc_4' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1143 [1/1] (0.78ns)   --->   "%icmp_ln271 = icmp_ugt  i5 %tw, i5 16" [src/srcnn.cpp:271->src/srcnn.cpp:120]   --->   Operation 1143 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1144 [1/1] (0.41ns)   --->   "%select_ln267_4 = select i1 %icmp_ln271, i5 16, i5 %tw" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1144 'select' 'select_ln267_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1145 [1/1] (0.42ns)   --->   "%tmp_121_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1145 'mux' 'tmp_121_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1146 [1/1] (0.76ns)   --->   "%tmp_122_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1146 'mux' 'tmp_122_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1147 [1/1] (0.76ns)   --->   "%tmp_123_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1147 'mux' 'tmp_123_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1148 [1/1] (0.76ns)   --->   "%tmp_124_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1148 'mux' 'tmp_124_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1149 [1/1] (0.76ns)   --->   "%tmp_125_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1149 'mux' 'tmp_125_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1150 [1/1] (0.76ns)   --->   "%tmp_126_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1150 'mux' 'tmp_126_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1151 [1/1] (0.76ns)   --->   "%tmp_127_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1151 'mux' 'tmp_127_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1152 [1/1] (0.76ns)   --->   "%tmp_128_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1152 'mux' 'tmp_128_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1153 [1/1] (0.76ns)   --->   "%tmp_129_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1153 'mux' 'tmp_129_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1154 [1/1] (0.76ns)   --->   "%tmp_130_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1154 'mux' 'tmp_130_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1155 [1/1] (0.76ns)   --->   "%tmp_131_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1155 'mux' 'tmp_131_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1156 [1/1] (0.76ns)   --->   "%tmp_132_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1156 'mux' 'tmp_132_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1157 [1/1] (0.76ns)   --->   "%tmp_133_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1157 'mux' 'tmp_133_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1158 [1/1] (0.76ns)   --->   "%tmp_134_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1158 'mux' 'tmp_134_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1159 [1/1] (0.76ns)   --->   "%tmp_135_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1159 'mux' 'tmp_135_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1160 [1/1] (0.76ns)   --->   "%tmp_136_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1160 'mux' 'tmp_136_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1161 [1/1] (0.76ns)   --->   "%tmp_137_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1161 'mux' 'tmp_137_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1162 [1/1] (0.76ns)   --->   "%tmp_138_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln267_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1162 'mux' 'tmp_138_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1163 [1/1] (0.48ns)   --->   "%tmp_139_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1163 'mux' 'tmp_139_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1164 [1/1] (0.48ns)   --->   "%tmp_208_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1164 'mux' 'tmp_208_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1165 [1/1] (0.48ns)   --->   "%tmp_226_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1165 'mux' 'tmp_226_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1166 [1/1] (0.48ns)   --->   "%tmp_244_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1166 'mux' 'tmp_244_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1167 [1/1] (0.76ns)   --->   "%tmp_262_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1167 'mux' 'tmp_262_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1168 [1/1] (0.76ns)   --->   "%tmp_280_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1168 'mux' 'tmp_280_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1169 [1/1] (0.76ns)   --->   "%tmp_298_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1169 'mux' 'tmp_298_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1170 [1/1] (0.76ns)   --->   "%tmp_316_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1170 'mux' 'tmp_316_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1171 [1/1] (0.76ns)   --->   "%tmp_334_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1171 'mux' 'tmp_334_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 1172 [3/4] (6.43ns)   --->   "%acc_4 = fadd i32 %acc_3, i32 %prod_4" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1172 'fadd' 'acc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.30ns)   --->   Input mux for Operation 1173 '%prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i'
ST_23 : Operation 1173 [3/3] (5.71ns)   --->   "%prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1173 'fmul' 'prod_5' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1174 [2/4] (6.43ns)   --->   "%acc_4 = fadd i32 %acc_3, i32 %prod_4" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1174 'fadd' 'acc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1175 [2/3] (7.01ns)   --->   "%prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1175 'fmul' 'prod_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1176 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1176 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1177 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1177 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 1178 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1178 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1179 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1179 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 1180 [1/4] (6.43ns)   --->   "%acc_4 = fadd i32 %acc_3, i32 %prod_4" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1180 'fadd' 'acc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1181 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_4, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1181 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1182 [1/3] (7.01ns)   --->   "%prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1182 'fmul' 'prod_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1183 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_5, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1183 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1184 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1184 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 1185 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1185 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : [1/1] (1.30ns)   --->   Input mux for Operation 1186 '%acc_5 = fadd i32 %acc_4, i32 %prod_5'
ST_26 : Operation 1186 [4/4] (5.13ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %prod_5" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1186 'fadd' 'acc_5' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1187 [1/1] (0.78ns)   --->   "%add_ln267_5 = add i5 %select_ln245, i5 2" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1187 'add' 'add_ln267_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1188 [1/1] (0.78ns)   --->   "%icmp_ln271_1 = icmp_ugt  i5 %add_ln267_5, i5 16" [src/srcnn.cpp:271->src/srcnn.cpp:120]   --->   Operation 1188 'icmp' 'icmp_ln271_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1189 [1/1] (0.41ns)   --->   "%select_ln267_5 = select i1 %icmp_ln271_1, i5 16, i5 %add_ln267_5" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1189 'select' 'select_ln267_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1190 [1/1] (0.42ns)   --->   "%tmp_140_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1190 'mux' 'tmp_140_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1191 [1/1] (0.76ns)   --->   "%tmp_141_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1191 'mux' 'tmp_141_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1192 [1/1] (0.76ns)   --->   "%tmp_142_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1192 'mux' 'tmp_142_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1193 [1/1] (0.76ns)   --->   "%tmp_143_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1193 'mux' 'tmp_143_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1194 [1/1] (0.76ns)   --->   "%tmp_144_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1194 'mux' 'tmp_144_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1195 [1/1] (0.76ns)   --->   "%tmp_145_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1195 'mux' 'tmp_145_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1196 [1/1] (0.76ns)   --->   "%tmp_146_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1196 'mux' 'tmp_146_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1197 [1/1] (0.76ns)   --->   "%tmp_147_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1197 'mux' 'tmp_147_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1198 [1/1] (0.76ns)   --->   "%tmp_148_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1198 'mux' 'tmp_148_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1199 [1/1] (0.76ns)   --->   "%tmp_149_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1199 'mux' 'tmp_149_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1200 [1/1] (0.76ns)   --->   "%tmp_150_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1200 'mux' 'tmp_150_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1201 [1/1] (0.76ns)   --->   "%tmp_151_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1201 'mux' 'tmp_151_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1202 [1/1] (0.76ns)   --->   "%tmp_152_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1202 'mux' 'tmp_152_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1203 [1/1] (0.76ns)   --->   "%tmp_153_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1203 'mux' 'tmp_153_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1204 [1/1] (0.76ns)   --->   "%tmp_154_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1204 'mux' 'tmp_154_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1205 [1/1] (0.76ns)   --->   "%tmp_155_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1205 'mux' 'tmp_155_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1206 [1/1] (0.76ns)   --->   "%tmp_156_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1206 'mux' 'tmp_156_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1207 [1/1] (0.76ns)   --->   "%tmp_157_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln267_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1207 'mux' 'tmp_157_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1208 [1/1] (0.48ns)   --->   "%tmp_158_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1208 'mux' 'tmp_158_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1209 [1/1] (0.48ns)   --->   "%tmp_210_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1209 'mux' 'tmp_210_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1210 [1/1] (0.48ns)   --->   "%tmp_228_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1210 'mux' 'tmp_228_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1211 [1/1] (0.48ns)   --->   "%tmp_246_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1211 'mux' 'tmp_246_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1212 [1/1] (0.76ns)   --->   "%tmp_264_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1212 'mux' 'tmp_264_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1213 [1/1] (0.76ns)   --->   "%tmp_282_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1213 'mux' 'tmp_282_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1214 [1/1] (0.76ns)   --->   "%tmp_300_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1214 'mux' 'tmp_300_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1215 [1/1] (0.76ns)   --->   "%tmp_318_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1215 'mux' 'tmp_318_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1216 [1/1] (0.76ns)   --->   "%tmp_336_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1216 'mux' 'tmp_336_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1217 [3/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %prod_5" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1217 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.30ns)   --->   Input mux for Operation 1218 '%prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i'
ST_27 : Operation 1218 [3/3] (5.71ns)   --->   "%prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1218 'fmul' 'prod_6' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1219 [2/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %prod_5" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1219 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1220 [2/3] (7.01ns)   --->   "%prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1220 'fmul' 'prod_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 1221 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1221 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1222 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1222 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 1223 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1223 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1224 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1224 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 1225 [1/4] (6.43ns)   --->   "%acc_5 = fadd i32 %acc_4, i32 %prod_5" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1225 'fadd' 'acc_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1226 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_5, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1226 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1227 [1/3] (7.01ns)   --->   "%prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1227 'fmul' 'prod_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1228 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_6, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1228 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1229 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1229 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 1230 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1230 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : [1/1] (1.30ns)   --->   Input mux for Operation 1231 '%acc_6 = fadd i32 %acc_5, i32 %prod_6'
ST_30 : Operation 1231 [4/4] (5.13ns)   --->   "%acc_6 = fadd i32 %acc_5, i32 %prod_6" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1231 'fadd' 'acc_6' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1232 [1/1] (0.78ns)   --->   "%add_ln267_6 = add i5 %select_ln245, i5 3" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1232 'add' 'add_ln267_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1233 [1/1] (0.78ns)   --->   "%icmp_ln271_2 = icmp_ugt  i5 %add_ln267_6, i5 16" [src/srcnn.cpp:271->src/srcnn.cpp:120]   --->   Operation 1233 'icmp' 'icmp_ln271_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1234 [1/1] (0.41ns)   --->   "%select_ln267_6 = select i1 %icmp_ln271_2, i5 16, i5 %add_ln267_6" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1234 'select' 'select_ln267_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1235 [1/1] (0.42ns)   --->   "%tmp_159_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1235 'mux' 'tmp_159_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1236 [1/1] (0.76ns)   --->   "%tmp_160_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1236 'mux' 'tmp_160_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1237 [1/1] (0.76ns)   --->   "%tmp_161_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1237 'mux' 'tmp_161_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1238 [1/1] (0.76ns)   --->   "%tmp_162_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1238 'mux' 'tmp_162_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1239 [1/1] (0.76ns)   --->   "%tmp_163_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1239 'mux' 'tmp_163_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1240 [1/1] (0.76ns)   --->   "%tmp_164_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1240 'mux' 'tmp_164_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1241 [1/1] (0.76ns)   --->   "%tmp_165_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1241 'mux' 'tmp_165_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1242 [1/1] (0.76ns)   --->   "%tmp_166_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1242 'mux' 'tmp_166_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1243 [1/1] (0.76ns)   --->   "%tmp_167_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1243 'mux' 'tmp_167_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1244 [1/1] (0.76ns)   --->   "%tmp_168_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1244 'mux' 'tmp_168_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1245 [1/1] (0.76ns)   --->   "%tmp_169_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1245 'mux' 'tmp_169_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1246 [1/1] (0.76ns)   --->   "%tmp_170_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1246 'mux' 'tmp_170_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1247 [1/1] (0.76ns)   --->   "%tmp_171_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1247 'mux' 'tmp_171_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1248 [1/1] (0.76ns)   --->   "%tmp_172_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1248 'mux' 'tmp_172_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1249 [1/1] (0.76ns)   --->   "%tmp_173_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1249 'mux' 'tmp_173_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1250 [1/1] (0.76ns)   --->   "%tmp_174_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1250 'mux' 'tmp_174_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1251 [1/1] (0.76ns)   --->   "%tmp_175_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1251 'mux' 'tmp_175_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1252 [1/1] (0.76ns)   --->   "%tmp_176_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln267_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1252 'mux' 'tmp_176_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1253 [1/1] (0.48ns)   --->   "%tmp_177_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1253 'mux' 'tmp_177_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1254 [1/1] (0.48ns)   --->   "%tmp_212_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1254 'mux' 'tmp_212_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1255 [1/1] (0.48ns)   --->   "%tmp_230_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1255 'mux' 'tmp_230_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1256 [1/1] (0.48ns)   --->   "%tmp_248_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1256 'mux' 'tmp_248_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1257 [1/1] (0.76ns)   --->   "%tmp_266_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1257 'mux' 'tmp_266_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1258 [1/1] (0.76ns)   --->   "%tmp_284_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1258 'mux' 'tmp_284_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1259 [1/1] (0.76ns)   --->   "%tmp_302_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1259 'mux' 'tmp_302_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1260 [1/1] (0.76ns)   --->   "%tmp_320_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1260 'mux' 'tmp_320_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1261 [1/1] (0.76ns)   --->   "%tmp_338_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1261 'mux' 'tmp_338_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 1262 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_5, i32 %prod_6" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1262 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.30ns)   --->   Input mux for Operation 1263 '%prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i'
ST_31 : Operation 1263 [3/3] (5.71ns)   --->   "%prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1263 'fmul' 'prod_7' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 1264 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_5, i32 %prod_6" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1264 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1265 [2/3] (7.01ns)   --->   "%prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1265 'fmul' 'prod_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 1266 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1266 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1267 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1267 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 1268 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1268 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1269 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1269 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 1270 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_5, i32 %prod_6" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1270 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1271 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_6, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1271 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1272 [1/3] (7.01ns)   --->   "%prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1272 'fmul' 'prod_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1273 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_7, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1273 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i5 %select_ln243_2" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1274 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln243_2, i4 0" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1275 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln286_1 = zext i9 %tmp_s" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1276 'zext' 'zext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln286 = add i10 %zext_ln286_1, i10 %zext_ln286" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1277 'add' 'add_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1278 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1278 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 1279 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1279 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln286_2 = zext i5 %select_ln245_1" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1280 'zext' 'zext_ln286_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1281 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln286_1 = add i10 %add_ln286, i10 %zext_ln286_2" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1281 'add' 'add_ln286_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln286_3 = zext i10 %add_ln286_1" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1282 'zext' 'zext_ln286_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1283 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln286_1, i4 0" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1283 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln286_2 = add i14 %p_shl, i14 %zext_ln286_3" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1284 'add' 'add_ln286_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln286_4 = zext i5 %select_ln245" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1285 'zext' 'zext_ln286_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1286 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln286_3 = add i14 %add_ln286_2, i14 %zext_ln286_4" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 1286 'add' 'add_ln286_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : [1/1] (1.30ns)   --->   Input mux for Operation 1287 '%acc_7 = fadd i32 %acc_6, i32 %prod_7'
ST_34 : Operation 1287 [4/4] (5.13ns)   --->   "%acc_7 = fadd i32 %acc_6, i32 %prod_7" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1287 'fadd' 'acc_7' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1288 [1/1] (0.78ns)   --->   "%add_ln267_7 = add i5 %select_ln245, i5 4" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1288 'add' 'add_ln267_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1289 [1/1] (0.78ns)   --->   "%icmp_ln271_3 = icmp_ugt  i5 %add_ln267_7, i5 16" [src/srcnn.cpp:271->src/srcnn.cpp:120]   --->   Operation 1289 'icmp' 'icmp_ln271_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1290 [1/1] (0.41ns)   --->   "%select_ln267_7 = select i1 %icmp_ln271_3, i5 16, i5 %add_ln267_7" [src/srcnn.cpp:267->src/srcnn.cpp:120]   --->   Operation 1290 'select' 'select_ln267_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1291 [1/1] (0.42ns)   --->   "%tmp_178_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1291 'mux' 'tmp_178_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1292 [1/1] (0.76ns)   --->   "%tmp_179_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1292 'mux' 'tmp_179_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1293 [1/1] (0.76ns)   --->   "%tmp_180_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1293 'mux' 'tmp_180_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1294 [1/1] (0.76ns)   --->   "%tmp_181_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1294 'mux' 'tmp_181_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1295 [1/1] (0.76ns)   --->   "%tmp_182_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1295 'mux' 'tmp_182_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1296 [1/1] (0.76ns)   --->   "%tmp_183_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1296 'mux' 'tmp_183_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1297 [1/1] (0.76ns)   --->   "%tmp_184_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1297 'mux' 'tmp_184_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1298 [1/1] (0.76ns)   --->   "%tmp_185_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1298 'mux' 'tmp_185_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1299 [1/1] (0.76ns)   --->   "%tmp_186_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1299 'mux' 'tmp_186_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1300 [1/1] (0.76ns)   --->   "%tmp_187_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1300 'mux' 'tmp_187_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1301 [1/1] (0.76ns)   --->   "%tmp_188_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1301 'mux' 'tmp_188_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1302 [1/1] (0.76ns)   --->   "%tmp_189_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1302 'mux' 'tmp_189_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1303 [1/1] (0.76ns)   --->   "%tmp_190_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1303 'mux' 'tmp_190_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1304 [1/1] (0.76ns)   --->   "%tmp_191_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1304 'mux' 'tmp_191_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1305 [1/1] (0.76ns)   --->   "%tmp_192_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1305 'mux' 'tmp_192_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1306 [1/1] (0.76ns)   --->   "%tmp_193_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1306 'mux' 'tmp_193_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1307 [1/1] (0.76ns)   --->   "%tmp_194_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1307 'mux' 'tmp_194_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1308 [1/1] (0.76ns)   --->   "%tmp_195_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln267_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1308 'mux' 'tmp_195_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1309 [1/1] (0.48ns)   --->   "%tmp_196_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln245_2" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1309 'mux' 'tmp_196_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1310 [1/1] (0.48ns)   --->   "%tmp_214_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln245_3" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1310 'mux' 'tmp_214_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1311 [1/1] (0.48ns)   --->   "%tmp_232_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln245_4" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1311 'mux' 'tmp_232_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1312 [1/1] (0.48ns)   --->   "%tmp_250_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln245_5" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1312 'mux' 'tmp_250_i' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1313 [1/1] (0.76ns)   --->   "%tmp_268_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln245_1" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1313 'mux' 'tmp_268_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1314 [1/1] (0.76ns)   --->   "%tmp_286_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln245_6" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1314 'mux' 'tmp_286_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1315 [1/1] (0.76ns)   --->   "%tmp_304_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln245_7" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1315 'mux' 'tmp_304_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1316 [1/1] (0.76ns)   --->   "%tmp_322_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln245_8" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1316 'mux' 'tmp_322_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1317 [1/1] (0.76ns)   --->   "%tmp_340_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln245_9" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1317 'mux' 'tmp_340_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 1318 [3/4] (6.43ns)   --->   "%acc_7 = fadd i32 %acc_6, i32 %prod_7" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1318 'fadd' 'acc_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.30ns)   --->   Input mux for Operation 1319 '%prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i'
ST_35 : Operation 1319 [3/3] (5.71ns)   --->   "%prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1319 'fmul' 'prod_8' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 1320 [2/4] (6.43ns)   --->   "%acc_7 = fadd i32 %acc_6, i32 %prod_7" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1320 'fadd' 'acc_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1321 [2/3] (7.01ns)   --->   "%prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1321 'fmul' 'prod_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 1322 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1322 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1323 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1323 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 1324 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1324 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1325 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1325 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 1326 [1/4] (6.43ns)   --->   "%acc_7 = fadd i32 %acc_6, i32 %prod_7" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1326 'fadd' 'acc_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1327 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_7, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1327 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1328 [1/3] (7.01ns)   --->   "%prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1328 'fmul' 'prod_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1329 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_8, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1329 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1330 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1330 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 1331 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1331 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : [1/1] (1.30ns)   --->   Input mux for Operation 1332 '%acc_8 = fadd i32 %acc_7, i32 %prod_8'
ST_38 : Operation 1332 [4/4] (5.13ns)   --->   "%acc_8 = fadd i32 %acc_7, i32 %prod_8" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1332 'fadd' 'acc_8' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1333 [1/1] (0.42ns)   --->   "%tmp_197_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1333 'mux' 'tmp_197_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 1334 [3/4] (6.43ns)   --->   "%acc_8 = fadd i32 %acc_7, i32 %prod_8" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1334 'fadd' 'acc_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.30ns)   --->   Input mux for Operation 1335 '%prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i'
ST_39 : Operation 1335 [3/3] (5.71ns)   --->   "%prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1335 'fmul' 'prod_9' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 1336 [2/4] (6.43ns)   --->   "%acc_8 = fadd i32 %acc_7, i32 %prod_8" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1336 'fadd' 'acc_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1337 [2/3] (7.01ns)   --->   "%prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1337 'fmul' 'prod_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 1338 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1338 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1339 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1339 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 1340 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1340 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1341 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1341 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 1342 [1/4] (6.43ns)   --->   "%acc_8 = fadd i32 %acc_7, i32 %prod_8" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1342 'fadd' 'acc_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1343 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_8, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1343 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1344 [1/3] (7.01ns)   --->   "%prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1344 'fmul' 'prod_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1345 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_9, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1345 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1346 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1346 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 1347 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1347 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : [1/1] (1.30ns)   --->   Input mux for Operation 1348 '%acc_9 = fadd i32 %acc_8, i32 %prod_9'
ST_42 : Operation 1348 [4/4] (5.13ns)   --->   "%acc_9 = fadd i32 %acc_8, i32 %prod_9" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1348 'fadd' 'acc_9' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1349 [1/1] (0.42ns)   --->   "%tmp_199_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1349 'mux' 'tmp_199_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 1350 [3/4] (6.43ns)   --->   "%acc_9 = fadd i32 %acc_8, i32 %prod_9" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1350 'fadd' 'acc_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.30ns)   --->   Input mux for Operation 1351 '%prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i'
ST_43 : Operation 1351 [3/3] (5.71ns)   --->   "%prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1351 'fmul' 'prod_10' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 1352 [2/4] (6.43ns)   --->   "%acc_9 = fadd i32 %acc_8, i32 %prod_9" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1352 'fadd' 'acc_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1353 [2/3] (7.01ns)   --->   "%prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1353 'fmul' 'prod_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 1354 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1354 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1355 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1355 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 1356 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1356 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1357 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1357 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 1358 [1/4] (6.43ns)   --->   "%acc_9 = fadd i32 %acc_8, i32 %prod_9" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1358 'fadd' 'acc_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1359 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_9, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1359 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1360 [1/3] (7.01ns)   --->   "%prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1360 'fmul' 'prod_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1361 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_10, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1361 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1362 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1362 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 1363 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1363 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : [1/1] (1.30ns)   --->   Input mux for Operation 1364 '%acc_10 = fadd i32 %acc_9, i32 %prod_10'
ST_46 : Operation 1364 [4/4] (5.13ns)   --->   "%acc_10 = fadd i32 %acc_9, i32 %prod_10" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1364 'fadd' 'acc_10' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1365 [1/1] (0.42ns)   --->   "%tmp_201_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1365 'mux' 'tmp_201_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 1366 [3/4] (6.43ns)   --->   "%acc_10 = fadd i32 %acc_9, i32 %prod_10" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1366 'fadd' 'acc_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.30ns)   --->   Input mux for Operation 1367 '%prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i'
ST_47 : Operation 1367 [3/3] (5.71ns)   --->   "%prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1367 'fmul' 'prod_11' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 1368 [2/4] (6.43ns)   --->   "%acc_10 = fadd i32 %acc_9, i32 %prod_10" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1368 'fadd' 'acc_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1369 [2/3] (7.01ns)   --->   "%prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1369 'fmul' 'prod_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 1370 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1370 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1371 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1371 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 1372 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1372 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1373 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1373 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 1374 [1/4] (6.43ns)   --->   "%acc_10 = fadd i32 %acc_9, i32 %prod_10" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1374 'fadd' 'acc_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1375 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_10, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1375 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1376 [1/3] (7.01ns)   --->   "%prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1376 'fmul' 'prod_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1377 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_11, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1377 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1378 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1378 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 1379 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1379 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : [1/1] (1.30ns)   --->   Input mux for Operation 1380 '%acc_11 = fadd i32 %acc_10, i32 %prod_11'
ST_50 : Operation 1380 [4/4] (5.13ns)   --->   "%acc_11 = fadd i32 %acc_10, i32 %prod_11" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1380 'fadd' 'acc_11' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1381 [1/1] (0.42ns)   --->   "%tmp_203_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1381 'mux' 'tmp_203_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 1382 [3/4] (6.43ns)   --->   "%acc_11 = fadd i32 %acc_10, i32 %prod_11" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1382 'fadd' 'acc_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.30ns)   --->   Input mux for Operation 1383 '%prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i'
ST_51 : Operation 1383 [3/3] (5.71ns)   --->   "%prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1383 'fmul' 'prod_12' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 1384 [2/4] (6.43ns)   --->   "%acc_11 = fadd i32 %acc_10, i32 %prod_11" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1384 'fadd' 'acc_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1385 [2/3] (7.01ns)   --->   "%prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1385 'fmul' 'prod_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 1386 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1386 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1387 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1387 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 1388 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1388 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1389 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1389 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 1390 [1/4] (6.43ns)   --->   "%acc_11 = fadd i32 %acc_10, i32 %prod_11" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1390 'fadd' 'acc_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1391 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_11, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1391 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1392 [1/3] (7.01ns)   --->   "%prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1392 'fmul' 'prod_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1393 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_12, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1393 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 1394 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1394 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 1395 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1395 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : [1/1] (1.30ns)   --->   Input mux for Operation 1396 '%acc_12 = fadd i32 %acc_11, i32 %prod_12'
ST_54 : Operation 1396 [4/4] (5.13ns)   --->   "%acc_12 = fadd i32 %acc_11, i32 %prod_12" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1396 'fadd' 'acc_12' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1397 [1/1] (0.42ns)   --->   "%tmp_205_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1397 'mux' 'tmp_205_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 1398 [3/4] (6.43ns)   --->   "%acc_12 = fadd i32 %acc_11, i32 %prod_12" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1398 'fadd' 'acc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.30ns)   --->   Input mux for Operation 1399 '%prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i'
ST_55 : Operation 1399 [3/3] (5.71ns)   --->   "%prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1399 'fmul' 'prod_13' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 1400 [2/4] (6.43ns)   --->   "%acc_12 = fadd i32 %acc_11, i32 %prod_12" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1400 'fadd' 'acc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1401 [2/3] (7.01ns)   --->   "%prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1401 'fmul' 'prod_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 1402 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1402 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1403 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1403 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 1404 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1404 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1405 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1405 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 1406 [1/4] (6.43ns)   --->   "%acc_12 = fadd i32 %acc_11, i32 %prod_12" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1406 'fadd' 'acc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1407 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_12, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1407 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1408 [1/3] (7.01ns)   --->   "%prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1408 'fmul' 'prod_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1409 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_13, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1409 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 1410 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1410 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 1411 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1411 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : [1/1] (1.30ns)   --->   Input mux for Operation 1412 '%acc_13 = fadd i32 %acc_12, i32 %prod_13'
ST_58 : Operation 1412 [4/4] (5.13ns)   --->   "%acc_13 = fadd i32 %acc_12, i32 %prod_13" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1412 'fadd' 'acc_13' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1413 [1/1] (0.42ns)   --->   "%tmp_207_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1413 'mux' 'tmp_207_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 1414 [3/4] (6.43ns)   --->   "%acc_13 = fadd i32 %acc_12, i32 %prod_13" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1414 'fadd' 'acc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.30ns)   --->   Input mux for Operation 1415 '%prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i'
ST_59 : Operation 1415 [3/3] (5.71ns)   --->   "%prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1415 'fmul' 'prod_14' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 1416 [2/4] (6.43ns)   --->   "%acc_13 = fadd i32 %acc_12, i32 %prod_13" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1416 'fadd' 'acc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1417 [2/3] (7.01ns)   --->   "%prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1417 'fmul' 'prod_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 1418 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1418 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1419 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1419 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 1420 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1420 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1421 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1421 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 1422 [1/4] (6.43ns)   --->   "%acc_13 = fadd i32 %acc_12, i32 %prod_13" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1422 'fadd' 'acc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1423 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_13, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1423 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1424 [1/3] (7.01ns)   --->   "%prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1424 'fmul' 'prod_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1425 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_14, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1425 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 1426 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1426 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 1427 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1427 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : [1/1] (1.30ns)   --->   Input mux for Operation 1428 '%acc_14 = fadd i32 %acc_13, i32 %prod_14'
ST_62 : Operation 1428 [4/4] (5.13ns)   --->   "%acc_14 = fadd i32 %acc_13, i32 %prod_14" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1428 'fadd' 'acc_14' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1429 [1/1] (0.42ns)   --->   "%tmp_209_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1429 'mux' 'tmp_209_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 1430 [3/4] (6.43ns)   --->   "%acc_14 = fadd i32 %acc_13, i32 %prod_14" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1430 'fadd' 'acc_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.30ns)   --->   Input mux for Operation 1431 '%prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i'
ST_63 : Operation 1431 [3/3] (5.71ns)   --->   "%prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1431 'fmul' 'prod_15' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 1432 [2/4] (6.43ns)   --->   "%acc_14 = fadd i32 %acc_13, i32 %prod_14" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1432 'fadd' 'acc_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1433 [2/3] (7.01ns)   --->   "%prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1433 'fmul' 'prod_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 1434 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1434 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1435 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1435 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 1436 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1436 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1437 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1437 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 1438 [1/4] (6.43ns)   --->   "%acc_14 = fadd i32 %acc_13, i32 %prod_14" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1438 'fadd' 'acc_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1439 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_14, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1439 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1440 [1/3] (7.01ns)   --->   "%prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1440 'fmul' 'prod_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1441 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_15, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1441 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1442 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1442 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : Operation 1443 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1443 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : [1/1] (1.30ns)   --->   Input mux for Operation 1444 '%acc_15 = fadd i32 %acc_14, i32 %prod_15'
ST_66 : Operation 1444 [4/4] (5.13ns)   --->   "%acc_15 = fadd i32 %acc_14, i32 %prod_15" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1444 'fadd' 'acc_15' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1445 [1/1] (0.42ns)   --->   "%tmp_211_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1445 'mux' 'tmp_211_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : Operation 1446 [3/4] (6.43ns)   --->   "%acc_15 = fadd i32 %acc_14, i32 %prod_15" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1446 'fadd' 'acc_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.30ns)   --->   Input mux for Operation 1447 '%prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i'
ST_67 : Operation 1447 [3/3] (5.71ns)   --->   "%prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1447 'fmul' 'prod_16' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.01>
ST_68 : Operation 1448 [2/4] (6.43ns)   --->   "%acc_15 = fadd i32 %acc_14, i32 %prod_15" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1448 'fadd' 'acc_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1449 [2/3] (7.01ns)   --->   "%prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1449 'fmul' 'prod_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.01>
ST_69 : Operation 1450 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1450 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1451 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1451 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 1452 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1452 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1453 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1453 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 1454 [1/4] (6.43ns)   --->   "%acc_15 = fadd i32 %acc_14, i32 %prod_15" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1454 'fadd' 'acc_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1455 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_15, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1455 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1456 [1/3] (7.01ns)   --->   "%prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1456 'fmul' 'prod_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1457 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_16, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1457 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1458 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1458 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1459 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1459 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : [1/1] (1.30ns)   --->   Input mux for Operation 1460 '%acc_16 = fadd i32 %acc_15, i32 %prod_16'
ST_70 : Operation 1460 [4/4] (5.13ns)   --->   "%acc_16 = fadd i32 %acc_15, i32 %prod_16" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1460 'fadd' 'acc_16' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1461 [1/1] (0.42ns)   --->   "%tmp_213_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1461 'mux' 'tmp_213_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.01>
ST_71 : Operation 1462 [3/4] (6.43ns)   --->   "%acc_16 = fadd i32 %acc_15, i32 %prod_16" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1462 'fadd' 'acc_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.30ns)   --->   Input mux for Operation 1463 '%prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i'
ST_71 : Operation 1463 [3/3] (5.71ns)   --->   "%prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1463 'fmul' 'prod_17' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.01>
ST_72 : Operation 1464 [2/4] (6.43ns)   --->   "%acc_16 = fadd i32 %acc_15, i32 %prod_16" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1464 'fadd' 'acc_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1465 [2/3] (7.01ns)   --->   "%prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1465 'fmul' 'prod_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.01>
ST_73 : Operation 1466 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1466 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1467 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1467 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_73 : Operation 1468 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1468 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1469 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1469 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_73 : Operation 1470 [1/4] (6.43ns)   --->   "%acc_16 = fadd i32 %acc_15, i32 %prod_16" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1470 'fadd' 'acc_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1471 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_16, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1471 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1472 [1/3] (7.01ns)   --->   "%prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1472 'fmul' 'prod_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1473 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_17, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1473 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1474 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1474 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1475 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1475 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : [1/1] (1.30ns)   --->   Input mux for Operation 1476 '%acc_17 = fadd i32 %acc_16, i32 %prod_17'
ST_74 : Operation 1476 [4/4] (5.13ns)   --->   "%acc_17 = fadd i32 %acc_16, i32 %prod_17" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1476 'fadd' 'acc_17' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1477 [1/1] (0.42ns)   --->   "%tmp_215_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1477 'mux' 'tmp_215_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.01>
ST_75 : Operation 1478 [3/4] (6.43ns)   --->   "%acc_17 = fadd i32 %acc_16, i32 %prod_17" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1478 'fadd' 'acc_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : [1/1] (1.30ns)   --->   Input mux for Operation 1479 '%prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i'
ST_75 : Operation 1479 [3/3] (5.71ns)   --->   "%prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1479 'fmul' 'prod_18' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.01>
ST_76 : Operation 1480 [2/4] (6.43ns)   --->   "%acc_17 = fadd i32 %acc_16, i32 %prod_17" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1480 'fadd' 'acc_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1481 [2/3] (7.01ns)   --->   "%prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1481 'fmul' 'prod_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.01>
ST_77 : Operation 1482 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1482 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1483 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1483 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 1484 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1484 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1485 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1485 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 1486 [1/4] (6.43ns)   --->   "%acc_17 = fadd i32 %acc_16, i32 %prod_17" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1486 'fadd' 'acc_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1487 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_17, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1487 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1488 [1/3] (7.01ns)   --->   "%prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1488 'fmul' 'prod_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1489 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_18, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1489 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1490 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1490 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1491 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1491 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : [1/1] (1.30ns)   --->   Input mux for Operation 1492 '%acc_18 = fadd i32 %acc_17, i32 %prod_18'
ST_78 : Operation 1492 [4/4] (5.13ns)   --->   "%acc_18 = fadd i32 %acc_17, i32 %prod_18" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1492 'fadd' 'acc_18' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1493 [1/1] (0.42ns)   --->   "%tmp_217_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1493 'mux' 'tmp_217_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.01>
ST_79 : Operation 1494 [3/4] (6.43ns)   --->   "%acc_18 = fadd i32 %acc_17, i32 %prod_18" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1494 'fadd' 'acc_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : [1/1] (1.30ns)   --->   Input mux for Operation 1495 '%prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i'
ST_79 : Operation 1495 [3/3] (5.71ns)   --->   "%prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1495 'fmul' 'prod_19' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.01>
ST_80 : Operation 1496 [2/4] (6.43ns)   --->   "%acc_18 = fadd i32 %acc_17, i32 %prod_18" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1496 'fadd' 'acc_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1497 [2/3] (7.01ns)   --->   "%prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1497 'fmul' 'prod_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.01>
ST_81 : Operation 1498 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1498 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1499 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1499 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 1500 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1500 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1501 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1501 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 1502 [1/4] (6.43ns)   --->   "%acc_18 = fadd i32 %acc_17, i32 %prod_18" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1502 'fadd' 'acc_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1503 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_18, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1503 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1504 [1/3] (7.01ns)   --->   "%prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1504 'fmul' 'prod_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1505 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_19, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1505 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1506 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1506 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1507 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1507 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : [1/1] (1.30ns)   --->   Input mux for Operation 1508 '%acc_19 = fadd i32 %acc_18, i32 %prod_19'
ST_82 : Operation 1508 [4/4] (5.13ns)   --->   "%acc_19 = fadd i32 %acc_18, i32 %prod_19" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1508 'fadd' 'acc_19' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1509 [1/1] (0.42ns)   --->   "%tmp_219_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1509 'mux' 'tmp_219_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.01>
ST_83 : Operation 1510 [3/4] (6.43ns)   --->   "%acc_19 = fadd i32 %acc_18, i32 %prod_19" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1510 'fadd' 'acc_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : [1/1] (1.30ns)   --->   Input mux for Operation 1511 '%prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i'
ST_83 : Operation 1511 [3/3] (5.71ns)   --->   "%prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1511 'fmul' 'prod_20' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.01>
ST_84 : Operation 1512 [2/4] (6.43ns)   --->   "%acc_19 = fadd i32 %acc_18, i32 %prod_19" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1512 'fadd' 'acc_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1513 [2/3] (7.01ns)   --->   "%prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1513 'fmul' 'prod_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : Operation 1514 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1514 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1515 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1515 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_85 : Operation 1516 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1516 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1517 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1517 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_85 : Operation 1518 [1/4] (6.43ns)   --->   "%acc_19 = fadd i32 %acc_18, i32 %prod_19" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1518 'fadd' 'acc_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1519 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_19, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1519 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1520 [1/3] (7.01ns)   --->   "%prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1520 'fmul' 'prod_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1521 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_20, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1521 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1522 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1522 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 1523 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1523 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : [1/1] (1.30ns)   --->   Input mux for Operation 1524 '%acc_20 = fadd i32 %acc_19, i32 %prod_20'
ST_86 : Operation 1524 [4/4] (5.13ns)   --->   "%acc_20 = fadd i32 %acc_19, i32 %prod_20" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1524 'fadd' 'acc_20' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1525 [1/1] (0.42ns)   --->   "%tmp_221_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1525 'mux' 'tmp_221_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 1526 [3/4] (6.43ns)   --->   "%acc_20 = fadd i32 %acc_19, i32 %prod_20" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1526 'fadd' 'acc_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : [1/1] (1.30ns)   --->   Input mux for Operation 1527 '%prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i'
ST_87 : Operation 1527 [3/3] (5.71ns)   --->   "%prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1527 'fmul' 'prod_21' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 1528 [2/4] (6.43ns)   --->   "%acc_20 = fadd i32 %acc_19, i32 %prod_20" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1528 'fadd' 'acc_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1529 [2/3] (7.01ns)   --->   "%prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1529 'fmul' 'prod_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 1530 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1530 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1531 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1531 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 1532 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1532 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1533 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1533 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 1534 [1/4] (6.43ns)   --->   "%acc_20 = fadd i32 %acc_19, i32 %prod_20" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1534 'fadd' 'acc_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1535 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_20, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1535 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1536 [1/3] (7.01ns)   --->   "%prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1536 'fmul' 'prod_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1537 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_21, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1537 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1538 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1538 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : Operation 1539 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1539 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : [1/1] (1.30ns)   --->   Input mux for Operation 1540 '%acc_21 = fadd i32 %acc_20, i32 %prod_21'
ST_90 : Operation 1540 [4/4] (5.13ns)   --->   "%acc_21 = fadd i32 %acc_20, i32 %prod_21" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1540 'fadd' 'acc_21' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1541 [1/1] (0.42ns)   --->   "%tmp_223_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1541 'mux' 'tmp_223_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.01>
ST_91 : Operation 1542 [3/4] (6.43ns)   --->   "%acc_21 = fadd i32 %acc_20, i32 %prod_21" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1542 'fadd' 'acc_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : [1/1] (1.30ns)   --->   Input mux for Operation 1543 '%prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i'
ST_91 : Operation 1543 [3/3] (5.71ns)   --->   "%prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1543 'fmul' 'prod_22' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.01>
ST_92 : Operation 1544 [2/4] (6.43ns)   --->   "%acc_21 = fadd i32 %acc_20, i32 %prod_21" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1544 'fadd' 'acc_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1545 [2/3] (7.01ns)   --->   "%prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1545 'fmul' 'prod_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.01>
ST_93 : Operation 1546 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1546 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1547 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1547 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_93 : Operation 1548 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1548 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1549 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1549 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_93 : Operation 1550 [1/4] (6.43ns)   --->   "%acc_21 = fadd i32 %acc_20, i32 %prod_21" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1550 'fadd' 'acc_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1551 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_21, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1551 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1552 [1/3] (7.01ns)   --->   "%prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1552 'fmul' 'prod_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1553 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_22, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1553 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1554 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1554 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : Operation 1555 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1555 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : [1/1] (1.30ns)   --->   Input mux for Operation 1556 '%acc_22 = fadd i32 %acc_21, i32 %prod_22'
ST_94 : Operation 1556 [4/4] (5.13ns)   --->   "%acc_22 = fadd i32 %acc_21, i32 %prod_22" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1556 'fadd' 'acc_22' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1557 [1/1] (0.42ns)   --->   "%tmp_225_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1557 'mux' 'tmp_225_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.01>
ST_95 : Operation 1558 [3/4] (6.43ns)   --->   "%acc_22 = fadd i32 %acc_21, i32 %prod_22" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1558 'fadd' 'acc_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (1.30ns)   --->   Input mux for Operation 1559 '%prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i'
ST_95 : Operation 1559 [3/3] (5.71ns)   --->   "%prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1559 'fmul' 'prod_23' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.01>
ST_96 : Operation 1560 [2/4] (6.43ns)   --->   "%acc_22 = fadd i32 %acc_21, i32 %prod_22" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1560 'fadd' 'acc_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1561 [2/3] (7.01ns)   --->   "%prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1561 'fmul' 'prod_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.01>
ST_97 : Operation 1562 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1562 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1563 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1563 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 1564 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1564 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1565 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1565 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 1566 [1/4] (6.43ns)   --->   "%acc_22 = fadd i32 %acc_21, i32 %prod_22" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1566 'fadd' 'acc_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1567 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_22, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1567 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1568 [1/3] (7.01ns)   --->   "%prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1568 'fmul' 'prod_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1569 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_23, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1569 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1570 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1570 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 1571 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1571 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : [1/1] (1.30ns)   --->   Input mux for Operation 1572 '%acc_23 = fadd i32 %acc_22, i32 %prod_23'
ST_98 : Operation 1572 [4/4] (5.13ns)   --->   "%acc_23 = fadd i32 %acc_22, i32 %prod_23" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1572 'fadd' 'acc_23' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1573 [1/1] (0.42ns)   --->   "%tmp_227_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1573 'mux' 'tmp_227_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.01>
ST_99 : Operation 1574 [3/4] (6.43ns)   --->   "%acc_23 = fadd i32 %acc_22, i32 %prod_23" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1574 'fadd' 'acc_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (1.30ns)   --->   Input mux for Operation 1575 '%prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i'
ST_99 : Operation 1575 [3/3] (5.71ns)   --->   "%prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1575 'fmul' 'prod_24' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.01>
ST_100 : Operation 1576 [2/4] (6.43ns)   --->   "%acc_23 = fadd i32 %acc_22, i32 %prod_23" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1576 'fadd' 'acc_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1577 [2/3] (7.01ns)   --->   "%prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1577 'fmul' 'prod_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.01>
ST_101 : Operation 1578 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1578 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1579 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1579 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_101 : Operation 1580 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1580 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1581 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1581 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_101 : Operation 1582 [1/4] (6.43ns)   --->   "%acc_23 = fadd i32 %acc_22, i32 %prod_23" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1582 'fadd' 'acc_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1583 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_23, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1583 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1584 [1/3] (7.01ns)   --->   "%prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1584 'fmul' 'prod_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1585 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_24, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1585 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1586 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1586 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 1587 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1587 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : [1/1] (1.30ns)   --->   Input mux for Operation 1588 '%acc_24 = fadd i32 %acc_23, i32 %prod_24'
ST_102 : Operation 1588 [4/4] (5.13ns)   --->   "%acc_24 = fadd i32 %acc_23, i32 %prod_24" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1588 'fadd' 'acc_24' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1589 [1/1] (0.42ns)   --->   "%tmp_229_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1589 'mux' 'tmp_229_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.01>
ST_103 : Operation 1590 [3/4] (6.43ns)   --->   "%acc_24 = fadd i32 %acc_23, i32 %prod_24" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1590 'fadd' 'acc_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : [1/1] (1.30ns)   --->   Input mux for Operation 1591 '%prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i'
ST_103 : Operation 1591 [3/3] (5.71ns)   --->   "%prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1591 'fmul' 'prod_25' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.01>
ST_104 : Operation 1592 [2/4] (6.43ns)   --->   "%acc_24 = fadd i32 %acc_23, i32 %prod_24" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1592 'fadd' 'acc_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1593 [2/3] (7.01ns)   --->   "%prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1593 'fmul' 'prod_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.01>
ST_105 : Operation 1594 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1594 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1595 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1595 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 1596 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1596 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1597 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1597 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 1598 [1/4] (6.43ns)   --->   "%acc_24 = fadd i32 %acc_23, i32 %prod_24" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1598 'fadd' 'acc_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1599 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_24, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1599 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1600 [1/3] (7.01ns)   --->   "%prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1600 'fmul' 'prod_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1601 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_25, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1601 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1602 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1602 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 1603 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1603 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : [1/1] (1.30ns)   --->   Input mux for Operation 1604 '%acc_25 = fadd i32 %acc_24, i32 %prod_25'
ST_106 : Operation 1604 [4/4] (5.13ns)   --->   "%acc_25 = fadd i32 %acc_24, i32 %prod_25" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1604 'fadd' 'acc_25' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1605 [1/1] (0.42ns)   --->   "%tmp_231_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1605 'mux' 'tmp_231_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.01>
ST_107 : Operation 1606 [3/4] (6.43ns)   --->   "%acc_25 = fadd i32 %acc_24, i32 %prod_25" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1606 'fadd' 'acc_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : [1/1] (1.30ns)   --->   Input mux for Operation 1607 '%prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i'
ST_107 : Operation 1607 [3/3] (5.71ns)   --->   "%prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1607 'fmul' 'prod_26' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.01>
ST_108 : Operation 1608 [2/4] (6.43ns)   --->   "%acc_25 = fadd i32 %acc_24, i32 %prod_25" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1608 'fadd' 'acc_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1609 [2/3] (7.01ns)   --->   "%prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1609 'fmul' 'prod_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.01>
ST_109 : Operation 1610 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1610 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1611 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1611 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_109 : Operation 1612 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1612 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1613 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1613 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_109 : Operation 1614 [1/4] (6.43ns)   --->   "%acc_25 = fadd i32 %acc_24, i32 %prod_25" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1614 'fadd' 'acc_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1615 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_25, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1615 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1616 [1/3] (7.01ns)   --->   "%prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1616 'fmul' 'prod_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1617 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_26, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1617 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1618 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1618 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 1619 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1619 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : [1/1] (1.30ns)   --->   Input mux for Operation 1620 '%acc_26 = fadd i32 %acc_25, i32 %prod_26'
ST_110 : Operation 1620 [4/4] (5.13ns)   --->   "%acc_26 = fadd i32 %acc_25, i32 %prod_26" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1620 'fadd' 'acc_26' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1621 [1/1] (0.42ns)   --->   "%tmp_233_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1621 'mux' 'tmp_233_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.01>
ST_111 : Operation 1622 [3/4] (6.43ns)   --->   "%acc_26 = fadd i32 %acc_25, i32 %prod_26" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1622 'fadd' 'acc_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : [1/1] (1.30ns)   --->   Input mux for Operation 1623 '%prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i'
ST_111 : Operation 1623 [3/3] (5.71ns)   --->   "%prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1623 'fmul' 'prod_27' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : Operation 1624 [2/4] (6.43ns)   --->   "%acc_26 = fadd i32 %acc_25, i32 %prod_26" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1624 'fadd' 'acc_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1625 [2/3] (7.01ns)   --->   "%prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1625 'fmul' 'prod_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.01>
ST_113 : Operation 1626 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1626 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1627 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1627 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_113 : Operation 1628 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1628 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1629 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1629 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_113 : Operation 1630 [1/4] (6.43ns)   --->   "%acc_26 = fadd i32 %acc_25, i32 %prod_26" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1630 'fadd' 'acc_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1631 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_26, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1631 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1632 [1/3] (7.01ns)   --->   "%prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1632 'fmul' 'prod_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1633 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_27, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1633 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 1634 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1634 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 1635 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1635 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : [1/1] (1.30ns)   --->   Input mux for Operation 1636 '%acc_27 = fadd i32 %acc_26, i32 %prod_27'
ST_114 : Operation 1636 [4/4] (5.13ns)   --->   "%acc_27 = fadd i32 %acc_26, i32 %prod_27" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1636 'fadd' 'acc_27' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1637 [1/1] (0.42ns)   --->   "%tmp_235_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1637 'mux' 'tmp_235_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.01>
ST_115 : Operation 1638 [3/4] (6.43ns)   --->   "%acc_27 = fadd i32 %acc_26, i32 %prod_27" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1638 'fadd' 'acc_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : [1/1] (1.30ns)   --->   Input mux for Operation 1639 '%prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i'
ST_115 : Operation 1639 [3/3] (5.71ns)   --->   "%prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1639 'fmul' 'prod_28' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.01>
ST_116 : Operation 1640 [2/4] (6.43ns)   --->   "%acc_27 = fadd i32 %acc_26, i32 %prod_27" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1640 'fadd' 'acc_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1641 [2/3] (7.01ns)   --->   "%prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1641 'fmul' 'prod_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.01>
ST_117 : Operation 1642 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1642 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1643 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1643 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_117 : Operation 1644 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1644 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1645 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1645 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_117 : Operation 1646 [1/4] (6.43ns)   --->   "%acc_27 = fadd i32 %acc_26, i32 %prod_27" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1646 'fadd' 'acc_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1647 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_27, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1647 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1648 [1/3] (7.01ns)   --->   "%prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1648 'fmul' 'prod_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1649 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_28, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1649 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 1650 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1650 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 1651 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1651 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : [1/1] (1.30ns)   --->   Input mux for Operation 1652 '%acc_28 = fadd i32 %acc_27, i32 %prod_28'
ST_118 : Operation 1652 [4/4] (5.13ns)   --->   "%acc_28 = fadd i32 %acc_27, i32 %prod_28" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1652 'fadd' 'acc_28' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1653 [1/1] (0.42ns)   --->   "%tmp_237_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1653 'mux' 'tmp_237_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.01>
ST_119 : Operation 1654 [3/4] (6.43ns)   --->   "%acc_28 = fadd i32 %acc_27, i32 %prod_28" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1654 'fadd' 'acc_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : [1/1] (1.30ns)   --->   Input mux for Operation 1655 '%prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i'
ST_119 : Operation 1655 [3/3] (5.71ns)   --->   "%prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1655 'fmul' 'prod_29' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.01>
ST_120 : Operation 1656 [2/4] (6.43ns)   --->   "%acc_28 = fadd i32 %acc_27, i32 %prod_28" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1656 'fadd' 'acc_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1657 [2/3] (7.01ns)   --->   "%prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1657 'fmul' 'prod_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.01>
ST_121 : Operation 1658 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1658 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1659 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1659 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_121 : Operation 1660 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1660 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1661 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1661 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_121 : Operation 1662 [1/4] (6.43ns)   --->   "%acc_28 = fadd i32 %acc_27, i32 %prod_28" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1662 'fadd' 'acc_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1663 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_28, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1663 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1664 [1/3] (7.01ns)   --->   "%prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1664 'fmul' 'prod_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1665 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_29, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1665 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 1666 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1666 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_122 : Operation 1667 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1667 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_122 : [1/1] (1.30ns)   --->   Input mux for Operation 1668 '%acc_29 = fadd i32 %acc_28, i32 %prod_29'
ST_122 : Operation 1668 [4/4] (5.13ns)   --->   "%acc_29 = fadd i32 %acc_28, i32 %prod_29" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1668 'fadd' 'acc_29' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1669 [1/1] (0.42ns)   --->   "%tmp_239_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1669 'mux' 'tmp_239_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.01>
ST_123 : Operation 1670 [3/4] (6.43ns)   --->   "%acc_29 = fadd i32 %acc_28, i32 %prod_29" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1670 'fadd' 'acc_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : [1/1] (1.30ns)   --->   Input mux for Operation 1671 '%prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i'
ST_123 : Operation 1671 [3/3] (5.71ns)   --->   "%prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1671 'fmul' 'prod_30' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.01>
ST_124 : Operation 1672 [2/4] (6.43ns)   --->   "%acc_29 = fadd i32 %acc_28, i32 %prod_29" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1672 'fadd' 'acc_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1673 [2/3] (7.01ns)   --->   "%prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1673 'fmul' 'prod_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.01>
ST_125 : Operation 1674 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1674 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1675 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1675 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_125 : Operation 1676 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1676 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1677 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1677 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_125 : Operation 1678 [1/4] (6.43ns)   --->   "%acc_29 = fadd i32 %acc_28, i32 %prod_29" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1678 'fadd' 'acc_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1679 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_29, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1679 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1680 [1/3] (7.01ns)   --->   "%prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1680 'fmul' 'prod_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1681 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_30, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1681 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 1682 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1682 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : Operation 1683 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1683 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : [1/1] (1.30ns)   --->   Input mux for Operation 1684 '%acc_30 = fadd i32 %acc_29, i32 %prod_30'
ST_126 : Operation 1684 [4/4] (5.13ns)   --->   "%acc_30 = fadd i32 %acc_29, i32 %prod_30" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1684 'fadd' 'acc_30' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1685 [1/1] (0.42ns)   --->   "%tmp_241_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1685 'mux' 'tmp_241_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.01>
ST_127 : Operation 1686 [3/4] (6.43ns)   --->   "%acc_30 = fadd i32 %acc_29, i32 %prod_30" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1686 'fadd' 'acc_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : [1/1] (1.30ns)   --->   Input mux for Operation 1687 '%prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i'
ST_127 : Operation 1687 [3/3] (5.71ns)   --->   "%prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1687 'fmul' 'prod_31' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.01>
ST_128 : Operation 1688 [2/4] (6.43ns)   --->   "%acc_30 = fadd i32 %acc_29, i32 %prod_30" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1688 'fadd' 'acc_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1689 [2/3] (7.01ns)   --->   "%prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1689 'fmul' 'prod_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.01>
ST_129 : Operation 1690 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1690 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1691 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1691 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_129 : Operation 1692 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1692 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1693 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1693 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_129 : Operation 1694 [1/4] (6.43ns)   --->   "%acc_30 = fadd i32 %acc_29, i32 %prod_30" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1694 'fadd' 'acc_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1695 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_30, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1695 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1696 [1/3] (7.01ns)   --->   "%prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1696 'fmul' 'prod_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1697 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_31, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1697 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 1698 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1698 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_130 : Operation 1699 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1699 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_130 : [1/1] (1.30ns)   --->   Input mux for Operation 1700 '%acc_31 = fadd i32 %acc_30, i32 %prod_31'
ST_130 : Operation 1700 [4/4] (5.13ns)   --->   "%acc_31 = fadd i32 %acc_30, i32 %prod_31" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1700 'fadd' 'acc_31' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1701 [1/1] (0.42ns)   --->   "%tmp_243_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1701 'mux' 'tmp_243_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.01>
ST_131 : Operation 1702 [3/4] (6.43ns)   --->   "%acc_31 = fadd i32 %acc_30, i32 %prod_31" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1702 'fadd' 'acc_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : [1/1] (1.30ns)   --->   Input mux for Operation 1703 '%prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i'
ST_131 : Operation 1703 [3/3] (5.71ns)   --->   "%prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1703 'fmul' 'prod_32' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.01>
ST_132 : Operation 1704 [2/4] (6.43ns)   --->   "%acc_31 = fadd i32 %acc_30, i32 %prod_31" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1704 'fadd' 'acc_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1705 [2/3] (7.01ns)   --->   "%prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1705 'fmul' 'prod_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.01>
ST_133 : Operation 1706 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1706 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1707 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1707 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_133 : Operation 1708 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1708 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1709 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1709 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_133 : Operation 1710 [1/4] (6.43ns)   --->   "%acc_31 = fadd i32 %acc_30, i32 %prod_31" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1710 'fadd' 'acc_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1711 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_31, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1711 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1712 [1/3] (7.01ns)   --->   "%prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1712 'fmul' 'prod_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1713 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_32, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1713 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 1714 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1714 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 1715 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1715 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : [1/1] (1.30ns)   --->   Input mux for Operation 1716 '%acc_32 = fadd i32 %acc_31, i32 %prod_32'
ST_134 : Operation 1716 [4/4] (5.13ns)   --->   "%acc_32 = fadd i32 %acc_31, i32 %prod_32" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1716 'fadd' 'acc_32' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1717 [1/1] (0.42ns)   --->   "%tmp_245_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1717 'mux' 'tmp_245_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.01>
ST_135 : Operation 1718 [3/4] (6.43ns)   --->   "%acc_32 = fadd i32 %acc_31, i32 %prod_32" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1718 'fadd' 'acc_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : [1/1] (1.30ns)   --->   Input mux for Operation 1719 '%prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i'
ST_135 : Operation 1719 [3/3] (5.71ns)   --->   "%prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1719 'fmul' 'prod_33' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.01>
ST_136 : Operation 1720 [2/4] (6.43ns)   --->   "%acc_32 = fadd i32 %acc_31, i32 %prod_32" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1720 'fadd' 'acc_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1721 [2/3] (7.01ns)   --->   "%prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1721 'fmul' 'prod_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.01>
ST_137 : Operation 1722 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1722 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1723 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1723 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_137 : Operation 1724 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1724 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1725 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1725 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_137 : Operation 1726 [1/4] (6.43ns)   --->   "%acc_32 = fadd i32 %acc_31, i32 %prod_32" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1726 'fadd' 'acc_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1727 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_32, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1727 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1728 [1/3] (7.01ns)   --->   "%prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1728 'fmul' 'prod_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1729 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_33, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1729 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 1730 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1730 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_138 : Operation 1731 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1731 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_138 : [1/1] (1.30ns)   --->   Input mux for Operation 1732 '%acc_33 = fadd i32 %acc_32, i32 %prod_33'
ST_138 : Operation 1732 [4/4] (5.13ns)   --->   "%acc_33 = fadd i32 %acc_32, i32 %prod_33" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1732 'fadd' 'acc_33' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1733 [1/1] (0.42ns)   --->   "%tmp_247_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1733 'mux' 'tmp_247_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.01>
ST_139 : Operation 1734 [3/4] (6.43ns)   --->   "%acc_33 = fadd i32 %acc_32, i32 %prod_33" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1734 'fadd' 'acc_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : [1/1] (1.30ns)   --->   Input mux for Operation 1735 '%prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i'
ST_139 : Operation 1735 [3/3] (5.71ns)   --->   "%prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1735 'fmul' 'prod_34' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.01>
ST_140 : Operation 1736 [2/4] (6.43ns)   --->   "%acc_33 = fadd i32 %acc_32, i32 %prod_33" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1736 'fadd' 'acc_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1737 [2/3] (7.01ns)   --->   "%prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1737 'fmul' 'prod_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.01>
ST_141 : Operation 1738 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1738 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1739 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1739 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_141 : Operation 1740 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1740 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1741 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1741 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_141 : Operation 1742 [1/4] (6.43ns)   --->   "%acc_33 = fadd i32 %acc_32, i32 %prod_33" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1742 'fadd' 'acc_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1743 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_33, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1743 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1744 [1/3] (7.01ns)   --->   "%prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1744 'fmul' 'prod_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1745 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_34, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1745 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 1746 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1746 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : Operation 1747 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1747 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : [1/1] (1.30ns)   --->   Input mux for Operation 1748 '%acc_34 = fadd i32 %acc_33, i32 %prod_34'
ST_142 : Operation 1748 [4/4] (5.13ns)   --->   "%acc_34 = fadd i32 %acc_33, i32 %prod_34" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1748 'fadd' 'acc_34' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1749 [1/1] (0.42ns)   --->   "%tmp_249_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1749 'mux' 'tmp_249_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.01>
ST_143 : Operation 1750 [3/4] (6.43ns)   --->   "%acc_34 = fadd i32 %acc_33, i32 %prod_34" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1750 'fadd' 'acc_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : [1/1] (1.30ns)   --->   Input mux for Operation 1751 '%prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i'
ST_143 : Operation 1751 [3/3] (5.71ns)   --->   "%prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1751 'fmul' 'prod_35' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.01>
ST_144 : Operation 1752 [2/4] (6.43ns)   --->   "%acc_34 = fadd i32 %acc_33, i32 %prod_34" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1752 'fadd' 'acc_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1753 [2/3] (7.01ns)   --->   "%prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1753 'fmul' 'prod_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.01>
ST_145 : Operation 1754 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1754 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1755 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1755 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_145 : Operation 1756 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1756 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1757 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1757 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_145 : Operation 1758 [1/4] (6.43ns)   --->   "%acc_34 = fadd i32 %acc_33, i32 %prod_34" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1758 'fadd' 'acc_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1759 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_34, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1759 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1760 [1/3] (7.01ns)   --->   "%prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1760 'fmul' 'prod_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1761 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_35, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1761 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 1762 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1762 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_146 : Operation 1763 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1763 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_146 : [1/1] (1.30ns)   --->   Input mux for Operation 1764 '%acc_35 = fadd i32 %acc_34, i32 %prod_35'
ST_146 : Operation 1764 [4/4] (5.13ns)   --->   "%acc_35 = fadd i32 %acc_34, i32 %prod_35" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1764 'fadd' 'acc_35' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1765 [1/1] (0.42ns)   --->   "%tmp_251_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1765 'mux' 'tmp_251_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.01>
ST_147 : Operation 1766 [3/4] (6.43ns)   --->   "%acc_35 = fadd i32 %acc_34, i32 %prod_35" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1766 'fadd' 'acc_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : [1/1] (1.30ns)   --->   Input mux for Operation 1767 '%prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i'
ST_147 : Operation 1767 [3/3] (5.71ns)   --->   "%prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1767 'fmul' 'prod_36' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.01>
ST_148 : Operation 1768 [2/4] (6.43ns)   --->   "%acc_35 = fadd i32 %acc_34, i32 %prod_35" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1768 'fadd' 'acc_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1769 [2/3] (7.01ns)   --->   "%prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1769 'fmul' 'prod_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.01>
ST_149 : Operation 1770 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1770 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1771 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1771 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_149 : Operation 1772 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1772 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1773 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1773 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_149 : Operation 1774 [1/4] (6.43ns)   --->   "%acc_35 = fadd i32 %acc_34, i32 %prod_35" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1774 'fadd' 'acc_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1775 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_35, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1775 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1776 [1/3] (7.01ns)   --->   "%prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1776 'fmul' 'prod_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1777 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_36, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1777 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 1778 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1778 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : Operation 1779 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1779 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : [1/1] (1.30ns)   --->   Input mux for Operation 1780 '%acc_36 = fadd i32 %acc_35, i32 %prod_36'
ST_150 : Operation 1780 [4/4] (5.13ns)   --->   "%acc_36 = fadd i32 %acc_35, i32 %prod_36" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1780 'fadd' 'acc_36' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1781 [1/1] (0.42ns)   --->   "%tmp_253_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1781 'mux' 'tmp_253_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.01>
ST_151 : Operation 1782 [3/4] (6.43ns)   --->   "%acc_36 = fadd i32 %acc_35, i32 %prod_36" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1782 'fadd' 'acc_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : [1/1] (1.30ns)   --->   Input mux for Operation 1783 '%prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i'
ST_151 : Operation 1783 [3/3] (5.71ns)   --->   "%prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1783 'fmul' 'prod_37' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.01>
ST_152 : Operation 1784 [2/4] (6.43ns)   --->   "%acc_36 = fadd i32 %acc_35, i32 %prod_36" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1784 'fadd' 'acc_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1785 [2/3] (7.01ns)   --->   "%prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1785 'fmul' 'prod_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.01>
ST_153 : Operation 1786 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1786 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1787 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1787 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_153 : Operation 1788 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1788 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1789 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1789 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_153 : Operation 1790 [1/4] (6.43ns)   --->   "%acc_36 = fadd i32 %acc_35, i32 %prod_36" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1790 'fadd' 'acc_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1791 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_36, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1791 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1792 [1/3] (7.01ns)   --->   "%prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1792 'fmul' 'prod_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1793 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_37, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1793 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 1794 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1794 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_154 : Operation 1795 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1795 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_154 : [1/1] (1.30ns)   --->   Input mux for Operation 1796 '%acc_37 = fadd i32 %acc_36, i32 %prod_37'
ST_154 : Operation 1796 [4/4] (5.13ns)   --->   "%acc_37 = fadd i32 %acc_36, i32 %prod_37" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1796 'fadd' 'acc_37' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1797 [1/1] (0.42ns)   --->   "%tmp_255_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1797 'mux' 'tmp_255_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.01>
ST_155 : Operation 1798 [3/4] (6.43ns)   --->   "%acc_37 = fadd i32 %acc_36, i32 %prod_37" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1798 'fadd' 'acc_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : [1/1] (1.30ns)   --->   Input mux for Operation 1799 '%prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i'
ST_155 : Operation 1799 [3/3] (5.71ns)   --->   "%prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1799 'fmul' 'prod_38' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.01>
ST_156 : Operation 1800 [2/4] (6.43ns)   --->   "%acc_37 = fadd i32 %acc_36, i32 %prod_37" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1800 'fadd' 'acc_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1801 [2/3] (7.01ns)   --->   "%prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1801 'fmul' 'prod_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.01>
ST_157 : Operation 1802 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1802 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1803 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1803 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_157 : Operation 1804 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1804 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1805 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1805 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_157 : Operation 1806 [1/4] (6.43ns)   --->   "%acc_37 = fadd i32 %acc_36, i32 %prod_37" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1806 'fadd' 'acc_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1807 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_37, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1807 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1808 [1/3] (7.01ns)   --->   "%prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1808 'fmul' 'prod_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1809 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_38, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1809 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 1810 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1810 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : Operation 1811 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1811 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : [1/1] (1.30ns)   --->   Input mux for Operation 1812 '%acc_38 = fadd i32 %acc_37, i32 %prod_38'
ST_158 : Operation 1812 [4/4] (5.13ns)   --->   "%acc_38 = fadd i32 %acc_37, i32 %prod_38" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1812 'fadd' 'acc_38' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1813 [1/1] (0.42ns)   --->   "%tmp_257_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1813 'mux' 'tmp_257_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.01>
ST_159 : Operation 1814 [3/4] (6.43ns)   --->   "%acc_38 = fadd i32 %acc_37, i32 %prod_38" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1814 'fadd' 'acc_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : [1/1] (1.30ns)   --->   Input mux for Operation 1815 '%prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i'
ST_159 : Operation 1815 [3/3] (5.71ns)   --->   "%prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1815 'fmul' 'prod_39' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.01>
ST_160 : Operation 1816 [2/4] (6.43ns)   --->   "%acc_38 = fadd i32 %acc_37, i32 %prod_38" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1816 'fadd' 'acc_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1817 [2/3] (7.01ns)   --->   "%prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1817 'fmul' 'prod_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.01>
ST_161 : Operation 1818 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1818 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1819 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1819 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_161 : Operation 1820 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1820 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1821 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1821 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_161 : Operation 1822 [1/4] (6.43ns)   --->   "%acc_38 = fadd i32 %acc_37, i32 %prod_38" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1822 'fadd' 'acc_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1823 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_38, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1823 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1824 [1/3] (7.01ns)   --->   "%prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1824 'fmul' 'prod_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1825 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_39, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1825 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 1826 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1826 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_162 : Operation 1827 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1827 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_162 : [1/1] (1.30ns)   --->   Input mux for Operation 1828 '%acc_39 = fadd i32 %acc_38, i32 %prod_39'
ST_162 : Operation 1828 [4/4] (5.13ns)   --->   "%acc_39 = fadd i32 %acc_38, i32 %prod_39" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1828 'fadd' 'acc_39' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1829 [1/1] (0.42ns)   --->   "%tmp_259_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1829 'mux' 'tmp_259_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.01>
ST_163 : Operation 1830 [3/4] (6.43ns)   --->   "%acc_39 = fadd i32 %acc_38, i32 %prod_39" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1830 'fadd' 'acc_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : [1/1] (1.30ns)   --->   Input mux for Operation 1831 '%prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i'
ST_163 : Operation 1831 [3/3] (5.71ns)   --->   "%prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1831 'fmul' 'prod_40' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.01>
ST_164 : Operation 1832 [2/4] (6.43ns)   --->   "%acc_39 = fadd i32 %acc_38, i32 %prod_39" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1832 'fadd' 'acc_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1833 [2/3] (7.01ns)   --->   "%prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1833 'fmul' 'prod_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.01>
ST_165 : Operation 1834 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1834 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1835 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1835 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_165 : Operation 1836 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1836 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1837 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1837 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_165 : Operation 1838 [1/4] (6.43ns)   --->   "%acc_39 = fadd i32 %acc_38, i32 %prod_39" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1838 'fadd' 'acc_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1839 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_39, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1839 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1840 [1/3] (7.01ns)   --->   "%prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1840 'fmul' 'prod_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1841 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_40, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1841 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 1842 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1842 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : Operation 1843 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1843 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : [1/1] (1.30ns)   --->   Input mux for Operation 1844 '%acc_40 = fadd i32 %acc_39, i32 %prod_40'
ST_166 : Operation 1844 [4/4] (5.13ns)   --->   "%acc_40 = fadd i32 %acc_39, i32 %prod_40" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1844 'fadd' 'acc_40' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1845 [1/1] (0.42ns)   --->   "%tmp_261_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1845 'mux' 'tmp_261_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.01>
ST_167 : Operation 1846 [3/4] (6.43ns)   --->   "%acc_40 = fadd i32 %acc_39, i32 %prod_40" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1846 'fadd' 'acc_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : [1/1] (1.30ns)   --->   Input mux for Operation 1847 '%prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i'
ST_167 : Operation 1847 [3/3] (5.71ns)   --->   "%prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1847 'fmul' 'prod_41' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.01>
ST_168 : Operation 1848 [2/4] (6.43ns)   --->   "%acc_40 = fadd i32 %acc_39, i32 %prod_40" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1848 'fadd' 'acc_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1849 [2/3] (7.01ns)   --->   "%prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1849 'fmul' 'prod_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.01>
ST_169 : Operation 1850 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1850 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1851 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1851 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_169 : Operation 1852 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1852 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1853 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1853 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_169 : Operation 1854 [1/4] (6.43ns)   --->   "%acc_40 = fadd i32 %acc_39, i32 %prod_40" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1854 'fadd' 'acc_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1855 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_40, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1855 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1856 [1/3] (7.01ns)   --->   "%prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1856 'fmul' 'prod_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1857 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_41, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1857 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 1858 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1858 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : Operation 1859 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1859 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : [1/1] (1.30ns)   --->   Input mux for Operation 1860 '%acc_41 = fadd i32 %acc_40, i32 %prod_41'
ST_170 : Operation 1860 [4/4] (5.13ns)   --->   "%acc_41 = fadd i32 %acc_40, i32 %prod_41" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1860 'fadd' 'acc_41' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1861 [1/1] (0.42ns)   --->   "%tmp_263_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1861 'mux' 'tmp_263_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.01>
ST_171 : Operation 1862 [3/4] (6.43ns)   --->   "%acc_41 = fadd i32 %acc_40, i32 %prod_41" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1862 'fadd' 'acc_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : [1/1] (1.30ns)   --->   Input mux for Operation 1863 '%prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i'
ST_171 : Operation 1863 [3/3] (5.71ns)   --->   "%prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1863 'fmul' 'prod_42' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.01>
ST_172 : Operation 1864 [2/4] (6.43ns)   --->   "%acc_41 = fadd i32 %acc_40, i32 %prod_41" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1864 'fadd' 'acc_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1865 [2/3] (7.01ns)   --->   "%prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1865 'fmul' 'prod_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.01>
ST_173 : Operation 1866 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1866 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1867 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1867 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_173 : Operation 1868 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1868 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1869 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1869 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_173 : Operation 1870 [1/4] (6.43ns)   --->   "%acc_41 = fadd i32 %acc_40, i32 %prod_41" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1870 'fadd' 'acc_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1871 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_41, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1871 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1872 [1/3] (7.01ns)   --->   "%prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1872 'fmul' 'prod_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1873 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_42, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1873 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 1874 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1874 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : Operation 1875 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1875 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : [1/1] (1.30ns)   --->   Input mux for Operation 1876 '%acc_42 = fadd i32 %acc_41, i32 %prod_42'
ST_174 : Operation 1876 [4/4] (5.13ns)   --->   "%acc_42 = fadd i32 %acc_41, i32 %prod_42" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1876 'fadd' 'acc_42' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1877 [1/1] (0.42ns)   --->   "%tmp_265_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1877 'mux' 'tmp_265_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.01>
ST_175 : Operation 1878 [3/4] (6.43ns)   --->   "%acc_42 = fadd i32 %acc_41, i32 %prod_42" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1878 'fadd' 'acc_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : [1/1] (1.30ns)   --->   Input mux for Operation 1879 '%prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i'
ST_175 : Operation 1879 [3/3] (5.71ns)   --->   "%prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1879 'fmul' 'prod_43' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.01>
ST_176 : Operation 1880 [2/4] (6.43ns)   --->   "%acc_42 = fadd i32 %acc_41, i32 %prod_42" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1880 'fadd' 'acc_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1881 [2/3] (7.01ns)   --->   "%prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1881 'fmul' 'prod_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.01>
ST_177 : Operation 1882 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1882 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1883 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1883 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_177 : Operation 1884 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1884 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1885 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1885 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_177 : Operation 1886 [1/4] (6.43ns)   --->   "%acc_42 = fadd i32 %acc_41, i32 %prod_42" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1886 'fadd' 'acc_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1887 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_42, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1887 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1888 [1/3] (7.01ns)   --->   "%prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1888 'fmul' 'prod_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1889 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_43, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1889 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 1890 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1890 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_178 : Operation 1891 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1891 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_178 : [1/1] (1.30ns)   --->   Input mux for Operation 1892 '%acc_43 = fadd i32 %acc_42, i32 %prod_43'
ST_178 : Operation 1892 [4/4] (5.13ns)   --->   "%acc_43 = fadd i32 %acc_42, i32 %prod_43" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1892 'fadd' 'acc_43' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1893 [1/1] (0.42ns)   --->   "%tmp_267_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1893 'mux' 'tmp_267_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.01>
ST_179 : Operation 1894 [3/4] (6.43ns)   --->   "%acc_43 = fadd i32 %acc_42, i32 %prod_43" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1894 'fadd' 'acc_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : [1/1] (1.30ns)   --->   Input mux for Operation 1895 '%prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i'
ST_179 : Operation 1895 [3/3] (5.71ns)   --->   "%prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1895 'fmul' 'prod_44' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.01>
ST_180 : Operation 1896 [2/4] (6.43ns)   --->   "%acc_43 = fadd i32 %acc_42, i32 %prod_43" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1896 'fadd' 'acc_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1897 [2/3] (7.01ns)   --->   "%prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1897 'fmul' 'prod_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.01>
ST_181 : Operation 1898 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1898 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1899 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1899 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_181 : Operation 1900 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1900 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1901 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1901 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_181 : Operation 1902 [1/4] (6.43ns)   --->   "%acc_43 = fadd i32 %acc_42, i32 %prod_43" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1902 'fadd' 'acc_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1903 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_43, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1903 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1904 [1/3] (7.01ns)   --->   "%prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1904 'fmul' 'prod_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1905 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_44, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1905 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 1906 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1906 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : Operation 1907 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1907 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : [1/1] (1.30ns)   --->   Input mux for Operation 1908 '%acc_44 = fadd i32 %acc_43, i32 %prod_44'
ST_182 : Operation 1908 [4/4] (5.13ns)   --->   "%acc_44 = fadd i32 %acc_43, i32 %prod_44" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1908 'fadd' 'acc_44' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1909 [1/1] (0.42ns)   --->   "%tmp_269_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1909 'mux' 'tmp_269_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.01>
ST_183 : Operation 1910 [3/4] (6.43ns)   --->   "%acc_44 = fadd i32 %acc_43, i32 %prod_44" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1910 'fadd' 'acc_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : [1/1] (1.30ns)   --->   Input mux for Operation 1911 '%prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i'
ST_183 : Operation 1911 [3/3] (5.71ns)   --->   "%prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1911 'fmul' 'prod_45' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.01>
ST_184 : Operation 1912 [2/4] (6.43ns)   --->   "%acc_44 = fadd i32 %acc_43, i32 %prod_44" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1912 'fadd' 'acc_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1913 [2/3] (7.01ns)   --->   "%prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1913 'fmul' 'prod_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.01>
ST_185 : Operation 1914 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1914 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1915 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1915 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_185 : Operation 1916 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1916 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1917 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1917 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_185 : Operation 1918 [1/4] (6.43ns)   --->   "%acc_44 = fadd i32 %acc_43, i32 %prod_44" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1918 'fadd' 'acc_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1919 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_44, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1919 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1920 [1/3] (7.01ns)   --->   "%prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1920 'fmul' 'prod_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1921 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_45, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1921 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 1922 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1922 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_186 : Operation 1923 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1923 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_186 : [1/1] (1.30ns)   --->   Input mux for Operation 1924 '%acc_45 = fadd i32 %acc_44, i32 %prod_45'
ST_186 : Operation 1924 [4/4] (5.13ns)   --->   "%acc_45 = fadd i32 %acc_44, i32 %prod_45" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1924 'fadd' 'acc_45' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1925 [1/1] (0.42ns)   --->   "%tmp_271_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1925 'mux' 'tmp_271_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.01>
ST_187 : Operation 1926 [3/4] (6.43ns)   --->   "%acc_45 = fadd i32 %acc_44, i32 %prod_45" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1926 'fadd' 'acc_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : [1/1] (1.30ns)   --->   Input mux for Operation 1927 '%prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i'
ST_187 : Operation 1927 [3/3] (5.71ns)   --->   "%prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1927 'fmul' 'prod_46' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.01>
ST_188 : Operation 1928 [2/4] (6.43ns)   --->   "%acc_45 = fadd i32 %acc_44, i32 %prod_45" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1928 'fadd' 'acc_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1929 [2/3] (7.01ns)   --->   "%prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1929 'fmul' 'prod_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.01>
ST_189 : Operation 1930 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1930 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1931 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1931 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_189 : Operation 1932 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1932 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1933 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1933 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_189 : Operation 1934 [1/4] (6.43ns)   --->   "%acc_45 = fadd i32 %acc_44, i32 %prod_45" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1934 'fadd' 'acc_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1935 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_45, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1935 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1936 [1/3] (7.01ns)   --->   "%prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1936 'fmul' 'prod_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1937 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_46, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1937 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 1938 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1938 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : Operation 1939 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1939 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : [1/1] (1.30ns)   --->   Input mux for Operation 1940 '%acc_46 = fadd i32 %acc_45, i32 %prod_46'
ST_190 : Operation 1940 [4/4] (5.13ns)   --->   "%acc_46 = fadd i32 %acc_45, i32 %prod_46" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1940 'fadd' 'acc_46' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1941 [1/1] (0.42ns)   --->   "%tmp_273_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1941 'mux' 'tmp_273_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.01>
ST_191 : Operation 1942 [3/4] (6.43ns)   --->   "%acc_46 = fadd i32 %acc_45, i32 %prod_46" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1942 'fadd' 'acc_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : [1/1] (1.30ns)   --->   Input mux for Operation 1943 '%prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i'
ST_191 : Operation 1943 [3/3] (5.71ns)   --->   "%prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1943 'fmul' 'prod_47' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.01>
ST_192 : Operation 1944 [2/4] (6.43ns)   --->   "%acc_46 = fadd i32 %acc_45, i32 %prod_46" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1944 'fadd' 'acc_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1945 [2/3] (7.01ns)   --->   "%prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1945 'fmul' 'prod_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.01>
ST_193 : Operation 1946 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1946 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1947 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1947 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_193 : Operation 1948 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1948 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1949 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1949 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_193 : Operation 1950 [1/4] (6.43ns)   --->   "%acc_46 = fadd i32 %acc_45, i32 %prod_46" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1950 'fadd' 'acc_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1951 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_46, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1951 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1952 [1/3] (7.01ns)   --->   "%prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1952 'fmul' 'prod_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1953 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_47, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1953 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 1954 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1954 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_194 : Operation 1955 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1955 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_194 : [1/1] (1.30ns)   --->   Input mux for Operation 1956 '%acc_47 = fadd i32 %acc_46, i32 %prod_47'
ST_194 : Operation 1956 [4/4] (5.13ns)   --->   "%acc_47 = fadd i32 %acc_46, i32 %prod_47" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1956 'fadd' 'acc_47' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1957 [1/1] (0.42ns)   --->   "%tmp_275_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1957 'mux' 'tmp_275_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.01>
ST_195 : Operation 1958 [3/4] (6.43ns)   --->   "%acc_47 = fadd i32 %acc_46, i32 %prod_47" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1958 'fadd' 'acc_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : [1/1] (1.30ns)   --->   Input mux for Operation 1959 '%prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i'
ST_195 : Operation 1959 [3/3] (5.71ns)   --->   "%prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1959 'fmul' 'prod_48' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.01>
ST_196 : Operation 1960 [2/4] (6.43ns)   --->   "%acc_47 = fadd i32 %acc_46, i32 %prod_47" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1960 'fadd' 'acc_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1961 [2/3] (7.01ns)   --->   "%prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1961 'fmul' 'prod_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.01>
ST_197 : Operation 1962 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1962 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1963 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1963 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_197 : Operation 1964 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1964 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1965 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1965 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_197 : Operation 1966 [1/4] (6.43ns)   --->   "%acc_47 = fadd i32 %acc_46, i32 %prod_47" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1966 'fadd' 'acc_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1967 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_47, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1967 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1968 [1/3] (7.01ns)   --->   "%prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1968 'fmul' 'prod_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1969 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_48, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1969 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 1970 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1970 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : Operation 1971 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1971 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : [1/1] (1.30ns)   --->   Input mux for Operation 1972 '%acc_48 = fadd i32 %acc_47, i32 %prod_48'
ST_198 : Operation 1972 [4/4] (5.13ns)   --->   "%acc_48 = fadd i32 %acc_47, i32 %prod_48" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1972 'fadd' 'acc_48' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1973 [1/1] (0.42ns)   --->   "%tmp_277_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1973 'mux' 'tmp_277_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.01>
ST_199 : Operation 1974 [3/4] (6.43ns)   --->   "%acc_48 = fadd i32 %acc_47, i32 %prod_48" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1974 'fadd' 'acc_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : [1/1] (1.30ns)   --->   Input mux for Operation 1975 '%prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i'
ST_199 : Operation 1975 [3/3] (5.71ns)   --->   "%prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1975 'fmul' 'prod_49' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.01>
ST_200 : Operation 1976 [2/4] (6.43ns)   --->   "%acc_48 = fadd i32 %acc_47, i32 %prod_48" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1976 'fadd' 'acc_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1977 [2/3] (7.01ns)   --->   "%prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1977 'fmul' 'prod_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.01>
ST_201 : Operation 1978 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1978 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1979 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1979 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_201 : Operation 1980 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1980 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1981 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1981 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_201 : Operation 1982 [1/4] (6.43ns)   --->   "%acc_48 = fadd i32 %acc_47, i32 %prod_48" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1982 'fadd' 'acc_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1983 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_48, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1983 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1984 [1/3] (7.01ns)   --->   "%prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1984 'fmul' 'prod_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1985 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_49, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 1985 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 1986 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1986 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_202 : Operation 1987 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1987 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_202 : [1/1] (1.30ns)   --->   Input mux for Operation 1988 '%acc_49 = fadd i32 %acc_48, i32 %prod_49'
ST_202 : Operation 1988 [4/4] (5.13ns)   --->   "%acc_49 = fadd i32 %acc_48, i32 %prod_49" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1988 'fadd' 'acc_49' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1989 [1/1] (0.42ns)   --->   "%tmp_279_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1989 'mux' 'tmp_279_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.01>
ST_203 : Operation 1990 [3/4] (6.43ns)   --->   "%acc_49 = fadd i32 %acc_48, i32 %prod_49" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1990 'fadd' 'acc_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : [1/1] (1.30ns)   --->   Input mux for Operation 1991 '%prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i'
ST_203 : Operation 1991 [3/3] (5.71ns)   --->   "%prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1991 'fmul' 'prod_50' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.01>
ST_204 : Operation 1992 [2/4] (6.43ns)   --->   "%acc_49 = fadd i32 %acc_48, i32 %prod_49" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1992 'fadd' 'acc_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1993 [2/3] (7.01ns)   --->   "%prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 1993 'fmul' 'prod_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.01>
ST_205 : Operation 1994 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1994 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1995 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1995 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_205 : Operation 1996 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1996 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1997 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 1997 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_205 : Operation 1998 [1/4] (6.43ns)   --->   "%acc_49 = fadd i32 %acc_48, i32 %prod_49" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 1998 'fadd' 'acc_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1999 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_49, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 1999 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2000 [1/3] (7.01ns)   --->   "%prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2000 'fmul' 'prod_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2001 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_50, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2001 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 2002 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2002 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : Operation 2003 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2003 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : [1/1] (1.30ns)   --->   Input mux for Operation 2004 '%acc_50 = fadd i32 %acc_49, i32 %prod_50'
ST_206 : Operation 2004 [4/4] (5.13ns)   --->   "%acc_50 = fadd i32 %acc_49, i32 %prod_50" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2004 'fadd' 'acc_50' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2005 [1/1] (0.42ns)   --->   "%tmp_281_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2005 'mux' 'tmp_281_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.01>
ST_207 : Operation 2006 [3/4] (6.43ns)   --->   "%acc_50 = fadd i32 %acc_49, i32 %prod_50" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2006 'fadd' 'acc_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : [1/1] (1.30ns)   --->   Input mux for Operation 2007 '%prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i'
ST_207 : Operation 2007 [3/3] (5.71ns)   --->   "%prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2007 'fmul' 'prod_51' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.01>
ST_208 : Operation 2008 [2/4] (6.43ns)   --->   "%acc_50 = fadd i32 %acc_49, i32 %prod_50" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2008 'fadd' 'acc_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2009 [2/3] (7.01ns)   --->   "%prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2009 'fmul' 'prod_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.01>
ST_209 : Operation 2010 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2010 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2011 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2011 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_209 : Operation 2012 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2012 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2013 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2013 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_209 : Operation 2014 [1/4] (6.43ns)   --->   "%acc_50 = fadd i32 %acc_49, i32 %prod_50" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2014 'fadd' 'acc_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2015 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_50, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2015 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2016 [1/3] (7.01ns)   --->   "%prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2016 'fmul' 'prod_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2017 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_51, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2017 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : Operation 2018 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2018 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_210 : Operation 2019 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2019 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_210 : [1/1] (1.30ns)   --->   Input mux for Operation 2020 '%acc_51 = fadd i32 %acc_50, i32 %prod_51'
ST_210 : Operation 2020 [4/4] (5.13ns)   --->   "%acc_51 = fadd i32 %acc_50, i32 %prod_51" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2020 'fadd' 'acc_51' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2021 [1/1] (0.42ns)   --->   "%tmp_283_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2021 'mux' 'tmp_283_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.01>
ST_211 : Operation 2022 [3/4] (6.43ns)   --->   "%acc_51 = fadd i32 %acc_50, i32 %prod_51" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2022 'fadd' 'acc_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : [1/1] (1.30ns)   --->   Input mux for Operation 2023 '%prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i'
ST_211 : Operation 2023 [3/3] (5.71ns)   --->   "%prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2023 'fmul' 'prod_52' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.01>
ST_212 : Operation 2024 [2/4] (6.43ns)   --->   "%acc_51 = fadd i32 %acc_50, i32 %prod_51" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2024 'fadd' 'acc_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2025 [2/3] (7.01ns)   --->   "%prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2025 'fmul' 'prod_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.01>
ST_213 : Operation 2026 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2026 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2027 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2027 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_213 : Operation 2028 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2028 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2029 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2029 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_213 : Operation 2030 [1/4] (6.43ns)   --->   "%acc_51 = fadd i32 %acc_50, i32 %prod_51" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2030 'fadd' 'acc_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2031 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_51, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2031 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2032 [1/3] (7.01ns)   --->   "%prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2032 'fmul' 'prod_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2033 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_52, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2033 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : Operation 2034 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2034 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : Operation 2035 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2035 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : [1/1] (1.30ns)   --->   Input mux for Operation 2036 '%acc_52 = fadd i32 %acc_51, i32 %prod_52'
ST_214 : Operation 2036 [4/4] (5.13ns)   --->   "%acc_52 = fadd i32 %acc_51, i32 %prod_52" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2036 'fadd' 'acc_52' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2037 [1/1] (0.42ns)   --->   "%tmp_285_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2037 'mux' 'tmp_285_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.01>
ST_215 : Operation 2038 [3/4] (6.43ns)   --->   "%acc_52 = fadd i32 %acc_51, i32 %prod_52" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2038 'fadd' 'acc_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : [1/1] (1.30ns)   --->   Input mux for Operation 2039 '%prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i'
ST_215 : Operation 2039 [3/3] (5.71ns)   --->   "%prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2039 'fmul' 'prod_53' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.01>
ST_216 : Operation 2040 [2/4] (6.43ns)   --->   "%acc_52 = fadd i32 %acc_51, i32 %prod_52" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2040 'fadd' 'acc_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2041 [2/3] (7.01ns)   --->   "%prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2041 'fmul' 'prod_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.01>
ST_217 : Operation 2042 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2042 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2043 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2043 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_217 : Operation 2044 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2044 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2045 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2045 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_217 : Operation 2046 [1/4] (6.43ns)   --->   "%acc_52 = fadd i32 %acc_51, i32 %prod_52" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2046 'fadd' 'acc_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2047 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_52, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2047 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2048 [1/3] (7.01ns)   --->   "%prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2048 'fmul' 'prod_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2049 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_53, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2049 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 2050 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2050 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_218 : Operation 2051 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2051 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_218 : [1/1] (1.30ns)   --->   Input mux for Operation 2052 '%acc_53 = fadd i32 %acc_52, i32 %prod_53'
ST_218 : Operation 2052 [4/4] (5.13ns)   --->   "%acc_53 = fadd i32 %acc_52, i32 %prod_53" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2052 'fadd' 'acc_53' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2053 [1/1] (0.42ns)   --->   "%tmp_287_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2053 'mux' 'tmp_287_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.01>
ST_219 : Operation 2054 [3/4] (6.43ns)   --->   "%acc_53 = fadd i32 %acc_52, i32 %prod_53" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2054 'fadd' 'acc_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : [1/1] (1.30ns)   --->   Input mux for Operation 2055 '%prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i'
ST_219 : Operation 2055 [3/3] (5.71ns)   --->   "%prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2055 'fmul' 'prod_54' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.01>
ST_220 : Operation 2056 [2/4] (6.43ns)   --->   "%acc_53 = fadd i32 %acc_52, i32 %prod_53" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2056 'fadd' 'acc_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2057 [2/3] (7.01ns)   --->   "%prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2057 'fmul' 'prod_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.01>
ST_221 : Operation 2058 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2058 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2059 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2059 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_221 : Operation 2060 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2060 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2061 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2061 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_221 : Operation 2062 [1/4] (6.43ns)   --->   "%acc_53 = fadd i32 %acc_52, i32 %prod_53" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2062 'fadd' 'acc_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2063 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_53, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2063 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2064 [1/3] (7.01ns)   --->   "%prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2064 'fmul' 'prod_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2065 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_54, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2065 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 2066 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2066 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 2067 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2067 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : [1/1] (1.30ns)   --->   Input mux for Operation 2068 '%acc_54 = fadd i32 %acc_53, i32 %prod_54'
ST_222 : Operation 2068 [4/4] (5.13ns)   --->   "%acc_54 = fadd i32 %acc_53, i32 %prod_54" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2068 'fadd' 'acc_54' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2069 [1/1] (0.42ns)   --->   "%tmp_289_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2069 'mux' 'tmp_289_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.01>
ST_223 : Operation 2070 [3/4] (6.43ns)   --->   "%acc_54 = fadd i32 %acc_53, i32 %prod_54" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2070 'fadd' 'acc_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : [1/1] (1.30ns)   --->   Input mux for Operation 2071 '%prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i'
ST_223 : Operation 2071 [3/3] (5.71ns)   --->   "%prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2071 'fmul' 'prod_55' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.01>
ST_224 : Operation 2072 [2/4] (6.43ns)   --->   "%acc_54 = fadd i32 %acc_53, i32 %prod_54" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2072 'fadd' 'acc_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2073 [2/3] (7.01ns)   --->   "%prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2073 'fmul' 'prod_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.01>
ST_225 : Operation 2074 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2074 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2075 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2075 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_225 : Operation 2076 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2076 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2077 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2077 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_225 : Operation 2078 [1/4] (6.43ns)   --->   "%acc_54 = fadd i32 %acc_53, i32 %prod_54" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2078 'fadd' 'acc_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2079 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_54, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2079 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2080 [1/3] (7.01ns)   --->   "%prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2080 'fmul' 'prod_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2081 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_55, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2081 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 2082 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2082 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_226 : Operation 2083 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2083 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_226 : [1/1] (1.30ns)   --->   Input mux for Operation 2084 '%acc_55 = fadd i32 %acc_54, i32 %prod_55'
ST_226 : Operation 2084 [4/4] (5.13ns)   --->   "%acc_55 = fadd i32 %acc_54, i32 %prod_55" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2084 'fadd' 'acc_55' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2085 [1/1] (0.42ns)   --->   "%tmp_291_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2085 'mux' 'tmp_291_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.01>
ST_227 : Operation 2086 [3/4] (6.43ns)   --->   "%acc_55 = fadd i32 %acc_54, i32 %prod_55" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2086 'fadd' 'acc_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : [1/1] (1.30ns)   --->   Input mux for Operation 2087 '%prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i'
ST_227 : Operation 2087 [3/3] (5.71ns)   --->   "%prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2087 'fmul' 'prod_56' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.01>
ST_228 : Operation 2088 [2/4] (6.43ns)   --->   "%acc_55 = fadd i32 %acc_54, i32 %prod_55" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2088 'fadd' 'acc_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2089 [2/3] (7.01ns)   --->   "%prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2089 'fmul' 'prod_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.01>
ST_229 : Operation 2090 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2090 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2091 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2091 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_229 : Operation 2092 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2092 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2093 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2093 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_229 : Operation 2094 [1/4] (6.43ns)   --->   "%acc_55 = fadd i32 %acc_54, i32 %prod_55" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2094 'fadd' 'acc_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2095 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_55, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2095 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2096 [1/3] (7.01ns)   --->   "%prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2096 'fmul' 'prod_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2097 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_56, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2097 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 2098 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2098 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : Operation 2099 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2099 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : [1/1] (1.30ns)   --->   Input mux for Operation 2100 '%acc_56 = fadd i32 %acc_55, i32 %prod_56'
ST_230 : Operation 2100 [4/4] (5.13ns)   --->   "%acc_56 = fadd i32 %acc_55, i32 %prod_56" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2100 'fadd' 'acc_56' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2101 [1/1] (0.42ns)   --->   "%tmp_293_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2101 'mux' 'tmp_293_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.01>
ST_231 : Operation 2102 [3/4] (6.43ns)   --->   "%acc_56 = fadd i32 %acc_55, i32 %prod_56" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2102 'fadd' 'acc_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : [1/1] (1.30ns)   --->   Input mux for Operation 2103 '%prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i'
ST_231 : Operation 2103 [3/3] (5.71ns)   --->   "%prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2103 'fmul' 'prod_57' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.01>
ST_232 : Operation 2104 [2/4] (6.43ns)   --->   "%acc_56 = fadd i32 %acc_55, i32 %prod_56" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2104 'fadd' 'acc_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2105 [2/3] (7.01ns)   --->   "%prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2105 'fmul' 'prod_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.01>
ST_233 : Operation 2106 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2106 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2107 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2107 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_233 : Operation 2108 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2108 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2109 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2109 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_233 : Operation 2110 [1/4] (6.43ns)   --->   "%acc_56 = fadd i32 %acc_55, i32 %prod_56" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2110 'fadd' 'acc_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2111 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_56, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2111 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2112 [1/3] (7.01ns)   --->   "%prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2112 'fmul' 'prod_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2113 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_57, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2113 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 2114 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2114 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_234 : Operation 2115 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2115 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_234 : [1/1] (1.30ns)   --->   Input mux for Operation 2116 '%acc_57 = fadd i32 %acc_56, i32 %prod_57'
ST_234 : Operation 2116 [4/4] (5.13ns)   --->   "%acc_57 = fadd i32 %acc_56, i32 %prod_57" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2116 'fadd' 'acc_57' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2117 [1/1] (0.42ns)   --->   "%tmp_295_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2117 'mux' 'tmp_295_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.01>
ST_235 : Operation 2118 [3/4] (6.43ns)   --->   "%acc_57 = fadd i32 %acc_56, i32 %prod_57" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2118 'fadd' 'acc_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : [1/1] (1.30ns)   --->   Input mux for Operation 2119 '%prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i'
ST_235 : Operation 2119 [3/3] (5.71ns)   --->   "%prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2119 'fmul' 'prod_58' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.01>
ST_236 : Operation 2120 [2/4] (6.43ns)   --->   "%acc_57 = fadd i32 %acc_56, i32 %prod_57" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2120 'fadd' 'acc_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2121 [2/3] (7.01ns)   --->   "%prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2121 'fmul' 'prod_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.01>
ST_237 : Operation 2122 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2122 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2123 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2123 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_237 : Operation 2124 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2124 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2125 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2125 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_237 : Operation 2126 [1/4] (6.43ns)   --->   "%acc_57 = fadd i32 %acc_56, i32 %prod_57" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2126 'fadd' 'acc_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2127 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_57, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2127 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2128 [1/3] (7.01ns)   --->   "%prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2128 'fmul' 'prod_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2129 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_58, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2129 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 2130 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2130 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : Operation 2131 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2131 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : [1/1] (1.30ns)   --->   Input mux for Operation 2132 '%acc_58 = fadd i32 %acc_57, i32 %prod_58'
ST_238 : Operation 2132 [4/4] (5.13ns)   --->   "%acc_58 = fadd i32 %acc_57, i32 %prod_58" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2132 'fadd' 'acc_58' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2133 [1/1] (0.42ns)   --->   "%tmp_297_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2133 'mux' 'tmp_297_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.01>
ST_239 : Operation 2134 [3/4] (6.43ns)   --->   "%acc_58 = fadd i32 %acc_57, i32 %prod_58" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2134 'fadd' 'acc_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : [1/1] (1.30ns)   --->   Input mux for Operation 2135 '%prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i'
ST_239 : Operation 2135 [3/3] (5.71ns)   --->   "%prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2135 'fmul' 'prod_59' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.01>
ST_240 : Operation 2136 [2/4] (6.43ns)   --->   "%acc_58 = fadd i32 %acc_57, i32 %prod_58" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2136 'fadd' 'acc_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2137 [2/3] (7.01ns)   --->   "%prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2137 'fmul' 'prod_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.01>
ST_241 : Operation 2138 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2138 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2139 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2139 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_241 : Operation 2140 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2140 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2141 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2141 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_241 : Operation 2142 [1/4] (6.43ns)   --->   "%acc_58 = fadd i32 %acc_57, i32 %prod_58" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2142 'fadd' 'acc_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2143 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_58, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2143 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2144 [1/3] (7.01ns)   --->   "%prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2144 'fmul' 'prod_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2145 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_59, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2145 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 2146 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2146 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_242 : Operation 2147 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2147 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_242 : [1/1] (1.30ns)   --->   Input mux for Operation 2148 '%acc_59 = fadd i32 %acc_58, i32 %prod_59'
ST_242 : Operation 2148 [4/4] (5.13ns)   --->   "%acc_59 = fadd i32 %acc_58, i32 %prod_59" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2148 'fadd' 'acc_59' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2149 [1/1] (0.42ns)   --->   "%tmp_299_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2149 'mux' 'tmp_299_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.01>
ST_243 : Operation 2150 [3/4] (6.43ns)   --->   "%acc_59 = fadd i32 %acc_58, i32 %prod_59" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2150 'fadd' 'acc_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : [1/1] (1.30ns)   --->   Input mux for Operation 2151 '%prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i'
ST_243 : Operation 2151 [3/3] (5.71ns)   --->   "%prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2151 'fmul' 'prod_60' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.01>
ST_244 : Operation 2152 [2/4] (6.43ns)   --->   "%acc_59 = fadd i32 %acc_58, i32 %prod_59" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2152 'fadd' 'acc_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2153 [2/3] (7.01ns)   --->   "%prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2153 'fmul' 'prod_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.01>
ST_245 : Operation 2154 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2154 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2155 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2155 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_245 : Operation 2156 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2156 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2157 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2157 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_245 : Operation 2158 [1/4] (6.43ns)   --->   "%acc_59 = fadd i32 %acc_58, i32 %prod_59" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2158 'fadd' 'acc_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2159 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_59, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2159 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2160 [1/3] (7.01ns)   --->   "%prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2160 'fmul' 'prod_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2161 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_60, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2161 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 2162 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2162 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : Operation 2163 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2163 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : [1/1] (1.30ns)   --->   Input mux for Operation 2164 '%acc_60 = fadd i32 %acc_59, i32 %prod_60'
ST_246 : Operation 2164 [4/4] (5.13ns)   --->   "%acc_60 = fadd i32 %acc_59, i32 %prod_60" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2164 'fadd' 'acc_60' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2165 [1/1] (0.42ns)   --->   "%tmp_301_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2165 'mux' 'tmp_301_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.01>
ST_247 : Operation 2166 [3/4] (6.43ns)   --->   "%acc_60 = fadd i32 %acc_59, i32 %prod_60" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2166 'fadd' 'acc_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : [1/1] (1.30ns)   --->   Input mux for Operation 2167 '%prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i'
ST_247 : Operation 2167 [3/3] (5.71ns)   --->   "%prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2167 'fmul' 'prod_61' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.01>
ST_248 : Operation 2168 [2/4] (6.43ns)   --->   "%acc_60 = fadd i32 %acc_59, i32 %prod_60" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2168 'fadd' 'acc_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2169 [2/3] (7.01ns)   --->   "%prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2169 'fmul' 'prod_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.01>
ST_249 : Operation 2170 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2170 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2171 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2171 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_249 : Operation 2172 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2172 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2173 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2173 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_249 : Operation 2174 [1/4] (6.43ns)   --->   "%acc_60 = fadd i32 %acc_59, i32 %prod_60" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2174 'fadd' 'acc_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2175 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_60, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2175 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2176 [1/3] (7.01ns)   --->   "%prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2176 'fmul' 'prod_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2177 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_61, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2177 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 2178 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2178 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_250 : Operation 2179 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2179 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_250 : [1/1] (1.30ns)   --->   Input mux for Operation 2180 '%acc_61 = fadd i32 %acc_60, i32 %prod_61'
ST_250 : Operation 2180 [4/4] (5.13ns)   --->   "%acc_61 = fadd i32 %acc_60, i32 %prod_61" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2180 'fadd' 'acc_61' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2181 [1/1] (0.42ns)   --->   "%tmp_303_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2181 'mux' 'tmp_303_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.01>
ST_251 : Operation 2182 [3/4] (6.43ns)   --->   "%acc_61 = fadd i32 %acc_60, i32 %prod_61" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2182 'fadd' 'acc_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : [1/1] (1.30ns)   --->   Input mux for Operation 2183 '%prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i'
ST_251 : Operation 2183 [3/3] (5.71ns)   --->   "%prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2183 'fmul' 'prod_62' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.01>
ST_252 : Operation 2184 [2/4] (6.43ns)   --->   "%acc_61 = fadd i32 %acc_60, i32 %prod_61" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2184 'fadd' 'acc_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2185 [2/3] (7.01ns)   --->   "%prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2185 'fmul' 'prod_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.01>
ST_253 : Operation 2186 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2186 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2187 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2187 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_253 : Operation 2188 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2188 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2189 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2189 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_253 : Operation 2190 [1/4] (6.43ns)   --->   "%acc_61 = fadd i32 %acc_60, i32 %prod_61" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2190 'fadd' 'acc_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2191 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_61, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2191 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2192 [1/3] (7.01ns)   --->   "%prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2192 'fmul' 'prod_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2193 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_62, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2193 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 2194 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2194 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : Operation 2195 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2195 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : [1/1] (1.30ns)   --->   Input mux for Operation 2196 '%acc_62 = fadd i32 %acc_61, i32 %prod_62'
ST_254 : Operation 2196 [4/4] (5.13ns)   --->   "%acc_62 = fadd i32 %acc_61, i32 %prod_62" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2196 'fadd' 'acc_62' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2197 [1/1] (0.42ns)   --->   "%tmp_305_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2197 'mux' 'tmp_305_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.01>
ST_255 : Operation 2198 [3/4] (6.43ns)   --->   "%acc_62 = fadd i32 %acc_61, i32 %prod_62" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2198 'fadd' 'acc_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : [1/1] (1.30ns)   --->   Input mux for Operation 2199 '%prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i'
ST_255 : Operation 2199 [3/3] (5.71ns)   --->   "%prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2199 'fmul' 'prod_63' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.01>
ST_256 : Operation 2200 [2/4] (6.43ns)   --->   "%acc_62 = fadd i32 %acc_61, i32 %prod_62" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2200 'fadd' 'acc_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2201 [2/3] (7.01ns)   --->   "%prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2201 'fmul' 'prod_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.01>
ST_257 : Operation 2202 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2202 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2203 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2203 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_257 : Operation 2204 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2204 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2205 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2205 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_257 : Operation 2206 [1/4] (6.43ns)   --->   "%acc_62 = fadd i32 %acc_61, i32 %prod_62" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2206 'fadd' 'acc_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2207 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_62, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2207 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2208 [1/3] (7.01ns)   --->   "%prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2208 'fmul' 'prod_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2209 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_63, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2209 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 2210 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2210 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_258 : Operation 2211 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2211 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_258 : [1/1] (1.30ns)   --->   Input mux for Operation 2212 '%acc_63 = fadd i32 %acc_62, i32 %prod_63'
ST_258 : Operation 2212 [4/4] (5.13ns)   --->   "%acc_63 = fadd i32 %acc_62, i32 %prod_63" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2212 'fadd' 'acc_63' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2213 [1/1] (0.42ns)   --->   "%tmp_307_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2213 'mux' 'tmp_307_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.01>
ST_259 : Operation 2214 [3/4] (6.43ns)   --->   "%acc_63 = fadd i32 %acc_62, i32 %prod_63" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2214 'fadd' 'acc_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : [1/1] (1.30ns)   --->   Input mux for Operation 2215 '%prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i'
ST_259 : Operation 2215 [3/3] (5.71ns)   --->   "%prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2215 'fmul' 'prod_64' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.01>
ST_260 : Operation 2216 [2/4] (6.43ns)   --->   "%acc_63 = fadd i32 %acc_62, i32 %prod_63" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2216 'fadd' 'acc_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2217 [2/3] (7.01ns)   --->   "%prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2217 'fmul' 'prod_64' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.01>
ST_261 : Operation 2218 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2218 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2219 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2219 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_261 : Operation 2220 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2220 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2221 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2221 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_261 : Operation 2222 [1/4] (6.43ns)   --->   "%acc_63 = fadd i32 %acc_62, i32 %prod_63" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2222 'fadd' 'acc_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2223 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_63, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2223 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2224 [1/3] (7.01ns)   --->   "%prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2224 'fmul' 'prod_64' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2225 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_64, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2225 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : Operation 2226 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2226 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_262 : Operation 2227 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2227 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_262 : [1/1] (1.30ns)   --->   Input mux for Operation 2228 '%acc_64 = fadd i32 %acc_63, i32 %prod_64'
ST_262 : Operation 2228 [4/4] (5.13ns)   --->   "%acc_64 = fadd i32 %acc_63, i32 %prod_64" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2228 'fadd' 'acc_64' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2229 [1/1] (0.42ns)   --->   "%tmp_309_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2229 'mux' 'tmp_309_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.01>
ST_263 : Operation 2230 [3/4] (6.43ns)   --->   "%acc_64 = fadd i32 %acc_63, i32 %prod_64" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2230 'fadd' 'acc_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : [1/1] (1.30ns)   --->   Input mux for Operation 2231 '%prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i'
ST_263 : Operation 2231 [3/3] (5.71ns)   --->   "%prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2231 'fmul' 'prod_65' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.01>
ST_264 : Operation 2232 [2/4] (6.43ns)   --->   "%acc_64 = fadd i32 %acc_63, i32 %prod_64" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2232 'fadd' 'acc_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2233 [2/3] (7.01ns)   --->   "%prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2233 'fmul' 'prod_65' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.01>
ST_265 : Operation 2234 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2234 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2235 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2235 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_265 : Operation 2236 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2236 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2237 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2237 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_265 : Operation 2238 [1/4] (6.43ns)   --->   "%acc_64 = fadd i32 %acc_63, i32 %prod_64" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2238 'fadd' 'acc_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2239 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_64, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2239 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2240 [1/3] (7.01ns)   --->   "%prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2240 'fmul' 'prod_65' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2241 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_65, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2241 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 266 <SV = 265> <Delay = 6.43>
ST_266 : Operation 2242 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2242 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_266 : Operation 2243 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2243 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_266 : [1/1] (1.30ns)   --->   Input mux for Operation 2244 '%acc_65 = fadd i32 %acc_64, i32 %prod_65'
ST_266 : Operation 2244 [4/4] (5.13ns)   --->   "%acc_65 = fadd i32 %acc_64, i32 %prod_65" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2244 'fadd' 'acc_65' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2245 [1/1] (0.42ns)   --->   "%tmp_311_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2245 'mux' 'tmp_311_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.01>
ST_267 : Operation 2246 [3/4] (6.43ns)   --->   "%acc_65 = fadd i32 %acc_64, i32 %prod_65" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2246 'fadd' 'acc_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : [1/1] (1.30ns)   --->   Input mux for Operation 2247 '%prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i'
ST_267 : Operation 2247 [3/3] (5.71ns)   --->   "%prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2247 'fmul' 'prod_66' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 7.01>
ST_268 : Operation 2248 [2/4] (6.43ns)   --->   "%acc_65 = fadd i32 %acc_64, i32 %prod_65" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2248 'fadd' 'acc_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2249 [2/3] (7.01ns)   --->   "%prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2249 'fmul' 'prod_66' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 7.01>
ST_269 : Operation 2250 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2250 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2251 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2251 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_269 : Operation 2252 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2252 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2253 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2253 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_269 : Operation 2254 [1/4] (6.43ns)   --->   "%acc_65 = fadd i32 %acc_64, i32 %prod_65" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2254 'fadd' 'acc_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2255 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_65, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2255 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2256 [1/3] (7.01ns)   --->   "%prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2256 'fmul' 'prod_66' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2257 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_66, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2257 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 270 <SV = 269> <Delay = 6.43>
ST_270 : Operation 2258 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2258 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_270 : Operation 2259 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2259 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_270 : [1/1] (1.30ns)   --->   Input mux for Operation 2260 '%acc_66 = fadd i32 %acc_65, i32 %prod_66'
ST_270 : Operation 2260 [4/4] (5.13ns)   --->   "%acc_66 = fadd i32 %acc_65, i32 %prod_66" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2260 'fadd' 'acc_66' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2261 [1/1] (0.42ns)   --->   "%tmp_313_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2261 'mux' 'tmp_313_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 7.01>
ST_271 : Operation 2262 [3/4] (6.43ns)   --->   "%acc_66 = fadd i32 %acc_65, i32 %prod_66" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2262 'fadd' 'acc_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : [1/1] (1.30ns)   --->   Input mux for Operation 2263 '%prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i'
ST_271 : Operation 2263 [3/3] (5.71ns)   --->   "%prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2263 'fmul' 'prod_67' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 7.01>
ST_272 : Operation 2264 [2/4] (6.43ns)   --->   "%acc_66 = fadd i32 %acc_65, i32 %prod_66" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2264 'fadd' 'acc_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2265 [2/3] (7.01ns)   --->   "%prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2265 'fmul' 'prod_67' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 7.01>
ST_273 : Operation 2266 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2266 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2267 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2267 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_273 : Operation 2268 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2268 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2269 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2269 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_273 : Operation 2270 [1/4] (6.43ns)   --->   "%acc_66 = fadd i32 %acc_65, i32 %prod_66" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2270 'fadd' 'acc_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2271 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_66, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2271 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2272 [1/3] (7.01ns)   --->   "%prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2272 'fmul' 'prod_67' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2273 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_67, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2273 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 274 <SV = 273> <Delay = 6.43>
ST_274 : Operation 2274 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2274 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_274 : Operation 2275 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2275 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_274 : [1/1] (1.30ns)   --->   Input mux for Operation 2276 '%acc_67 = fadd i32 %acc_66, i32 %prod_67'
ST_274 : Operation 2276 [4/4] (5.13ns)   --->   "%acc_67 = fadd i32 %acc_66, i32 %prod_67" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2276 'fadd' 'acc_67' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2277 [1/1] (0.42ns)   --->   "%tmp_315_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2277 'mux' 'tmp_315_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 7.01>
ST_275 : Operation 2278 [3/4] (6.43ns)   --->   "%acc_67 = fadd i32 %acc_66, i32 %prod_67" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2278 'fadd' 'acc_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : [1/1] (1.30ns)   --->   Input mux for Operation 2279 '%prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i'
ST_275 : Operation 2279 [3/3] (5.71ns)   --->   "%prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2279 'fmul' 'prod_68' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 7.01>
ST_276 : Operation 2280 [2/4] (6.43ns)   --->   "%acc_67 = fadd i32 %acc_66, i32 %prod_67" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2280 'fadd' 'acc_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2281 [2/3] (7.01ns)   --->   "%prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2281 'fmul' 'prod_68' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 7.01>
ST_277 : Operation 2282 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2282 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2283 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2283 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_277 : Operation 2284 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2284 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2285 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2285 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_277 : Operation 2286 [1/4] (6.43ns)   --->   "%acc_67 = fadd i32 %acc_66, i32 %prod_67" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2286 'fadd' 'acc_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2287 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_67, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2287 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2288 [1/3] (7.01ns)   --->   "%prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2288 'fmul' 'prod_68' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2289 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_68, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2289 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 278 <SV = 277> <Delay = 6.43>
ST_278 : Operation 2290 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2290 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_278 : Operation 2291 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2291 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_278 : [1/1] (1.30ns)   --->   Input mux for Operation 2292 '%acc_68 = fadd i32 %acc_67, i32 %prod_68'
ST_278 : Operation 2292 [4/4] (5.13ns)   --->   "%acc_68 = fadd i32 %acc_67, i32 %prod_68" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2292 'fadd' 'acc_68' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2293 [1/1] (0.42ns)   --->   "%tmp_317_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2293 'mux' 'tmp_317_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 7.01>
ST_279 : Operation 2294 [3/4] (6.43ns)   --->   "%acc_68 = fadd i32 %acc_67, i32 %prod_68" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2294 'fadd' 'acc_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : [1/1] (1.30ns)   --->   Input mux for Operation 2295 '%prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i'
ST_279 : Operation 2295 [3/3] (5.71ns)   --->   "%prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2295 'fmul' 'prod_69' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 7.01>
ST_280 : Operation 2296 [2/4] (6.43ns)   --->   "%acc_68 = fadd i32 %acc_67, i32 %prod_68" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2296 'fadd' 'acc_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2297 [2/3] (7.01ns)   --->   "%prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2297 'fmul' 'prod_69' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 7.01>
ST_281 : Operation 2298 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2298 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2299 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2299 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_281 : Operation 2300 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2300 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2301 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2301 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_281 : Operation 2302 [1/4] (6.43ns)   --->   "%acc_68 = fadd i32 %acc_67, i32 %prod_68" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2302 'fadd' 'acc_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2303 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_68, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2303 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2304 [1/3] (7.01ns)   --->   "%prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2304 'fmul' 'prod_69' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2305 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_69, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2305 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 282 <SV = 281> <Delay = 6.43>
ST_282 : Operation 2306 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2306 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_282 : Operation 2307 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2307 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_282 : [1/1] (1.30ns)   --->   Input mux for Operation 2308 '%acc_69 = fadd i32 %acc_68, i32 %prod_69'
ST_282 : Operation 2308 [4/4] (5.13ns)   --->   "%acc_69 = fadd i32 %acc_68, i32 %prod_69" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2308 'fadd' 'acc_69' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2309 [1/1] (0.42ns)   --->   "%tmp_319_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2309 'mux' 'tmp_319_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 7.01>
ST_283 : Operation 2310 [3/4] (6.43ns)   --->   "%acc_69 = fadd i32 %acc_68, i32 %prod_69" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2310 'fadd' 'acc_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : [1/1] (1.30ns)   --->   Input mux for Operation 2311 '%prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i'
ST_283 : Operation 2311 [3/3] (5.71ns)   --->   "%prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2311 'fmul' 'prod_70' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 7.01>
ST_284 : Operation 2312 [2/4] (6.43ns)   --->   "%acc_69 = fadd i32 %acc_68, i32 %prod_69" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2312 'fadd' 'acc_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2313 [2/3] (7.01ns)   --->   "%prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2313 'fmul' 'prod_70' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 7.01>
ST_285 : Operation 2314 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2314 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2315 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2315 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_285 : Operation 2316 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2316 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2317 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2317 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_285 : Operation 2318 [1/4] (6.43ns)   --->   "%acc_69 = fadd i32 %acc_68, i32 %prod_69" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2318 'fadd' 'acc_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2319 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_69, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2319 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2320 [1/3] (7.01ns)   --->   "%prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2320 'fmul' 'prod_70' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2321 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_70, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2321 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 286 <SV = 285> <Delay = 6.43>
ST_286 : Operation 2322 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2322 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_286 : Operation 2323 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2323 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_286 : [1/1] (1.30ns)   --->   Input mux for Operation 2324 '%acc_70 = fadd i32 %acc_69, i32 %prod_70'
ST_286 : Operation 2324 [4/4] (5.13ns)   --->   "%acc_70 = fadd i32 %acc_69, i32 %prod_70" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2324 'fadd' 'acc_70' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2325 [1/1] (0.42ns)   --->   "%tmp_321_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2325 'mux' 'tmp_321_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 7.01>
ST_287 : Operation 2326 [3/4] (6.43ns)   --->   "%acc_70 = fadd i32 %acc_69, i32 %prod_70" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2326 'fadd' 'acc_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : [1/1] (1.30ns)   --->   Input mux for Operation 2327 '%prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i'
ST_287 : Operation 2327 [3/3] (5.71ns)   --->   "%prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2327 'fmul' 'prod_71' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 7.01>
ST_288 : Operation 2328 [2/4] (6.43ns)   --->   "%acc_70 = fadd i32 %acc_69, i32 %prod_70" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2328 'fadd' 'acc_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2329 [2/3] (7.01ns)   --->   "%prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2329 'fmul' 'prod_71' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 7.01>
ST_289 : Operation 2330 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2330 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2331 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2331 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_289 : Operation 2332 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2332 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2333 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2333 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_289 : Operation 2334 [1/4] (6.43ns)   --->   "%acc_70 = fadd i32 %acc_69, i32 %prod_70" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2334 'fadd' 'acc_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2335 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_70, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2335 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2336 [1/3] (7.01ns)   --->   "%prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2336 'fmul' 'prod_71' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2337 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_71, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2337 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 290 <SV = 289> <Delay = 6.43>
ST_290 : Operation 2338 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2338 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_290 : Operation 2339 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2339 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_290 : [1/1] (1.30ns)   --->   Input mux for Operation 2340 '%acc_71 = fadd i32 %acc_70, i32 %prod_71'
ST_290 : Operation 2340 [4/4] (5.13ns)   --->   "%acc_71 = fadd i32 %acc_70, i32 %prod_71" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2340 'fadd' 'acc_71' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2341 [1/1] (0.42ns)   --->   "%tmp_323_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2341 'mux' 'tmp_323_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 7.01>
ST_291 : Operation 2342 [3/4] (6.43ns)   --->   "%acc_71 = fadd i32 %acc_70, i32 %prod_71" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2342 'fadd' 'acc_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : [1/1] (1.30ns)   --->   Input mux for Operation 2343 '%prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i'
ST_291 : Operation 2343 [3/3] (5.71ns)   --->   "%prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2343 'fmul' 'prod_72' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 7.01>
ST_292 : Operation 2344 [2/4] (6.43ns)   --->   "%acc_71 = fadd i32 %acc_70, i32 %prod_71" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2344 'fadd' 'acc_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2345 [2/3] (7.01ns)   --->   "%prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2345 'fmul' 'prod_72' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 7.01>
ST_293 : Operation 2346 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2346 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2347 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2347 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_293 : Operation 2348 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2348 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2349 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2349 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_293 : Operation 2350 [1/4] (6.43ns)   --->   "%acc_71 = fadd i32 %acc_70, i32 %prod_71" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2350 'fadd' 'acc_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2351 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_71, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2351 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2352 [1/3] (7.01ns)   --->   "%prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2352 'fmul' 'prod_72' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2353 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_72, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2353 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 294 <SV = 293> <Delay = 6.43>
ST_294 : Operation 2354 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2354 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_294 : Operation 2355 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2355 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_294 : [1/1] (1.30ns)   --->   Input mux for Operation 2356 '%acc_72 = fadd i32 %acc_71, i32 %prod_72'
ST_294 : Operation 2356 [4/4] (5.13ns)   --->   "%acc_72 = fadd i32 %acc_71, i32 %prod_72" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2356 'fadd' 'acc_72' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2357 [1/1] (0.42ns)   --->   "%tmp_325_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2357 'mux' 'tmp_325_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 7.01>
ST_295 : Operation 2358 [3/4] (6.43ns)   --->   "%acc_72 = fadd i32 %acc_71, i32 %prod_72" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2358 'fadd' 'acc_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : [1/1] (1.30ns)   --->   Input mux for Operation 2359 '%prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i'
ST_295 : Operation 2359 [3/3] (5.71ns)   --->   "%prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2359 'fmul' 'prod_73' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 7.01>
ST_296 : Operation 2360 [2/4] (6.43ns)   --->   "%acc_72 = fadd i32 %acc_71, i32 %prod_72" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2360 'fadd' 'acc_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2361 [2/3] (7.01ns)   --->   "%prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2361 'fmul' 'prod_73' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 7.01>
ST_297 : Operation 2362 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2362 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2363 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2363 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_297 : Operation 2364 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2364 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2365 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2365 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_297 : Operation 2366 [1/4] (6.43ns)   --->   "%acc_72 = fadd i32 %acc_71, i32 %prod_72" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2366 'fadd' 'acc_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2367 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_72, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2367 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2368 [1/3] (7.01ns)   --->   "%prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2368 'fmul' 'prod_73' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2369 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_73, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2369 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 298 <SV = 297> <Delay = 6.43>
ST_298 : Operation 2370 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2370 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_298 : Operation 2371 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2371 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_298 : [1/1] (1.30ns)   --->   Input mux for Operation 2372 '%acc_73 = fadd i32 %acc_72, i32 %prod_73'
ST_298 : Operation 2372 [4/4] (5.13ns)   --->   "%acc_73 = fadd i32 %acc_72, i32 %prod_73" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2372 'fadd' 'acc_73' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2373 [1/1] (0.42ns)   --->   "%tmp_327_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2373 'mux' 'tmp_327_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 7.01>
ST_299 : Operation 2374 [3/4] (6.43ns)   --->   "%acc_73 = fadd i32 %acc_72, i32 %prod_73" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2374 'fadd' 'acc_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_299 : [1/1] (1.30ns)   --->   Input mux for Operation 2375 '%prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i'
ST_299 : Operation 2375 [3/3] (5.71ns)   --->   "%prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2375 'fmul' 'prod_74' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 7.01>
ST_300 : Operation 2376 [2/4] (6.43ns)   --->   "%acc_73 = fadd i32 %acc_72, i32 %prod_73" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2376 'fadd' 'acc_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2377 [2/3] (7.01ns)   --->   "%prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2377 'fmul' 'prod_74' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 7.01>
ST_301 : Operation 2378 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2378 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2379 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2379 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_301 : Operation 2380 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2380 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2381 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2381 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_301 : Operation 2382 [1/4] (6.43ns)   --->   "%acc_73 = fadd i32 %acc_72, i32 %prod_73" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2382 'fadd' 'acc_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 2383 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_73, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2383 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2384 [1/3] (7.01ns)   --->   "%prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2384 'fmul' 'prod_74' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 2385 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_74, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2385 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 302 <SV = 301> <Delay = 6.43>
ST_302 : Operation 2386 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2386 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_302 : Operation 2387 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2387 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_302 : [1/1] (1.30ns)   --->   Input mux for Operation 2388 '%acc_74 = fadd i32 %acc_73, i32 %prod_74'
ST_302 : Operation 2388 [4/4] (5.13ns)   --->   "%acc_74 = fadd i32 %acc_73, i32 %prod_74" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2388 'fadd' 'acc_74' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2389 [1/1] (0.42ns)   --->   "%tmp_329_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2389 'mux' 'tmp_329_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 7.01>
ST_303 : Operation 2390 [3/4] (6.43ns)   --->   "%acc_74 = fadd i32 %acc_73, i32 %prod_74" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2390 'fadd' 'acc_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : [1/1] (1.30ns)   --->   Input mux for Operation 2391 '%prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i'
ST_303 : Operation 2391 [3/3] (5.71ns)   --->   "%prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2391 'fmul' 'prod_75' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 7.01>
ST_304 : Operation 2392 [2/4] (6.43ns)   --->   "%acc_74 = fadd i32 %acc_73, i32 %prod_74" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2392 'fadd' 'acc_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 2393 [2/3] (7.01ns)   --->   "%prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2393 'fmul' 'prod_75' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 7.01>
ST_305 : Operation 2394 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2394 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 2395 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2395 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_305 : Operation 2396 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2396 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 2397 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2397 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_305 : Operation 2398 [1/4] (6.43ns)   --->   "%acc_74 = fadd i32 %acc_73, i32 %prod_74" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2398 'fadd' 'acc_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2399 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_74, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2399 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 2400 [1/3] (7.01ns)   --->   "%prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2400 'fmul' 'prod_75' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2401 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_75, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2401 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 306 <SV = 305> <Delay = 6.43>
ST_306 : Operation 2402 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2402 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_306 : Operation 2403 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2403 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_306 : [1/1] (1.30ns)   --->   Input mux for Operation 2404 '%acc_75 = fadd i32 %acc_74, i32 %prod_75'
ST_306 : Operation 2404 [4/4] (5.13ns)   --->   "%acc_75 = fadd i32 %acc_74, i32 %prod_75" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2404 'fadd' 'acc_75' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 2405 [1/1] (0.42ns)   --->   "%tmp_331_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2405 'mux' 'tmp_331_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 7.01>
ST_307 : Operation 2406 [3/4] (6.43ns)   --->   "%acc_75 = fadd i32 %acc_74, i32 %prod_75" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2406 'fadd' 'acc_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : [1/1] (1.30ns)   --->   Input mux for Operation 2407 '%prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i'
ST_307 : Operation 2407 [3/3] (5.71ns)   --->   "%prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2407 'fmul' 'prod_76' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 7.01>
ST_308 : Operation 2408 [2/4] (6.43ns)   --->   "%acc_75 = fadd i32 %acc_74, i32 %prod_75" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2408 'fadd' 'acc_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2409 [2/3] (7.01ns)   --->   "%prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2409 'fmul' 'prod_76' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 7.01>
ST_309 : Operation 2410 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2410 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2411 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2411 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_309 : Operation 2412 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2412 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2413 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2413 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_309 : Operation 2414 [1/4] (6.43ns)   --->   "%acc_75 = fadd i32 %acc_74, i32 %prod_75" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2414 'fadd' 'acc_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 2415 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_75, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2415 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2416 [1/3] (7.01ns)   --->   "%prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2416 'fmul' 'prod_76' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 2417 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_76, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2417 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 310 <SV = 309> <Delay = 6.43>
ST_310 : Operation 2418 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2418 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_310 : Operation 2419 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2419 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_310 : [1/1] (1.30ns)   --->   Input mux for Operation 2420 '%acc_76 = fadd i32 %acc_75, i32 %prod_76'
ST_310 : Operation 2420 [4/4] (5.13ns)   --->   "%acc_76 = fadd i32 %acc_75, i32 %prod_76" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2420 'fadd' 'acc_76' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2421 [1/1] (0.42ns)   --->   "%tmp_333_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2421 'mux' 'tmp_333_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 7.01>
ST_311 : Operation 2422 [3/4] (6.43ns)   --->   "%acc_76 = fadd i32 %acc_75, i32 %prod_76" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2422 'fadd' 'acc_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : [1/1] (1.30ns)   --->   Input mux for Operation 2423 '%prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i'
ST_311 : Operation 2423 [3/3] (5.71ns)   --->   "%prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2423 'fmul' 'prod_77' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 7.01>
ST_312 : Operation 2424 [2/4] (6.43ns)   --->   "%acc_76 = fadd i32 %acc_75, i32 %prod_76" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2424 'fadd' 'acc_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2425 [2/3] (7.01ns)   --->   "%prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2425 'fmul' 'prod_77' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 7.01>
ST_313 : Operation 2426 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2426 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2427 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2427 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_313 : Operation 2428 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2428 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2429 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2429 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_313 : Operation 2430 [1/4] (6.43ns)   --->   "%acc_76 = fadd i32 %acc_75, i32 %prod_76" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2430 'fadd' 'acc_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2431 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_76, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2431 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2432 [1/3] (7.01ns)   --->   "%prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2432 'fmul' 'prod_77' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2433 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_77, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2433 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 314 <SV = 313> <Delay = 6.43>
ST_314 : Operation 2434 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2434 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_314 : Operation 2435 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2435 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_314 : [1/1] (1.30ns)   --->   Input mux for Operation 2436 '%acc_77 = fadd i32 %acc_76, i32 %prod_77'
ST_314 : Operation 2436 [4/4] (5.13ns)   --->   "%acc_77 = fadd i32 %acc_76, i32 %prod_77" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2436 'fadd' 'acc_77' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2437 [1/1] (0.42ns)   --->   "%tmp_335_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2437 'mux' 'tmp_335_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 7.01>
ST_315 : Operation 2438 [3/4] (6.43ns)   --->   "%acc_77 = fadd i32 %acc_76, i32 %prod_77" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2438 'fadd' 'acc_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : [1/1] (1.30ns)   --->   Input mux for Operation 2439 '%prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i'
ST_315 : Operation 2439 [3/3] (5.71ns)   --->   "%prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2439 'fmul' 'prod_78' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 7.01>
ST_316 : Operation 2440 [2/4] (6.43ns)   --->   "%acc_77 = fadd i32 %acc_76, i32 %prod_77" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2440 'fadd' 'acc_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2441 [2/3] (7.01ns)   --->   "%prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2441 'fmul' 'prod_78' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 7.01>
ST_317 : Operation 2442 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2442 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2443 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2443 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_317 : Operation 2444 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2444 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2445 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2445 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_317 : Operation 2446 [1/4] (6.43ns)   --->   "%acc_77 = fadd i32 %acc_76, i32 %prod_77" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2446 'fadd' 'acc_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2447 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_77, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2447 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 2448 [1/3] (7.01ns)   --->   "%prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2448 'fmul' 'prod_78' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2449 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_78, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2449 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 318 <SV = 317> <Delay = 6.43>
ST_318 : Operation 2450 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2450 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_318 : Operation 2451 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2451 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_318 : [1/1] (1.30ns)   --->   Input mux for Operation 2452 '%acc_78 = fadd i32 %acc_77, i32 %prod_78'
ST_318 : Operation 2452 [4/4] (5.13ns)   --->   "%acc_78 = fadd i32 %acc_77, i32 %prod_78" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2452 'fadd' 'acc_78' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 2453 [1/1] (0.42ns)   --->   "%tmp_337_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2453 'mux' 'tmp_337_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 7.01>
ST_319 : Operation 2454 [3/4] (6.43ns)   --->   "%acc_78 = fadd i32 %acc_77, i32 %prod_78" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2454 'fadd' 'acc_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : [1/1] (1.30ns)   --->   Input mux for Operation 2455 '%prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i'
ST_319 : Operation 2455 [3/3] (5.71ns)   --->   "%prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2455 'fmul' 'prod_79' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 7.01>
ST_320 : Operation 2456 [2/4] (6.43ns)   --->   "%acc_78 = fadd i32 %acc_77, i32 %prod_78" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2456 'fadd' 'acc_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2457 [2/3] (7.01ns)   --->   "%prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2457 'fmul' 'prod_79' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 7.01>
ST_321 : Operation 2458 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2458 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2459 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2459 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_321 : Operation 2460 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig, i64 0, i64 %zext_ln243" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2460 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2461 [2/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2461 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_321 : Operation 2462 [1/4] (6.43ns)   --->   "%acc_78 = fadd i32 %acc_77, i32 %prod_78" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2462 'fadd' 'acc_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 2463 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_78, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2463 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2464 [1/3] (7.01ns)   --->   "%prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2464 'fmul' 'prod_79' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 2465 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_79, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2465 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 322 <SV = 321> <Delay = 6.43>
ST_322 : Operation 2466 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2466 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_322 : Operation 2467 [1/2] (0.67ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707" [src/srcnn.cpp:243->src/srcnn.cpp:120]   --->   Operation 2467 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_322 : [1/1] (1.30ns)   --->   Input mux for Operation 2468 '%acc_79 = fadd i32 %acc_78, i32 %prod_79'
ST_322 : Operation 2468 [4/4] (5.13ns)   --->   "%acc_79 = fadd i32 %acc_78, i32 %prod_79" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2468 'fadd' 'acc_79' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2469 [1/1] (0.42ns)   --->   "%tmp_339_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708, i1 %trunc_ln243" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2469 'mux' 'tmp_339_i' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 7.01>
ST_323 : Operation 2470 [3/4] (6.43ns)   --->   "%acc_79 = fadd i32 %acc_78, i32 %prod_79" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2470 'fadd' 'acc_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : [1/1] (1.30ns)   --->   Input mux for Operation 2471 '%prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i'
ST_323 : Operation 2471 [3/3] (5.71ns)   --->   "%prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2471 'fmul' 'prod_80' <Predicate = true> <Delay = 5.71> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 7.01>
ST_324 : Operation 2472 [2/4] (6.43ns)   --->   "%acc_79 = fadd i32 %acc_78, i32 %prod_79" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2472 'fadd' 'acc_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2473 [2/3] (7.01ns)   --->   "%prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2473 'fmul' 'prod_80' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 7.01>
ST_325 : Operation 2474 [1/4] (6.43ns)   --->   "%acc_79 = fadd i32 %acc_78, i32 %prod_79" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2474 'fadd' 'acc_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 2475 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_79, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2475 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2476 [1/3] (7.01ns)   --->   "%prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2476 'fmul' 'prod_80' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 2477 [1/1] (0.00ns)   --->   "%specfucore_ln277 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_80, i64 13, i64 13, i64 18446744073709551615" [src/srcnn.cpp:277->src/srcnn.cpp:120]   --->   Operation 2477 'specfucore' 'specfucore_ln277' <Predicate = true> <Delay = 0.00>

State 326 <SV = 325> <Delay = 6.43>
ST_326 : [1/1] (1.30ns)   --->   Input mux for Operation 2478 '%acc_80 = fadd i32 %acc_79, i32 %prod_80'
ST_326 : Operation 2478 [4/4] (5.13ns)   --->   "%acc_80 = fadd i32 %acc_79, i32 %prod_80" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2478 'fadd' 'acc_80' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 6.43>
ST_327 : Operation 2479 [3/4] (6.43ns)   --->   "%acc_80 = fadd i32 %acc_79, i32 %prod_80" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2479 'fadd' 'acc_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 6.43>
ST_328 : Operation 2480 [2/4] (6.43ns)   --->   "%acc_80 = fadd i32 %acc_79, i32 %prod_80" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2480 'fadd' 'acc_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 6.43>
ST_329 : Operation 2481 [1/4] (6.43ns)   --->   "%acc_80 = fadd i32 %acc_79, i32 %prod_80" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2481 'fadd' 'acc_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2482 [1/1] (0.00ns)   --->   "%specfucore_ln251 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_80, i64 9, i64 12, i64 18446744073709551615" [src/srcnn.cpp:251->src/srcnn.cpp:120]   --->   Operation 2482 'specfucore' 'specfucore_ln251' <Predicate = true> <Delay = 0.00>

State 330 <SV = 329> <Delay = 2.78>
ST_330 : Operation 2483 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %acc_80, i32 0" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2483 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2829 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2829 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 331 <SV = 330> <Delay = 4.46>
ST_331 : Operation 2484 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1_str"   --->   Operation 2484 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2485 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 2485 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2486 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @tile_height_loop_conv1_tile_width_loop_conv1_str"   --->   Operation 2486 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln286_5 = zext i14 %add_ln286_3" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2487 'zext' 'zext_ln286_5' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2488 [1/1] (0.00ns)   --->   "%layer1_output_tile_addr = getelementptr i32 %layer1_output_tile, i64 0, i64 %zext_ln286_5" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2488 'getelementptr' 'layer1_output_tile_addr' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2489 [1/1] (0.00ns)   --->   "%layer1_output_tile_1_addr = getelementptr i32 %layer1_output_tile_1, i64 0, i64 %zext_ln286_5" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2489 'getelementptr' 'layer1_output_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2490 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:248->src/srcnn.cpp:120]   --->   Operation 2490 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2491 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/srcnn.cpp:247->src/srcnn.cpp:120]   --->   Operation 2491 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2492 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2492 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2493 [1/1] (0.00ns)   --->   "%rend52738_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin2_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2493 'specregionend' 'rend52738_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2494 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2494 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2495 [1/1] (0.00ns)   --->   "%rend52736_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin3_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2495 'specregionend' 'rend52736_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2496 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2496 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2497 [1/1] (0.00ns)   --->   "%rend52734_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin4_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2497 'specregionend' 'rend52734_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2498 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2498 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2499 [1/1] (0.00ns)   --->   "%rend52730_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin5_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2499 'specregionend' 'rend52730_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2500 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2500 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2501 [1/1] (0.00ns)   --->   "%rend52728_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin6_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2501 'specregionend' 'rend52728_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2502 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2502 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2503 [1/1] (0.00ns)   --->   "%rend52726_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin7_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2503 'specregionend' 'rend52726_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2504 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2504 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2505 [1/1] (0.00ns)   --->   "%rend52724_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2505 'specregionend' 'rend52724_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2506 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2506 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2507 [1/1] (0.00ns)   --->   "%rend52722_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin9_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2507 'specregionend' 'rend52722_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2508 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2508 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2509 [1/1] (0.00ns)   --->   "%rend52720_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin1_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2509 'specregionend' 'rend52720_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2510 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2510 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2511 [1/1] (0.00ns)   --->   "%rend52718_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin10_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2511 'specregionend' 'rend52718_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2512 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2512 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2513 [1/1] (0.00ns)   --->   "%rend52716_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin11_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2513 'specregionend' 'rend52716_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2514 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2514 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2515 [1/1] (0.00ns)   --->   "%rend52714_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin12_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2515 'specregionend' 'rend52714_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2516 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2516 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2517 [1/1] (0.00ns)   --->   "%rend52712_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2517 'specregionend' 'rend52712_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2518 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2518 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2519 [1/1] (0.00ns)   --->   "%rend52708_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin14_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2519 'specregionend' 'rend52708_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2520 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2520 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2521 [1/1] (0.00ns)   --->   "%rend52706_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin15_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2521 'specregionend' 'rend52706_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2522 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2522 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2523 [1/1] (0.00ns)   --->   "%rend52704_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin16_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2523 'specregionend' 'rend52704_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2524 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2524 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2525 [1/1] (0.00ns)   --->   "%rend52702_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin17_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2525 'specregionend' 'rend52702_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2526 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2526 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2527 [1/1] (0.00ns)   --->   "%rend52700_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin18_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2527 'specregionend' 'rend52700_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2528 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2528 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2529 [1/1] (0.00ns)   --->   "%rend52698_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin19_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2529 'specregionend' 'rend52698_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2530 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2530 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2531 [1/1] (0.00ns)   --->   "%rend52696_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin20_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2531 'specregionend' 'rend52696_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2532 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2532 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2533 [1/1] (0.00ns)   --->   "%rend52694_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin21_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2533 'specregionend' 'rend52694_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2534 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2534 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2535 [1/1] (0.00ns)   --->   "%rend52692_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin22_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2535 'specregionend' 'rend52692_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2536 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2536 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2537 [1/1] (0.00ns)   --->   "%rend52690_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin23_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2537 'specregionend' 'rend52690_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2538 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2538 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2539 [1/1] (0.00ns)   --->   "%rend52686_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin24_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2539 'specregionend' 'rend52686_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2540 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2540 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2541 [1/1] (0.00ns)   --->   "%rend52684_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin25_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2541 'specregionend' 'rend52684_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2542 [1/1] (0.00ns)   --->   "%rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2542 'specregionbegin' 'rbegin26_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2543 [1/1] (0.00ns)   --->   "%rend52682_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin26_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2543 'specregionend' 'rend52682_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2544 [1/1] (0.00ns)   --->   "%rbegin27_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2544 'specregionbegin' 'rbegin27_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2545 [1/1] (0.00ns)   --->   "%rend52680_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin27_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2545 'specregionend' 'rend52680_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2546 [1/1] (0.00ns)   --->   "%rbegin28_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2546 'specregionbegin' 'rbegin28_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2547 [1/1] (0.00ns)   --->   "%rend52678_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin28_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2547 'specregionend' 'rend52678_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2548 [1/1] (0.00ns)   --->   "%rbegin29_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2548 'specregionbegin' 'rbegin29_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2549 [1/1] (0.00ns)   --->   "%rend52676_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin29_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2549 'specregionend' 'rend52676_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2550 [1/1] (0.00ns)   --->   "%rbegin30_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2550 'specregionbegin' 'rbegin30_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2551 [1/1] (0.00ns)   --->   "%rend52674_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin30_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2551 'specregionend' 'rend52674_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2552 [1/1] (0.00ns)   --->   "%rbegin31_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2552 'specregionbegin' 'rbegin31_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2553 [1/1] (0.00ns)   --->   "%rend52672_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin31_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2553 'specregionend' 'rend52672_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2554 [1/1] (0.00ns)   --->   "%rbegin32_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2554 'specregionbegin' 'rbegin32_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2555 [1/1] (0.00ns)   --->   "%rend52670_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin32_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2555 'specregionend' 'rend52670_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2556 [1/1] (0.00ns)   --->   "%rbegin33_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2556 'specregionbegin' 'rbegin33_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2557 [1/1] (0.00ns)   --->   "%rend52668_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin33_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2557 'specregionend' 'rend52668_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2558 [1/1] (0.00ns)   --->   "%rbegin34_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2558 'specregionbegin' 'rbegin34_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2559 [1/1] (0.00ns)   --->   "%rend52664_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin34_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2559 'specregionend' 'rend52664_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2560 [1/1] (0.00ns)   --->   "%rbegin35_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2560 'specregionbegin' 'rbegin35_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2561 [1/1] (0.00ns)   --->   "%rend52662_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin35_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2561 'specregionend' 'rend52662_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2562 [1/1] (0.00ns)   --->   "%rbegin36_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2562 'specregionbegin' 'rbegin36_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2563 [1/1] (0.00ns)   --->   "%rend52660_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin36_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2563 'specregionend' 'rend52660_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2564 [1/1] (0.00ns)   --->   "%rbegin37_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2564 'specregionbegin' 'rbegin37_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2565 [1/1] (0.00ns)   --->   "%rend52658_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin37_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2565 'specregionend' 'rend52658_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2566 [1/1] (0.00ns)   --->   "%rbegin38_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2566 'specregionbegin' 'rbegin38_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2567 [1/1] (0.00ns)   --->   "%rend52656_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin38_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2567 'specregionend' 'rend52656_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2568 [1/1] (0.00ns)   --->   "%rbegin39_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2568 'specregionbegin' 'rbegin39_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2569 [1/1] (0.00ns)   --->   "%rend52654_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin39_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2569 'specregionend' 'rend52654_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2570 [1/1] (0.00ns)   --->   "%rbegin40_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2570 'specregionbegin' 'rbegin40_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2571 [1/1] (0.00ns)   --->   "%rend52652_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin40_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2571 'specregionend' 'rend52652_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2572 [1/1] (0.00ns)   --->   "%rbegin41_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2572 'specregionbegin' 'rbegin41_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2573 [1/1] (0.00ns)   --->   "%rend52650_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin41_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2573 'specregionend' 'rend52650_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2574 [1/1] (0.00ns)   --->   "%rbegin42_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2574 'specregionbegin' 'rbegin42_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2575 [1/1] (0.00ns)   --->   "%rend52648_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin42_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2575 'specregionend' 'rend52648_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2576 [1/1] (0.00ns)   --->   "%rbegin43_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2576 'specregionbegin' 'rbegin43_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2577 [1/1] (0.00ns)   --->   "%rend52646_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin43_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2577 'specregionend' 'rend52646_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2578 [1/1] (0.00ns)   --->   "%rbegin44_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2578 'specregionbegin' 'rbegin44_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2579 [1/1] (0.00ns)   --->   "%rend52642_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin44_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2579 'specregionend' 'rend52642_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2580 [1/1] (0.00ns)   --->   "%rbegin45_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2580 'specregionbegin' 'rbegin45_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2581 [1/1] (0.00ns)   --->   "%rend52640_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin45_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2581 'specregionend' 'rend52640_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2582 [1/1] (0.00ns)   --->   "%rbegin46_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2582 'specregionbegin' 'rbegin46_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2583 [1/1] (0.00ns)   --->   "%rend52638_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin46_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2583 'specregionend' 'rend52638_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2584 [1/1] (0.00ns)   --->   "%rbegin47_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2584 'specregionbegin' 'rbegin47_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2585 [1/1] (0.00ns)   --->   "%rend52636_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin47_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2585 'specregionend' 'rend52636_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2586 [1/1] (0.00ns)   --->   "%rbegin48_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2586 'specregionbegin' 'rbegin48_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2587 [1/1] (0.00ns)   --->   "%rend52634_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin48_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2587 'specregionend' 'rend52634_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2588 [1/1] (0.00ns)   --->   "%rbegin49_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2588 'specregionbegin' 'rbegin49_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2589 [1/1] (0.00ns)   --->   "%rend52632_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin49_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2589 'specregionend' 'rend52632_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2590 [1/1] (0.00ns)   --->   "%rbegin50_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2590 'specregionbegin' 'rbegin50_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2591 [1/1] (0.00ns)   --->   "%rend52630_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin50_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2591 'specregionend' 'rend52630_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2592 [1/1] (0.00ns)   --->   "%rbegin51_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2592 'specregionbegin' 'rbegin51_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2593 [1/1] (0.00ns)   --->   "%rend52628_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin51_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2593 'specregionend' 'rend52628_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2594 [1/1] (0.00ns)   --->   "%rbegin52_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2594 'specregionbegin' 'rbegin52_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2595 [1/1] (0.00ns)   --->   "%rend52626_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin52_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2595 'specregionend' 'rend52626_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2596 [1/1] (0.00ns)   --->   "%rbegin53_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2596 'specregionbegin' 'rbegin53_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2597 [1/1] (0.00ns)   --->   "%rend52624_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin53_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2597 'specregionend' 'rend52624_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2598 [1/1] (0.00ns)   --->   "%rbegin54_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2598 'specregionbegin' 'rbegin54_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2599 [1/1] (0.00ns)   --->   "%rend52620_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin54_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2599 'specregionend' 'rend52620_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2600 [1/1] (0.00ns)   --->   "%rbegin55_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2600 'specregionbegin' 'rbegin55_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2601 [1/1] (0.00ns)   --->   "%rend52618_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin55_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2601 'specregionend' 'rend52618_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2602 [1/1] (0.00ns)   --->   "%rbegin56_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2602 'specregionbegin' 'rbegin56_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2603 [1/1] (0.00ns)   --->   "%rend52616_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin56_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2603 'specregionend' 'rend52616_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2604 [1/1] (0.00ns)   --->   "%rbegin57_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2604 'specregionbegin' 'rbegin57_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2605 [1/1] (0.00ns)   --->   "%rend52614_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin57_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2605 'specregionend' 'rend52614_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2606 [1/1] (0.00ns)   --->   "%rbegin58_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2606 'specregionbegin' 'rbegin58_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2607 [1/1] (0.00ns)   --->   "%rend52612_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin58_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2607 'specregionend' 'rend52612_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2608 [1/1] (0.00ns)   --->   "%rbegin59_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2608 'specregionbegin' 'rbegin59_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2609 [1/1] (0.00ns)   --->   "%rend52610_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin59_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2609 'specregionend' 'rend52610_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2610 [1/1] (0.00ns)   --->   "%rbegin60_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2610 'specregionbegin' 'rbegin60_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2611 [1/1] (0.00ns)   --->   "%rend52608_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin60_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2611 'specregionend' 'rend52608_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2612 [1/1] (0.00ns)   --->   "%rbegin61_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2612 'specregionbegin' 'rbegin61_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2613 [1/1] (0.00ns)   --->   "%rend52606_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin61_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2613 'specregionend' 'rend52606_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2614 [1/1] (0.00ns)   --->   "%rbegin62_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2614 'specregionbegin' 'rbegin62_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2615 [1/1] (0.00ns)   --->   "%rend52604_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin62_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2615 'specregionend' 'rend52604_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2616 [1/1] (0.00ns)   --->   "%rbegin63_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2616 'specregionbegin' 'rbegin63_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2617 [1/1] (0.00ns)   --->   "%rend52602_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin63_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2617 'specregionend' 'rend52602_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2618 [1/1] (0.00ns)   --->   "%rbegin64_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2618 'specregionbegin' 'rbegin64_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2619 [1/1] (0.00ns)   --->   "%rend52922_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin64_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2619 'specregionend' 'rend52922_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2620 [1/1] (0.00ns)   --->   "%rbegin65_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2620 'specregionbegin' 'rbegin65_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2621 [1/1] (0.00ns)   --->   "%rend52920_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin65_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2621 'specregionend' 'rend52920_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2622 [1/1] (0.00ns)   --->   "%rbegin66_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2622 'specregionbegin' 'rbegin66_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2623 [1/1] (0.00ns)   --->   "%rend52918_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin66_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2623 'specregionend' 'rend52918_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2624 [1/1] (0.00ns)   --->   "%rbegin67_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2624 'specregionbegin' 'rbegin67_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2625 [1/1] (0.00ns)   --->   "%rend52916_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin67_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2625 'specregionend' 'rend52916_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2626 [1/1] (0.00ns)   --->   "%rbegin68_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2626 'specregionbegin' 'rbegin68_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2627 [1/1] (0.00ns)   --->   "%rend52914_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin68_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2627 'specregionend' 'rend52914_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2628 [1/1] (0.00ns)   --->   "%rbegin69_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2628 'specregionbegin' 'rbegin69_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2629 [1/1] (0.00ns)   --->   "%rend52912_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin69_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2629 'specregionend' 'rend52912_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2630 [1/1] (0.00ns)   --->   "%rbegin70_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2630 'specregionbegin' 'rbegin70_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2631 [1/1] (0.00ns)   --->   "%rend52910_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin70_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2631 'specregionend' 'rend52910_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2632 [1/1] (0.00ns)   --->   "%rbegin71_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2632 'specregionbegin' 'rbegin71_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2633 [1/1] (0.00ns)   --->   "%rend52908_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin71_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2633 'specregionend' 'rend52908_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2634 [1/1] (0.00ns)   --->   "%rbegin72_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2634 'specregionbegin' 'rbegin72_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2635 [1/1] (0.00ns)   --->   "%rend52906_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin72_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2635 'specregionend' 'rend52906_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2636 [1/1] (0.00ns)   --->   "%rbegin73_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2636 'specregionbegin' 'rbegin73_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2637 [1/1] (0.00ns)   --->   "%rend52904_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin73_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2637 'specregionend' 'rend52904_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2638 [1/1] (0.00ns)   --->   "%rbegin74_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2638 'specregionbegin' 'rbegin74_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2639 [1/1] (0.00ns)   --->   "%rend52900_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin74_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2639 'specregionend' 'rend52900_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2640 [1/1] (0.00ns)   --->   "%rbegin75_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2640 'specregionbegin' 'rbegin75_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2641 [1/1] (0.00ns)   --->   "%rend52898_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin75_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2641 'specregionend' 'rend52898_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2642 [1/1] (0.00ns)   --->   "%rbegin76_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2642 'specregionbegin' 'rbegin76_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2643 [1/1] (0.00ns)   --->   "%rend52896_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin76_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2643 'specregionend' 'rend52896_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2644 [1/1] (0.00ns)   --->   "%rbegin77_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2644 'specregionbegin' 'rbegin77_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2645 [1/1] (0.00ns)   --->   "%rend52894_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin77_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2645 'specregionend' 'rend52894_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2646 [1/1] (0.00ns)   --->   "%rbegin78_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2646 'specregionbegin' 'rbegin78_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2647 [1/1] (0.00ns)   --->   "%rend52892_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin78_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2647 'specregionend' 'rend52892_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2648 [1/1] (0.00ns)   --->   "%rbegin79_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2648 'specregionbegin' 'rbegin79_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2649 [1/1] (0.00ns)   --->   "%rend52890_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin79_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2649 'specregionend' 'rend52890_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2650 [1/1] (0.00ns)   --->   "%rbegin80_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2650 'specregionbegin' 'rbegin80_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2651 [1/1] (0.00ns)   --->   "%rend52888_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin80_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2651 'specregionend' 'rend52888_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2652 [1/1] (0.00ns)   --->   "%rbegin81_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2652 'specregionbegin' 'rbegin81_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2653 [1/1] (0.00ns)   --->   "%rend52886_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin81_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2653 'specregionend' 'rend52886_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2654 [1/1] (0.00ns)   --->   "%rbegin82_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2654 'specregionbegin' 'rbegin82_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2655 [1/1] (0.00ns)   --->   "%rend52884_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin82_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2655 'specregionend' 'rend52884_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2656 [1/1] (0.00ns)   --->   "%rbegin83_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2656 'specregionbegin' 'rbegin83_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2657 [1/1] (0.00ns)   --->   "%rend52882_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin83_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2657 'specregionend' 'rend52882_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2658 [1/1] (0.00ns)   --->   "%rbegin84_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2658 'specregionbegin' 'rbegin84_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2659 [1/1] (0.00ns)   --->   "%rend52878_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin84_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2659 'specregionend' 'rend52878_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2660 [1/1] (0.00ns)   --->   "%rbegin85_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2660 'specregionbegin' 'rbegin85_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2661 [1/1] (0.00ns)   --->   "%rend52876_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin85_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2661 'specregionend' 'rend52876_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2662 [1/1] (0.00ns)   --->   "%rbegin86_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2662 'specregionbegin' 'rbegin86_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2663 [1/1] (0.00ns)   --->   "%rend52874_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin86_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2663 'specregionend' 'rend52874_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2664 [1/1] (0.00ns)   --->   "%rbegin87_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2664 'specregionbegin' 'rbegin87_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2665 [1/1] (0.00ns)   --->   "%rend52872_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin87_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2665 'specregionend' 'rend52872_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2666 [1/1] (0.00ns)   --->   "%rbegin88_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2666 'specregionbegin' 'rbegin88_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2667 [1/1] (0.00ns)   --->   "%rend52870_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin88_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2667 'specregionend' 'rend52870_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2668 [1/1] (0.00ns)   --->   "%rbegin89_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2668 'specregionbegin' 'rbegin89_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2669 [1/1] (0.00ns)   --->   "%rend52868_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin89_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2669 'specregionend' 'rend52868_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2670 [1/1] (0.00ns)   --->   "%rbegin90_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_187" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2670 'specregionbegin' 'rbegin90_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2671 [1/1] (0.00ns)   --->   "%rend52866_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_187, i32 %rbegin90_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2671 'specregionend' 'rend52866_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2672 [1/1] (0.00ns)   --->   "%rbegin91_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2672 'specregionbegin' 'rbegin91_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2673 [1/1] (0.00ns)   --->   "%rend52864_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin91_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2673 'specregionend' 'rend52864_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2674 [1/1] (0.00ns)   --->   "%rbegin92_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2674 'specregionbegin' 'rbegin92_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2675 [1/1] (0.00ns)   --->   "%rend52862_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin92_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2675 'specregionend' 'rend52862_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2676 [1/1] (0.00ns)   --->   "%rbegin93_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2676 'specregionbegin' 'rbegin93_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2677 [1/1] (0.00ns)   --->   "%rend52860_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin93_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2677 'specregionend' 'rend52860_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2678 [1/1] (0.00ns)   --->   "%rbegin94_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2678 'specregionbegin' 'rbegin94_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2679 [1/1] (0.00ns)   --->   "%rend52856_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin94_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2679 'specregionend' 'rend52856_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2680 [1/1] (0.00ns)   --->   "%rbegin95_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2680 'specregionbegin' 'rbegin95_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2681 [1/1] (0.00ns)   --->   "%rend52854_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin95_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2681 'specregionend' 'rend52854_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2682 [1/1] (0.00ns)   --->   "%rbegin96_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2682 'specregionbegin' 'rbegin96_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2683 [1/1] (0.00ns)   --->   "%rend52852_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin96_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2683 'specregionend' 'rend52852_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2684 [1/1] (0.00ns)   --->   "%rbegin97_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2684 'specregionbegin' 'rbegin97_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2685 [1/1] (0.00ns)   --->   "%rend52850_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin97_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2685 'specregionend' 'rend52850_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2686 [1/1] (0.00ns)   --->   "%rbegin98_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_141" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2686 'specregionbegin' 'rbegin98_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2687 [1/1] (0.00ns)   --->   "%rend52848_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_141, i32 %rbegin98_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2687 'specregionend' 'rend52848_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2688 [1/1] (0.00ns)   --->   "%rbegin99_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2688 'specregionbegin' 'rbegin99_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2689 [1/1] (0.00ns)   --->   "%rend52846_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin99_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2689 'specregionend' 'rend52846_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2690 [1/1] (0.00ns)   --->   "%rbegin100_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2690 'specregionbegin' 'rbegin100_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2691 [1/1] (0.00ns)   --->   "%rend52844_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin100_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2691 'specregionend' 'rend52844_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2692 [1/1] (0.00ns)   --->   "%rbegin101_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2692 'specregionbegin' 'rbegin101_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2693 [1/1] (0.00ns)   --->   "%rend52842_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin101_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2693 'specregionend' 'rend52842_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2694 [1/1] (0.00ns)   --->   "%rbegin102_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2694 'specregionbegin' 'rbegin102_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2695 [1/1] (0.00ns)   --->   "%rend52840_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin102_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2695 'specregionend' 'rend52840_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2696 [1/1] (0.00ns)   --->   "%rbegin103_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2696 'specregionbegin' 'rbegin103_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2697 [1/1] (0.00ns)   --->   "%rend52838_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin103_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2697 'specregionend' 'rend52838_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2698 [1/1] (0.00ns)   --->   "%rbegin104_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2698 'specregionbegin' 'rbegin104_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2699 [1/1] (0.00ns)   --->   "%rend52834_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin104_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2699 'specregionend' 'rend52834_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2700 [1/1] (0.00ns)   --->   "%rbegin105_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2700 'specregionbegin' 'rbegin105_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2701 [1/1] (0.00ns)   --->   "%rend52832_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin105_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2701 'specregionend' 'rend52832_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2702 [1/1] (0.00ns)   --->   "%rbegin106_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2702 'specregionbegin' 'rbegin106_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2703 [1/1] (0.00ns)   --->   "%rend52830_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin106_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2703 'specregionend' 'rend52830_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2704 [1/1] (0.00ns)   --->   "%rbegin107_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2704 'specregionbegin' 'rbegin107_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2705 [1/1] (0.00ns)   --->   "%rend52828_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin107_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2705 'specregionend' 'rend52828_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2706 [1/1] (0.00ns)   --->   "%rbegin108_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_205" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2706 'specregionbegin' 'rbegin108_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2707 [1/1] (0.00ns)   --->   "%rend52826_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_205, i32 %rbegin108_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2707 'specregionend' 'rend52826_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2708 [1/1] (0.00ns)   --->   "%rbegin109_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2708 'specregionbegin' 'rbegin109_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2709 [1/1] (0.00ns)   --->   "%rend52824_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin109_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2709 'specregionend' 'rend52824_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2710 [1/1] (0.00ns)   --->   "%rbegin110_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2710 'specregionbegin' 'rbegin110_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2711 [1/1] (0.00ns)   --->   "%rend52822_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin110_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2711 'specregionend' 'rend52822_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2712 [1/1] (0.00ns)   --->   "%rbegin111_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2712 'specregionbegin' 'rbegin111_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2713 [1/1] (0.00ns)   --->   "%rend52820_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin111_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2713 'specregionend' 'rend52820_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2714 [1/1] (0.00ns)   --->   "%rbegin112_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2714 'specregionbegin' 'rbegin112_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2715 [1/1] (0.00ns)   --->   "%rend52818_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin112_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2715 'specregionend' 'rend52818_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2716 [1/1] (0.00ns)   --->   "%rbegin113_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2716 'specregionbegin' 'rbegin113_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2717 [1/1] (0.00ns)   --->   "%rend52816_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin113_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2717 'specregionend' 'rend52816_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2718 [1/1] (0.00ns)   --->   "%rbegin114_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2718 'specregionbegin' 'rbegin114_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2719 [1/1] (0.00ns)   --->   "%rend52812_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin114_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2719 'specregionend' 'rend52812_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2720 [1/1] (0.00ns)   --->   "%rbegin115_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2720 'specregionbegin' 'rbegin115_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2721 [1/1] (0.00ns)   --->   "%rend52810_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin115_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2721 'specregionend' 'rend52810_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2722 [1/1] (0.00ns)   --->   "%rbegin116_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2722 'specregionbegin' 'rbegin116_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2723 [1/1] (0.00ns)   --->   "%rend52808_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin116_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2723 'specregionend' 'rend52808_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2724 [1/1] (0.00ns)   --->   "%rbegin117_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2724 'specregionbegin' 'rbegin117_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2725 [1/1] (0.00ns)   --->   "%rend52806_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin117_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2725 'specregionend' 'rend52806_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2726 [1/1] (0.00ns)   --->   "%rbegin118_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2726 'specregionbegin' 'rbegin118_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2727 [1/1] (0.00ns)   --->   "%rend52804_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin118_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2727 'specregionend' 'rend52804_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2728 [1/1] (0.00ns)   --->   "%rbegin119_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2728 'specregionbegin' 'rbegin119_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2729 [1/1] (0.00ns)   --->   "%rend52802_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin119_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2729 'specregionend' 'rend52802_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2730 [1/1] (0.00ns)   --->   "%rbegin120_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2730 'specregionbegin' 'rbegin120_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2731 [1/1] (0.00ns)   --->   "%rend52800_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin120_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2731 'specregionend' 'rend52800_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2732 [1/1] (0.00ns)   --->   "%rbegin121_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2732 'specregionbegin' 'rbegin121_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2733 [1/1] (0.00ns)   --->   "%rend52798_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin121_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2733 'specregionend' 'rend52798_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2734 [1/1] (0.00ns)   --->   "%rbegin122_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2734 'specregionbegin' 'rbegin122_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2735 [1/1] (0.00ns)   --->   "%rend52796_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin122_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2735 'specregionend' 'rend52796_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2736 [1/1] (0.00ns)   --->   "%rbegin123_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2736 'specregionbegin' 'rbegin123_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2737 [1/1] (0.00ns)   --->   "%rend52794_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin123_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2737 'specregionend' 'rend52794_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2738 [1/1] (0.00ns)   --->   "%rbegin124_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2738 'specregionbegin' 'rbegin124_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2739 [1/1] (0.00ns)   --->   "%rend52790_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin124_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2739 'specregionend' 'rend52790_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2740 [1/1] (0.00ns)   --->   "%rbegin125_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2740 'specregionbegin' 'rbegin125_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2741 [1/1] (0.00ns)   --->   "%rend52788_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin125_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2741 'specregionend' 'rend52788_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2742 [1/1] (0.00ns)   --->   "%rbegin126_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2742 'specregionbegin' 'rbegin126_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2743 [1/1] (0.00ns)   --->   "%rend52786_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin126_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2743 'specregionend' 'rend52786_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2744 [1/1] (0.00ns)   --->   "%rbegin127_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2744 'specregionbegin' 'rbegin127_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2745 [1/1] (0.00ns)   --->   "%rend52784_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin127_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2745 'specregionend' 'rend52784_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2746 [1/1] (0.00ns)   --->   "%rbegin128_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2746 'specregionbegin' 'rbegin128_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2747 [1/1] (0.00ns)   --->   "%rend52782_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin128_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2747 'specregionend' 'rend52782_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2748 [1/1] (0.00ns)   --->   "%rbegin129_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2748 'specregionbegin' 'rbegin129_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2749 [1/1] (0.00ns)   --->   "%rend52780_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin129_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2749 'specregionend' 'rend52780_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2750 [1/1] (0.00ns)   --->   "%rbegin130_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2750 'specregionbegin' 'rbegin130_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2751 [1/1] (0.00ns)   --->   "%rend52778_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin130_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2751 'specregionend' 'rend52778_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2752 [1/1] (0.00ns)   --->   "%rbegin131_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2752 'specregionbegin' 'rbegin131_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2753 [1/1] (0.00ns)   --->   "%rend52776_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin131_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2753 'specregionend' 'rend52776_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2754 [1/1] (0.00ns)   --->   "%rbegin132_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_175" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2754 'specregionbegin' 'rbegin132_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2755 [1/1] (0.00ns)   --->   "%rend52774_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_175, i32 %rbegin132_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2755 'specregionend' 'rend52774_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2756 [1/1] (0.00ns)   --->   "%rbegin133_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2756 'specregionbegin' 'rbegin133_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2757 [1/1] (0.00ns)   --->   "%rend52772_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin133_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2757 'specregionend' 'rend52772_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2758 [1/1] (0.00ns)   --->   "%rbegin134_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2758 'specregionbegin' 'rbegin134_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2759 [1/1] (0.00ns)   --->   "%rend52768_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin134_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2759 'specregionend' 'rend52768_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2760 [1/1] (0.00ns)   --->   "%rbegin135_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2760 'specregionbegin' 'rbegin135_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2761 [1/1] (0.00ns)   --->   "%rend52766_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin135_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2761 'specregionend' 'rend52766_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2762 [1/1] (0.00ns)   --->   "%rbegin136_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2762 'specregionbegin' 'rbegin136_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2763 [1/1] (0.00ns)   --->   "%rend52764_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin136_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2763 'specregionend' 'rend52764_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2764 [1/1] (0.00ns)   --->   "%rbegin137_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2764 'specregionbegin' 'rbegin137_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2765 [1/1] (0.00ns)   --->   "%rend52762_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin137_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2765 'specregionend' 'rend52762_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2766 [1/1] (0.00ns)   --->   "%rbegin138_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2766 'specregionbegin' 'rbegin138_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2767 [1/1] (0.00ns)   --->   "%rend52760_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin138_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2767 'specregionend' 'rend52760_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2768 [1/1] (0.00ns)   --->   "%rbegin139_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2768 'specregionbegin' 'rbegin139_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2769 [1/1] (0.00ns)   --->   "%rend52758_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin139_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2769 'specregionend' 'rend52758_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2770 [1/1] (0.00ns)   --->   "%rbegin140_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2770 'specregionbegin' 'rbegin140_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2771 [1/1] (0.00ns)   --->   "%rend52756_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin140_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2771 'specregionend' 'rend52756_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2772 [1/1] (0.00ns)   --->   "%rbegin141_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_184" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2772 'specregionbegin' 'rbegin141_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2773 [1/1] (0.00ns)   --->   "%rend52754_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_184, i32 %rbegin141_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2773 'specregionend' 'rend52754_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2774 [1/1] (0.00ns)   --->   "%rbegin142_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2774 'specregionbegin' 'rbegin142_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2775 [1/1] (0.00ns)   --->   "%rend52752_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin142_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2775 'specregionend' 'rend52752_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2776 [1/1] (0.00ns)   --->   "%rbegin143_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2776 'specregionbegin' 'rbegin143_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2777 [1/1] (0.00ns)   --->   "%rend52750_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin143_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2777 'specregionend' 'rend52750_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2778 [1/1] (0.00ns)   --->   "%rbegin144_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2778 'specregionbegin' 'rbegin144_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2779 [1/1] (0.00ns)   --->   "%rend52746_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin144_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2779 'specregionend' 'rend52746_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2780 [1/1] (0.00ns)   --->   "%rbegin145_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2780 'specregionbegin' 'rbegin145_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2781 [1/1] (0.00ns)   --->   "%rend52744_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin145_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2781 'specregionend' 'rend52744_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2782 [1/1] (0.00ns)   --->   "%rbegin146_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2782 'specregionbegin' 'rbegin146_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2783 [1/1] (0.00ns)   --->   "%rend52742_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin146_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2783 'specregionend' 'rend52742_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2784 [1/1] (0.00ns)   --->   "%rbegin147_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2784 'specregionbegin' 'rbegin147_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2785 [1/1] (0.00ns)   --->   "%rend52732_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin147_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2785 'specregionend' 'rend52732_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2786 [1/1] (0.00ns)   --->   "%rbegin148_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2786 'specregionbegin' 'rbegin148_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2787 [1/1] (0.00ns)   --->   "%rend52710_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin148_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2787 'specregionend' 'rend52710_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2788 [1/1] (0.00ns)   --->   "%rbegin149_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2788 'specregionbegin' 'rbegin149_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2789 [1/1] (0.00ns)   --->   "%rend52688_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin149_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2789 'specregionend' 'rend52688_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2790 [1/1] (0.00ns)   --->   "%rbegin150_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2790 'specregionbegin' 'rbegin150_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2791 [1/1] (0.00ns)   --->   "%rend52666_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin150_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2791 'specregionend' 'rend52666_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2792 [1/1] (0.00ns)   --->   "%rbegin151_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2792 'specregionbegin' 'rbegin151_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2793 [1/1] (0.00ns)   --->   "%rend52644_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin151_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2793 'specregionend' 'rend52644_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2794 [1/1] (0.00ns)   --->   "%rbegin152_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2794 'specregionbegin' 'rbegin152_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2795 [1/1] (0.00ns)   --->   "%rend52622_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin152_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2795 'specregionend' 'rend52622_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2796 [1/1] (0.00ns)   --->   "%rbegin153_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2796 'specregionbegin' 'rbegin153_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2797 [1/1] (0.00ns)   --->   "%rend52600_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin153_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2797 'specregionend' 'rend52600_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2798 [1/1] (0.00ns)   --->   "%rbegin154_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2798 'specregionbegin' 'rbegin154_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2799 [1/1] (0.00ns)   --->   "%rend52902_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin154_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2799 'specregionend' 'rend52902_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2800 [1/1] (0.00ns)   --->   "%rbegin155_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_196" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2800 'specregionbegin' 'rbegin155_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2801 [1/1] (0.00ns)   --->   "%rend52880_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_196, i32 %rbegin155_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2801 'specregionend' 'rend52880_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2802 [1/1] (0.00ns)   --->   "%rbegin156_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_197" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2802 'specregionbegin' 'rbegin156_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2803 [1/1] (0.00ns)   --->   "%rend52858_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_197, i32 %rbegin156_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2803 'specregionend' 'rend52858_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2804 [1/1] (0.00ns)   --->   "%rbegin157_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_198" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2804 'specregionbegin' 'rbegin157_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2805 [1/1] (0.00ns)   --->   "%rend52836_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_198, i32 %rbegin157_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2805 'specregionend' 'rend52836_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2806 [1/1] (0.00ns)   --->   "%rbegin158_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_199" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2806 'specregionbegin' 'rbegin158_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2807 [1/1] (0.00ns)   --->   "%rend52814_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_199, i32 %rbegin158_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2807 'specregionend' 'rend52814_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2808 [1/1] (0.00ns)   --->   "%rbegin159_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_200" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2808 'specregionbegin' 'rbegin159_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2809 [1/1] (0.00ns)   --->   "%rend52792_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_200, i32 %rbegin159_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2809 'specregionend' 'rend52792_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2810 [1/1] (0.00ns)   --->   "%rbegin160_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_201" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2810 'specregionbegin' 'rbegin160_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2811 [1/1] (0.00ns)   --->   "%rend52770_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_201, i32 %rbegin160_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2811 'specregionend' 'rend52770_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2812 [1/1] (0.00ns)   --->   "%rbegin161_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_202" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2812 'specregionbegin' 'rbegin161_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2813 [1/1] (0.00ns)   --->   "%rend52748_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_202, i32 %rbegin161_i" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2813 'specregionend' 'rend52748_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2814 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_203" [src/srcnn.cpp:276->src/srcnn.cpp:120]   --->   Operation 2814 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2815 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_203, i32 %rbegin_i" [src/srcnn.cpp:279->src/srcnn.cpp:120]   --->   Operation 2815 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2816 [1/1] (0.00ns)   --->   "%bitcast_ln283 = bitcast i32 %acc_80" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2816 'bitcast' 'bitcast_ln283' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln283, i32 23, i32 30" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2817 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i32 %bitcast_ln283" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2818 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2819 [1/1] (0.76ns)   --->   "%icmp_ln283 = icmp_ne  i8 %tmp, i8 255" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2819 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2820 [1/1] (0.92ns)   --->   "%icmp_ln283_1 = icmp_eq  i23 %trunc_ln283, i23 0" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2820 'icmp' 'icmp_ln283_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node acc_81)   --->   "%or_ln283 = or i1 %icmp_ln283_1, i1 %icmp_ln283" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2821 'or' 'or_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2822 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %acc_80, i32 0" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2822 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node acc_81)   --->   "%and_ln283 = and i1 %or_ln283, i1 %tmp_3" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2823 'and' 'and_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2824 [1/1] (0.44ns) (out node of the LUT)   --->   "%acc_81 = select i1 %and_ln283, i32 0, i32 %acc_80" [src/srcnn.cpp:283->src/srcnn.cpp:120]   --->   Operation 2824 'select' 'acc_81' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2825 [1/1] (1.23ns)   --->   "%store_ln286 = store i32 %acc_81, i14 %layer1_output_tile_addr" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2825 'store' 'store_ln286' <Predicate = (!trunc_ln243)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_331 : Operation 2826 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx914.exit.i" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2826 'br' 'br_ln286' <Predicate = (!trunc_ln243)> <Delay = 0.00>
ST_331 : Operation 2827 [1/1] (1.23ns)   --->   "%store_ln286 = store i32 %acc_81, i14 %layer1_output_tile_1_addr" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2827 'store' 'store_ln286' <Predicate = (trunc_ln243)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_331 : Operation 2828 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx914.exit.i" [src/srcnn.cpp:286->src/srcnn.cpp:120]   --->   Operation 2828 'br' 'br_ln286' <Predicate = (trunc_ln243)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.878ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [457]  (0.000 ns)
	'load' operation ('indvar_flatten_load', src/srcnn.cpp:245->src/srcnn.cpp:120) on local variable 'indvar_flatten' [922]  (0.000 ns)
	'icmp' operation ('icmp_ln245', src/srcnn.cpp:245->src/srcnn.cpp:120) [954]  (0.787 ns)
	'select' operation ('select_ln243_2', src/srcnn.cpp:243->src/srcnn.cpp:120) [960]  (0.414 ns)
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385', src/srcnn.cpp:243->src/srcnn.cpp:120) [969]  (0.000 ns)
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386', src/srcnn.cpp:243->src/srcnn.cpp:120) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161' [970]  (0.677 ns)

 <State 2>: 3.933ns
The critical path consists of the following:
	'load' operation ('pad_w_load', src/srcnn.cpp:247->src/srcnn.cpp:120) on local variable 'pad_w' [949]  (0.000 ns)
	'icmp' operation ('icmp_ln247', src/srcnn.cpp:247->src/srcnn.cpp:120) [1314]  (0.789 ns)
	'and' operation ('and_ln243', src/srcnn.cpp:243->src/srcnn.cpp:120) [1315]  (0.287 ns)
	'or' operation ('or_ln245', src/srcnn.cpp:245->src/srcnn.cpp:120) [1318]  (0.000 ns)
	'select' operation ('select_ln245', src/srcnn.cpp:245->src/srcnn.cpp:120) [1319]  (0.414 ns)
	'add' operation ('add_ln268', src/srcnn.cpp:268->src/srcnn.cpp:120) [1371]  (0.797 ns)
	'select' operation ('select_ln267', src/srcnn.cpp:267->src/srcnn.cpp:120) [1373]  (0.391 ns)
	'mux' operation ('tmp_i_266', src/srcnn.cpp:276->src/srcnn.cpp:120) [1376]  (0.489 ns)
	'mux' operation ('tmp_252_i', src/srcnn.cpp:276->src/srcnn.cpp:120) [1913]  (0.766 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1394]  (5.713 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1394]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1394]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1398]  (5.134 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1426]  (5.713 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1426]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1426]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1430]  (5.134 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1457]  (5.713 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1457]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1457]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1461]  (5.134 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1488]  (5.713 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1488]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1488]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1492]  (5.134 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1515]  (5.713 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1515]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1515]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1519]  (5.134 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1544]  (5.713 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1544]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1544]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1548]  (5.134 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1574]  (5.713 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1574]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1574]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1578]  (5.134 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1604]  (5.713 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1604]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1604]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1608]  (5.134 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1634]  (5.713 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1634]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1634]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1638]  (5.134 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1644]  (5.713 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1644]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1644]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1648]  (5.134 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1654]  (5.713 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1654]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1654]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1658]  (5.134 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1664]  (5.713 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1664]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1664]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1668]  (5.134 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1674]  (5.713 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1674]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1674]  (7.016 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1678]  (5.134 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1684]  (5.713 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1684]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1684]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1688]  (5.134 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1694]  (5.713 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1694]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1694]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1698]  (5.134 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1704]  (5.713 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1704]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1704]  (7.016 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1708]  (5.134 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1714]  (5.713 ns)

 <State 68>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1714]  (7.016 ns)

 <State 69>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1714]  (7.016 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1718]  (5.134 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1724]  (5.713 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1724]  (7.016 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1724]  (7.016 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1728]  (5.134 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1734]  (5.713 ns)

 <State 76>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1734]  (7.016 ns)

 <State 77>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1734]  (7.016 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1738]  (5.134 ns)

 <State 79>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1744]  (5.713 ns)

 <State 80>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1744]  (7.016 ns)

 <State 81>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1744]  (7.016 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1748]  (5.134 ns)

 <State 83>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1754]  (5.713 ns)

 <State 84>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1754]  (7.016 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1754]  (7.016 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1758]  (5.134 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1764]  (5.713 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1764]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1764]  (7.016 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1768]  (5.134 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1774]  (5.713 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1774]  (7.016 ns)

 <State 93>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1774]  (7.016 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1778]  (5.134 ns)

 <State 95>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1784]  (5.713 ns)

 <State 96>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1784]  (7.016 ns)

 <State 97>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1784]  (7.016 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1788]  (5.134 ns)

 <State 99>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1794]  (5.713 ns)

 <State 100>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1794]  (7.016 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1794]  (7.016 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1798]  (5.134 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1804]  (5.713 ns)

 <State 104>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1804]  (7.016 ns)

 <State 105>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1804]  (7.016 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1808]  (5.134 ns)

 <State 107>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1814]  (5.713 ns)

 <State 108>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1814]  (7.016 ns)

 <State 109>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1814]  (7.016 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1818]  (5.134 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1824]  (5.713 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1824]  (7.016 ns)

 <State 113>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1824]  (7.016 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1828]  (5.134 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1834]  (5.713 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1834]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1834]  (7.016 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1838]  (5.134 ns)

 <State 119>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1844]  (5.713 ns)

 <State 120>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1844]  (7.016 ns)

 <State 121>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1844]  (7.016 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1848]  (5.134 ns)

 <State 123>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1854]  (5.713 ns)

 <State 124>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1854]  (7.016 ns)

 <State 125>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1854]  (7.016 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1858]  (5.134 ns)

 <State 127>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1864]  (5.713 ns)

 <State 128>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1864]  (7.016 ns)

 <State 129>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1864]  (7.016 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1868]  (5.134 ns)

 <State 131>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1874]  (5.713 ns)

 <State 132>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1874]  (7.016 ns)

 <State 133>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1874]  (7.016 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1878]  (5.134 ns)

 <State 135>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1884]  (5.713 ns)

 <State 136>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1884]  (7.016 ns)

 <State 137>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1884]  (7.016 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1888]  (5.134 ns)

 <State 139>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1894]  (5.713 ns)

 <State 140>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1894]  (7.016 ns)

 <State 141>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1894]  (7.016 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1898]  (5.134 ns)

 <State 143>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1904]  (5.713 ns)

 <State 144>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1904]  (7.016 ns)

 <State 145>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1904]  (7.016 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1908]  (5.134 ns)

 <State 147>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1914]  (5.713 ns)

 <State 148>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1914]  (7.016 ns)

 <State 149>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1914]  (7.016 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1918]  (5.134 ns)

 <State 151>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1924]  (5.713 ns)

 <State 152>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1924]  (7.016 ns)

 <State 153>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1924]  (7.016 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1928]  (5.134 ns)

 <State 155>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1934]  (5.713 ns)

 <State 156>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1934]  (7.016 ns)

 <State 157>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1934]  (7.016 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1938]  (5.134 ns)

 <State 159>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1944]  (5.713 ns)

 <State 160>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1944]  (7.016 ns)

 <State 161>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1944]  (7.016 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1948]  (5.134 ns)

 <State 163>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1954]  (5.713 ns)

 <State 164>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1954]  (7.016 ns)

 <State 165>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1954]  (7.016 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1958]  (5.134 ns)

 <State 167>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1964]  (5.713 ns)

 <State 168>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1964]  (7.016 ns)

 <State 169>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1964]  (7.016 ns)

 <State 170>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1968]  (5.134 ns)

 <State 171>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1974]  (5.713 ns)

 <State 172>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1974]  (7.016 ns)

 <State 173>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1974]  (7.016 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1978]  (5.134 ns)

 <State 175>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1984]  (5.713 ns)

 <State 176>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1984]  (7.016 ns)

 <State 177>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1984]  (7.016 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1988]  (5.134 ns)

 <State 179>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1994]  (5.713 ns)

 <State 180>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1994]  (7.016 ns)

 <State 181>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [1994]  (7.016 ns)

 <State 182>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [1998]  (5.134 ns)

 <State 183>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2004]  (5.713 ns)

 <State 184>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2004]  (7.016 ns)

 <State 185>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2004]  (7.016 ns)

 <State 186>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2008]  (5.134 ns)

 <State 187>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2014]  (5.713 ns)

 <State 188>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2014]  (7.016 ns)

 <State 189>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2014]  (7.016 ns)

 <State 190>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2018]  (5.134 ns)

 <State 191>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2024]  (5.713 ns)

 <State 192>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2024]  (7.016 ns)

 <State 193>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2024]  (7.016 ns)

 <State 194>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2028]  (5.134 ns)

 <State 195>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2034]  (5.713 ns)

 <State 196>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2034]  (7.016 ns)

 <State 197>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2034]  (7.016 ns)

 <State 198>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2038]  (5.134 ns)

 <State 199>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2044]  (5.713 ns)

 <State 200>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2044]  (7.016 ns)

 <State 201>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2044]  (7.016 ns)

 <State 202>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2048]  (5.134 ns)

 <State 203>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2054]  (5.713 ns)

 <State 204>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2054]  (7.016 ns)

 <State 205>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2054]  (7.016 ns)

 <State 206>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2058]  (5.134 ns)

 <State 207>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2064]  (5.713 ns)

 <State 208>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2064]  (7.016 ns)

 <State 209>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2064]  (7.016 ns)

 <State 210>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2068]  (5.134 ns)

 <State 211>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2074]  (5.713 ns)

 <State 212>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2074]  (7.016 ns)

 <State 213>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2074]  (7.016 ns)

 <State 214>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2078]  (5.134 ns)

 <State 215>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2084]  (5.713 ns)

 <State 216>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2084]  (7.016 ns)

 <State 217>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2084]  (7.016 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2088]  (5.134 ns)

 <State 219>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2094]  (5.713 ns)

 <State 220>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2094]  (7.016 ns)

 <State 221>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2094]  (7.016 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2098]  (5.134 ns)

 <State 223>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2104]  (5.713 ns)

 <State 224>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2104]  (7.016 ns)

 <State 225>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2104]  (7.016 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2108]  (5.134 ns)

 <State 227>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2114]  (5.713 ns)

 <State 228>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2114]  (7.016 ns)

 <State 229>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2114]  (7.016 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2118]  (5.134 ns)

 <State 231>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2124]  (5.713 ns)

 <State 232>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2124]  (7.016 ns)

 <State 233>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2124]  (7.016 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2128]  (5.134 ns)

 <State 235>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2134]  (5.713 ns)

 <State 236>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2134]  (7.016 ns)

 <State 237>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2134]  (7.016 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2138]  (5.134 ns)

 <State 239>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2144]  (5.713 ns)

 <State 240>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2144]  (7.016 ns)

 <State 241>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2144]  (7.016 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2148]  (5.134 ns)

 <State 243>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2154]  (5.713 ns)

 <State 244>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2154]  (7.016 ns)

 <State 245>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2154]  (7.016 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2158]  (5.134 ns)

 <State 247>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2164]  (5.713 ns)

 <State 248>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2164]  (7.016 ns)

 <State 249>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2164]  (7.016 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2168]  (5.134 ns)

 <State 251>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2174]  (5.713 ns)

 <State 252>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2174]  (7.016 ns)

 <State 253>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2174]  (7.016 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2178]  (5.134 ns)

 <State 255>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2184]  (5.713 ns)

 <State 256>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2184]  (7.016 ns)

 <State 257>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2184]  (7.016 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2188]  (5.134 ns)

 <State 259>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2194]  (5.713 ns)

 <State 260>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2194]  (7.016 ns)

 <State 261>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2194]  (7.016 ns)

 <State 262>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2198]  (5.134 ns)

 <State 263>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2204]  (5.713 ns)

 <State 264>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2204]  (7.016 ns)

 <State 265>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2204]  (7.016 ns)

 <State 266>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2208]  (5.134 ns)

 <State 267>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2214]  (5.713 ns)

 <State 268>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2214]  (7.016 ns)

 <State 269>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2214]  (7.016 ns)

 <State 270>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2218]  (5.134 ns)

 <State 271>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2224]  (5.713 ns)

 <State 272>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2224]  (7.016 ns)

 <State 273>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2224]  (7.016 ns)

 <State 274>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2228]  (5.134 ns)

 <State 275>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2234]  (5.713 ns)

 <State 276>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2234]  (7.016 ns)

 <State 277>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2234]  (7.016 ns)

 <State 278>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2238]  (5.134 ns)

 <State 279>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2244]  (5.713 ns)

 <State 280>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2244]  (7.016 ns)

 <State 281>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2244]  (7.016 ns)

 <State 282>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2248]  (5.134 ns)

 <State 283>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2254]  (5.713 ns)

 <State 284>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2254]  (7.016 ns)

 <State 285>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2254]  (7.016 ns)

 <State 286>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2258]  (5.134 ns)

 <State 287>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2264]  (5.713 ns)

 <State 288>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2264]  (7.016 ns)

 <State 289>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2264]  (7.016 ns)

 <State 290>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2268]  (5.134 ns)

 <State 291>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2274]  (5.713 ns)

 <State 292>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2274]  (7.016 ns)

 <State 293>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2274]  (7.016 ns)

 <State 294>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2278]  (5.134 ns)

 <State 295>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2284]  (5.713 ns)

 <State 296>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2284]  (7.016 ns)

 <State 297>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2284]  (7.016 ns)

 <State 298>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2288]  (5.134 ns)

 <State 299>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2294]  (5.713 ns)

 <State 300>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2294]  (7.016 ns)

 <State 301>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2294]  (7.016 ns)

 <State 302>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2298]  (5.134 ns)

 <State 303>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2304]  (5.713 ns)

 <State 304>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2304]  (7.016 ns)

 <State 305>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2304]  (7.016 ns)

 <State 306>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2308]  (5.134 ns)

 <State 307>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2314]  (5.713 ns)

 <State 308>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2314]  (7.016 ns)

 <State 309>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2314]  (7.016 ns)

 <State 310>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2318]  (5.134 ns)

 <State 311>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2324]  (5.713 ns)

 <State 312>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2324]  (7.016 ns)

 <State 313>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2324]  (7.016 ns)

 <State 314>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2328]  (5.134 ns)

 <State 315>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2334]  (5.713 ns)

 <State 316>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2334]  (7.016 ns)

 <State 317>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2334]  (7.016 ns)

 <State 318>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2338]  (5.134 ns)

 <State 319>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2344]  (5.713 ns)

 <State 320>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2344]  (7.016 ns)

 <State 321>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2344]  (7.016 ns)

 <State 322>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2348]  (5.134 ns)

 <State 323>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.303 ns)
'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2354]  (5.713 ns)

 <State 324>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2354]  (7.016 ns)

 <State 325>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('prod', src/srcnn.cpp:276->src/srcnn.cpp:120) [2354]  (7.016 ns)

 <State 326>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2358]  (5.134 ns)

 <State 327>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2358]  (6.437 ns)

 <State 328>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2358]  (6.437 ns)

 <State 329>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:279->src/srcnn.cpp:120) [2358]  (6.437 ns)

 <State 330>: 2.782ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', src/srcnn.cpp:283->src/srcnn.cpp:120) [2367]  (2.782 ns)

 <State 331>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', src/srcnn.cpp:283->src/srcnn.cpp:120) [2367]  (2.782 ns)
	'and' operation ('and_ln283', src/srcnn.cpp:283->src/srcnn.cpp:120) [2368]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:283->src/srcnn.cpp:120) [2369]  (0.449 ns)
	'store' operation ('store_ln286', src/srcnn.cpp:286->src/srcnn.cpp:120) of variable 'acc', src/srcnn.cpp:283->src/srcnn.cpp:120 on array 'layer1_output_tile_1' [2375]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
