# USE OF RISC-V CORE VERILOG NETLIST AND TESTBENCH FOR FUNCTIONAL SIMULATION
<img src= "https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/iiitb_rv32i.JPG?raw=true"/>

## WAVEFORM SNAPSHOTS OF VARIOUS COMMANDS:
# Instruction 1:add r6,r2,r1
<img src= ""/>

# Instruction 2:sub r7,r1,r2


# Instruction 3:and r8,r1,r3

# Instruction 4:or r9,r2,r5

# Instruction 5:xor r10,r1,r4

# Instruction 6:slt r11,r2,r4

# Instruction 7:addi r12,r4,5

# Instruction 8:sw r3,r1,2

# Instruction 9:lw r13,r1,2

# Instruction 10:beq r0,r0,15

# Instruction 12:bne r0,r1,20

# Instruction 13:sll r15,r1,r2(2)

# Instruction 14:srl r16,r14,r2(2)

# Full 5-stage instruction pipeline and pc-increment description Waveform:







