

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_160_9'
================================================================
* Date:           Wed Feb 28 12:04:56 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_9  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1"   --->   Operation 4 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_2 = alloca i32 1"   --->   Operation 5 'alloca' 'output_array_new_w1_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'output_array_new_w1_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'output_array_new_w1_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'output_array_new_w1_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'output_array_new_w2_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'output_array_new_w2_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_2 = alloca i32 1"   --->   Operation 11 'alloca' 'output_array_new_w2_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_3 = alloca i32 1"   --->   Operation 12 'alloca' 'output_array_new_w2_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_2 = alloca i32 1"   --->   Operation 13 'alloca' 'output_array_new_b1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_3 = alloca i32 1"   --->   Operation 14 'alloca' 'output_array_new_b1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_2 = alloca i32 1"   --->   Operation 15 'alloca' 'output_array_new_b2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_3 = alloca i32 1"   --->   Operation 16 'alloca' 'output_array_new_b2_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_local_1_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_0_5"   --->   Operation 17 'read' 'w2_local_1_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w2_local_1_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_1_5"   --->   Operation 18 'read' 'w2_local_1_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w1_local_1_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_0_5"   --->   Operation 19 'read' 'w1_local_1_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w1_local_1_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_1_5"   --->   Operation 20 'read' 'w1_local_1_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w2_local_0_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_0_5"   --->   Operation 21 'read' 'w2_local_0_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w2_local_0_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_1_5"   --->   Operation 22 'read' 'w2_local_0_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w1_local_0_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_0_5"   --->   Operation 23 'read' 'w1_local_0_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w1_local_0_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_1_5"   --->   Operation 24 'read' 'w1_local_0_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bias_2_local_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_0_5"   --->   Operation 25 'read' 'bias_2_local_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bias_2_local_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_1_5"   --->   Operation 26 'read' 'bias_2_local_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bias_1_local_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_0_5"   --->   Operation 27 'read' 'bias_1_local_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bias_1_local_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_1_5"   --->   Operation 28 'read' 'bias_1_local_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%store_ln0 = store i2 0, i2 %n_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_163_10"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%n = load i2 %n_1" [accelerator.cpp:161]   --->   Operation 31 'load' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%icmp_ln160 = icmp_eq  i2 %n, i2 2" [accelerator.cpp:160]   --->   Operation 33 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%add_ln160 = add i2 %n, i2 1" [accelerator.cpp:160]   --->   Operation 34 'add' 'add_ln160' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %VITIS_LOOP_163_10.split, void %for.end369.exitStub" [accelerator.cpp:160]   --->   Operation 35 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_2_load_1 = load i16 %output_array_new_w1_0_1_2" [accelerator.cpp:164]   --->   Operation 36 'load' 'output_array_new_w1_0_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_3_load_1 = load i16 %output_array_new_w1_0_1_3" [accelerator.cpp:164]   --->   Operation 37 'load' 'output_array_new_w1_0_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_2_load_1 = load i16 %output_array_new_w1_1_1_2" [accelerator.cpp:164]   --->   Operation 38 'load' 'output_array_new_w1_1_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_3_load_1 = load i16 %output_array_new_w1_1_1_3" [accelerator.cpp:164]   --->   Operation 39 'load' 'output_array_new_w1_1_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_2_load_1 = load i16 %output_array_new_w2_0_1_2" [accelerator.cpp:165]   --->   Operation 40 'load' 'output_array_new_w2_0_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_3_load_1 = load i16 %output_array_new_w2_0_1_3" [accelerator.cpp:165]   --->   Operation 41 'load' 'output_array_new_w2_0_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_2_load_1 = load i16 %output_array_new_w2_1_1_2" [accelerator.cpp:165]   --->   Operation 42 'load' 'output_array_new_w2_1_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_3_load_1 = load i16 %output_array_new_w2_1_1_3" [accelerator.cpp:165]   --->   Operation 43 'load' 'output_array_new_w2_1_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_2_load_1 = load i16 %output_array_new_b1_1_2" [accelerator.cpp:161]   --->   Operation 44 'load' 'output_array_new_b1_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_3_load_1 = load i16 %output_array_new_b1_1_3" [accelerator.cpp:161]   --->   Operation 45 'load' 'output_array_new_b1_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_2_load_1 = load i16 %output_array_new_b2_1_2" [accelerator.cpp:162]   --->   Operation 46 'load' 'output_array_new_b2_1_2_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_3_load_1 = load i16 %output_array_new_b2_1_3" [accelerator.cpp:162]   --->   Operation 47 'load' 'output_array_new_b2_1_3_load_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [accelerator.cpp:160]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [accelerator.cpp:160]   --->   Operation 49 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i2 %n" [accelerator.cpp:161]   --->   Operation 50 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.54ns)   --->   "%output_array_new_b1_1 = select i1 %trunc_ln161, i16 %bias_1_local_1_5_read, i16 %output_array_new_b1_1_3_load_1" [accelerator.cpp:161]   --->   Operation 51 'select' 'output_array_new_b1_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.54ns)   --->   "%output_array_new_b1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_b1_1_2_load_1, i16 %bias_1_local_0_5_read" [accelerator.cpp:161]   --->   Operation 52 'select' 'output_array_new_b1_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.54ns)   --->   "%output_array_new_b2_1 = select i1 %trunc_ln161, i16 %bias_2_local_1_5_read, i16 %output_array_new_b2_1_3_load_1" [accelerator.cpp:162]   --->   Operation 53 'select' 'output_array_new_b2_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.54ns)   --->   "%output_array_new_b2_1_4 = select i1 %trunc_ln161, i16 %output_array_new_b2_1_2_load_1, i16 %bias_2_local_0_5_read" [accelerator.cpp:162]   --->   Operation 54 'select' 'output_array_new_b2_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.54ns)   --->   "%output_array_new_w1_0_1 = select i1 %trunc_ln161, i16 %w1_local_0_1_5_read, i16 %output_array_new_w1_0_1_3_load_1" [accelerator.cpp:164]   --->   Operation 55 'select' 'output_array_new_w1_0_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.54ns)   --->   "%output_array_new_w1_0_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w1_0_1_2_load_1, i16 %w1_local_0_0_5_read" [accelerator.cpp:164]   --->   Operation 56 'select' 'output_array_new_w1_0_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.54ns)   --->   "%output_array_new_w2_0_1 = select i1 %trunc_ln161, i16 %w2_local_0_1_5_read, i16 %output_array_new_w2_0_1_3_load_1" [accelerator.cpp:165]   --->   Operation 57 'select' 'output_array_new_w2_0_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.54ns)   --->   "%output_array_new_w2_0_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w2_0_1_2_load_1, i16 %w2_local_0_0_5_read" [accelerator.cpp:165]   --->   Operation 58 'select' 'output_array_new_w2_0_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.54ns)   --->   "%output_array_new_w1_1_1 = select i1 %trunc_ln161, i16 %w1_local_1_1_5_read, i16 %output_array_new_w1_1_1_3_load_1" [accelerator.cpp:164]   --->   Operation 59 'select' 'output_array_new_w1_1_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.54ns)   --->   "%output_array_new_w1_1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w1_1_1_2_load_1, i16 %w1_local_1_0_5_read" [accelerator.cpp:164]   --->   Operation 60 'select' 'output_array_new_w1_1_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.54ns)   --->   "%output_array_new_w2_1_1 = select i1 %trunc_ln161, i16 %w2_local_1_1_5_read, i16 %output_array_new_w2_1_1_3_load_1" [accelerator.cpp:165]   --->   Operation 61 'select' 'output_array_new_w2_1_1' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.54ns)   --->   "%output_array_new_w2_1_1_4 = select i1 %trunc_ln161, i16 %output_array_new_w2_1_1_2_load_1, i16 %w2_local_1_0_5_read" [accelerator.cpp:165]   --->   Operation 62 'select' 'output_array_new_w2_1_1_4' <Predicate = (!icmp_ln160)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_b2_1, i16 %output_array_new_b2_1_3" [accelerator.cpp:160]   --->   Operation 63 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_b2_1_4, i16 %output_array_new_b2_1_2" [accelerator.cpp:160]   --->   Operation 64 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_b1_1, i16 %output_array_new_b1_1_3" [accelerator.cpp:160]   --->   Operation 65 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_b1_1_4, i16 %output_array_new_b1_1_2" [accelerator.cpp:160]   --->   Operation 66 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w2_1_1, i16 %output_array_new_w2_1_1_3" [accelerator.cpp:160]   --->   Operation 67 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w2_1_1_4, i16 %output_array_new_w2_1_1_2" [accelerator.cpp:160]   --->   Operation 68 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w2_0_1, i16 %output_array_new_w2_0_1_3" [accelerator.cpp:160]   --->   Operation 69 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w2_0_1_4, i16 %output_array_new_w2_0_1_2" [accelerator.cpp:160]   --->   Operation 70 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w1_1_1, i16 %output_array_new_w1_1_1_3" [accelerator.cpp:160]   --->   Operation 71 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w1_1_1_4, i16 %output_array_new_w1_1_1_2" [accelerator.cpp:160]   --->   Operation 72 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w1_0_1, i16 %output_array_new_w1_0_1_3" [accelerator.cpp:160]   --->   Operation 73 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln160 = store i16 %output_array_new_w1_0_1_4, i16 %output_array_new_w1_0_1_2" [accelerator.cpp:160]   --->   Operation 74 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln160 = store i2 %add_ln160, i2 %n_1" [accelerator.cpp:160]   --->   Operation 75 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln160 = br void %VITIS_LOOP_163_10" [accelerator.cpp:160]   --->   Operation 76 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_2_load = load i16 %output_array_new_w1_0_1_2"   --->   Operation 77 'load' 'output_array_new_w1_0_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%output_array_new_w1_0_1_3_load = load i16 %output_array_new_w1_0_1_3"   --->   Operation 78 'load' 'output_array_new_w1_0_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_2_load = load i16 %output_array_new_w1_1_1_2"   --->   Operation 79 'load' 'output_array_new_w1_1_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%output_array_new_w1_1_1_3_load = load i16 %output_array_new_w1_1_1_3"   --->   Operation 80 'load' 'output_array_new_w1_1_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_2_load = load i16 %output_array_new_w2_0_1_2"   --->   Operation 81 'load' 'output_array_new_w2_0_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%output_array_new_w2_0_1_3_load = load i16 %output_array_new_w2_0_1_3"   --->   Operation 82 'load' 'output_array_new_w2_0_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_2_load = load i16 %output_array_new_w2_1_1_2"   --->   Operation 83 'load' 'output_array_new_w2_1_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%output_array_new_w2_1_1_3_load = load i16 %output_array_new_w2_1_1_3"   --->   Operation 84 'load' 'output_array_new_w2_1_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_2_load = load i16 %output_array_new_b1_1_2"   --->   Operation 85 'load' 'output_array_new_b1_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%output_array_new_b1_1_3_load = load i16 %output_array_new_b1_1_3"   --->   Operation 86 'load' 'output_array_new_b1_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_2_load = load i16 %output_array_new_b2_1_2"   --->   Operation 87 'load' 'output_array_new_b2_1_2_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%output_array_new_b2_1_3_load = load i16 %output_array_new_b2_1_3"   --->   Operation 88 'load' 'output_array_new_b2_1_3_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b2_1_0459_out, i16 %output_array_new_b2_1_3_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b2_0_0458_out, i16 %output_array_new_b2_1_2_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b1_1_0457_out, i16 %output_array_new_b1_1_3_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_b1_0_0456_out, i16 %output_array_new_b1_1_2_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_1_1_0455_out, i16 %output_array_new_w2_1_1_3_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_1_0_0454_out, i16 %output_array_new_w2_1_1_2_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_0_1_0453_out, i16 %output_array_new_w2_0_1_3_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w2_0_0_0452_out, i16 %output_array_new_w2_0_1_2_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_1_1_0451_out, i16 %output_array_new_w1_1_1_3_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_1_0_0450_out, i16 %output_array_new_w1_1_1_2_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_0_1_0449_out, i16 %output_array_new_w1_0_1_3_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_new_w1_0_0_0448_out, i16 %output_array_new_w1_0_1_2_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.034ns
The critical path consists of the following:
	'alloca' operation ('n') [25]  (0.000 ns)
	'load' operation ('n', accelerator.cpp:161) on local variable 'n' [53]  (0.000 ns)
	'add' operation ('add_ln160', accelerator.cpp:160) [56]  (1.005 ns)
	'store' operation ('store_ln160', accelerator.cpp:160) of variable 'add_ln160', accelerator.cpp:160 on local variable 'n' [98]  (1.029 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
