// Seed: 173032582
module module_0 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply1 id_5
);
  assign id_5 = id_2 - 1;
  assign module_1.type_0 = 0;
  wire id_7, id_8, id_9;
  assign module_2.type_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    output uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    input wand id_10,
    input tri id_11,
    input wor id_12,
    input uwire id_13,
    input tri id_14,
    input uwire id_15,
    input tri0 id_16,
    output tri0 id_17
);
  assign id_8 = 1 ^ 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_10,
      id_2,
      id_2,
      id_3
  );
endmodule
