# do nand_gate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/luiza.k12/eld2/nand_gate/nand_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:58 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work /home/luiza.k12/eld2/nand_gate/nand_gate.vhd 
# -- Loading package STANDARD
# -- Compiling entity nand_gate
# -- Compiling architecture ifsc_v1 of nand_gate
# End time: 10:17:58 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.nand_gate
# vsim work.nand_gate 
# Start time: 10:18:09 on Feb 27,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.nand_gate(ifsc_v1)
ls
# modelsim.ini
# msim_transcript
# nand_gate.sft
# nand_gate.vo
# nand_gate_modelsim.xrf
# nand_gate_run_msim_rtl_vhdl.do
# nand_gate_run_msim_rtl_vhdl.do.bak
# nand_gate_run_msim_rtl_vhdl.do.bak1
# nand_gate_run_msim_rtl_vhdl.do.bak2
# nand_gate_run_msim_rtl_vhdl.do.bak3
# nand_gate_run_msim_rtl_vhdl.do.bak4
# nand_gate_run_msim_rtl_vhdl.do.bak5
# nand_gate_run_msim_rtl_vhdl.do.bak6
# nand_gate_run_msim_rtl_vhdl.do.bak7
# nand_gate_run_msim_rtl_vhdl.do.bak8
# rtl_work
# tb_nand.do
# tb_nand.do.bak
# vsim.wlf
# wave.do
# wlftmTMmwn
ls
# modelsim.ini
# msim_transcript
# nand_gate.sft
# nand_gate.vo
# nand_gate_modelsim.xrf
# nand_gate_run_msim_rtl_vhdl.do
# nand_gate_run_msim_rtl_vhdl.do.bak
# nand_gate_run_msim_rtl_vhdl.do.bak1
# nand_gate_run_msim_rtl_vhdl.do.bak2
# nand_gate_run_msim_rtl_vhdl.do.bak3
# nand_gate_run_msim_rtl_vhdl.do.bak4
# nand_gate_run_msim_rtl_vhdl.do.bak5
# nand_gate_run_msim_rtl_vhdl.do.bak6
# nand_gate_run_msim_rtl_vhdl.do.bak7
# nand_gate_run_msim_rtl_vhdl.do.bak8
# rtl_work
# tb_nand.do
# tb_nand.do.bak
# vsim.wlf
# wave.do
# wlftmTMmwn
do tb_nand.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:33 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work ../../nand_gate.vhd 
# -- Loading package STANDARD
# -- Compiling entity nand_gate
# -- Compiling architecture ifsc_v1 of nand_gate
# End time: 10:18:33 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:18:34 on Feb 27,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim work.nand_gate(ifsc_v1) 
# Start time: 10:18:34 on Feb 27,2024
# Loading std.standard
# Loading work.nand_gate(ifsc_v1)
do wave.do
# Error: Required dataset not found: "vsim"
# Use the dataset commands to open or alias the required datasets.
# End time: 10:26:35 on Feb 27,2024, Elapsed time: 0:08:01
# Errors: 0, Warnings: 0
