#ifndef __DDR_ERR_CODE_H__
#define __DDR_ERR_CODE_H__ 
typedef enum DDR_ERR_CODE {
 INIT_INVALID_MODE = 0x00010000,
 INIT_INVALID_TARGET,
 INIT_LOWTEMP_TARGET,
 TUNING_NOT_EXIST = 0x00020000,
 TUNING_OLDMODE_NOT_EXIST,
 TUNING_CONVERMODE_NOT_EXIST,
 ZCAL_CODE_ERR,
 CBT_CA_EYET_FAIL = 0x00030000,
 CBT_CA_EYET_UNDERFLOW,
 CBT_CA_EYET_EN_INVALID,
 CBT_CST_FAIL,
 CBT_GOVERNOR_FAIL,
 CBT_X8_NOT_EXIST,
 CBT_X16_NOT_EXIST,
 CBT_DRAM_AC_VREF_GOVERNOR_FAIL,
 CBT_CA_EYET_HW_FAIL,
 CBT_CA_EYET_SW_FAIL,
 CBT_CST_COURSE_FAIL,
 CBT_CST_SW_FAIL,
 CBT_CST_EYET_UNDERFLOW,
 CBT_SYNC_AC_VREF_X8_FAIL,
 DQT_WL_FAIL = 0x00040000,
 DQT_WL2_FAIL,
 DQT_RDET_FAIL,
 DQT_FIRST_RDET_OPEN_FAIL,
 DQT_HOST_DQ_VREF_GOVERNOR_FAIL,
 DQT_HOST_DQ_LAST_RDET_FAIL,
 DQT_DRAM_DQ_VREF_GOVERNOR_FAIL,
 DQT_DRAM_DQ_DE_TRAINING_FAIL,
 DQT_DRAM_DQ_LAST_WDET_FAIL,
 DQT_GT_FAIL,
 DQT_GDST_FAIL,
 DQT_HOST_CK_PHYDCC_GOVERNOR_FAIL,
 DQT_DRAM_WDQS_PHYDCC_GOVERNOR_FAIL,
 DQT_HOST_CK_IODCC_GOVERNOR_FAIL,
 FEATURE_SREF_ABORD_ERR = 0x00050000,
 VREFT_SCAN_RANGE_OVERFLOW,
 VREFT_SCAN_MOVESTEP_OVERFLOW,
 VREFT_SCAN_MOVESTEP_INVALID,
 VREFT_SCAN_JUMPSTEP_OVERFLOW,
 VREFT_SCAN_INVALID_MODULE,
 DDR_MOVE_SINGLE_VREF_PARA_INVALID,
 VREFT_SCAN_INVALID_MODE,
 VREFT_GOVERNOR_RANGE_OVERFLOW,
 VREFT_GOVERNOR_GETVREF_OVERFLOW,
 VREFT_GOVERNOR_INVALID_RANKMASK,
 VREFT_GOVERNOR_FAILED,
 VREFT_GOVERNOR_NO_EYES,
 VREFT_GOVERNOR_RESTORE_NO_EYES,
 VREFT_GOVERNOR_MODE_INVALID,
 VREFT_WDQSDCC_SCAN_VREF_FAIL,
 UCE_TRAINING_NOT_EXIST = 0x00060000,
 UCE_SOFT_TRAINING_TIMEOUT,
 UCE_PROFILE_LEN_ERR,
 UCE_SLEEP_FAIL,
 UCE_INIT_TYPE_ERR,
 UCE_BOOT_WDT_ERR,
 UCE_IPC_TIMEOUT,
 UCE_SOFT_TRAINING_TYPE_ERR,
 UCE_DDR_TRAIN_PARA_LEN_ERR,
 PROFILE_INVALID_TARGET = 0x00070000,
 PROFILE_INVALID_NR,
 PROFILE_OVERFLOW,
 INFO_SELF_ADAPT_CAPACITY_FAIL,
 INFO_SELF_ADAPT_ZQ_MASTER_NONE,
 INFO_SELF_ADAPT_1866M_TARGET_CHECK_ERR,
 INFO_SELF_ADAPT_DBC_RANK_FAIL,
 INFO_DDR_RANK_CFG_COPY_ERR,
 WORKAROUND_BYTEMODE_DMC_TIMING_COPY_ERR,
 WORKAROUND_BYTEMODE_PACK_TIMING_COPY_ERR,
 WORKAROUND_BYTEMODE_PHY_TIMING_COPY_ERR,
 CLK_FUNC_NOT_EXIST = 0x00080000,
 CLK_SPPLL_LOSS,
 CLK_PPLL1_LOSS,
 CLK_PPLL2_LOSS,
 CLK_PPLL_TRAIN_FAIL,
 CLK_PPLL_TRAIN_NOT_EXIST,
 CLK_PHY_PLL_LOCK_ERR,
 CLK_SYS_PLL0_LOCK_ERR,
 CLK_SYS_PLL1_LOCK_ERR,
 CLK_SYS_PLL4_LOCK_ERR,
 STORAGE_PARA_ERR = 0x00090000,
 STORAGE_PARA_ERR_IGNOR,
 STORAGE_PARA_COPY_ERR,
 PWR_INVALID_VOL = 0x000A0000,
 PWR_PERI_BIAS_INVALID_PARA,
 PWR_PERI_BIAS_INVALID_TARGET,
 PWR_PERI_BIAS_SET_FAIL,
 PWR_CORE_VOLTAGE_INVALID,
 PWR_DDR_PARA_INVALID,
 PWR_CORE_VOL_PER_FREQ_INVALID_TARGET,
 PWR_CORE_VOL_PER_FREQ_INVALID_SCENE_ID,
 PWR_SLEEP_FREQ_CORE_VOLTAGE_INVALID,
 PWR_CORE_VOL_INVALID_FOR_TRAIN_IDX,
 PWR_CORE_VOL_TRAINING_BITMAP_INVALID,
 PWR_SET_CORE_VOL_SECTION_FAIL,
 PWR_SET_PHYPLL_VOL_SECTION_FAIL,
 PWR_VDDQ_VOLTAGE_INVALID,
 OTHER_TUNING_ZCAL_ERR = 0x000B0000,
 OTHER_TUNING_ZCAL_PCODE_ERR,
 OTHER_TUNING_ZCAL_NCODE_ERR,
 OTHER_GET_CA_VREF_FAIL,
 OTHER_GET_HOST_DQ_VREF_FAIL,
 OTHER_GET_DRAM_DQ_VREF_FAIL,
 OTHER_GET_VREF_PARA_NULL,
 OTHER_GET_VREF_PARA_ERR,
 OTHER_SET_VREF_PARA_NULL,
 OTHER_SET_VREF_MEMCPY_FAIL,
 OTHER_SET_VREF_PARA_ERR,
 OTHER_UPDATE_VREF_PARA_NULL,
 OTHER_UPDATE_VREF_MEMCPY_FAIL,
 OTHER_TUNING_DLL_ADD_OVER,
 OTHER_TUNING_DLL_SUB_BELOW,
 OTHER_TUNING_DLL_SET_OVER,
 OTHER_TUNING_DLM_AVERAGE_WORKAROUND_PARA_INVALID,
 OTHER_TUNING_DLM_RETRY_COUT,
 OTHER_TUNING_DLM_RDQSCYC_OVERFLOW,
 MNTN_DMC_FATAL_INTR = 0x000C0000,
 MNTN_PHY_INTR,
 RESTORE_STORAGE_READ_HEAD_FAIL = 0x000D0000,
 RESTORE_VERSION_ERR,
 RESTORE_MAX_SIZE_ERR,
 RESTORE_STORAGE_READ_FAIL,
 RESTORE_CRC_FAIL,
 RESTORE_MEMSET_FAIL,
 RESTORE_MODE_SWITCH_FAIL,
 RESTORE_STORAGE_FOR_UCE_READ_FAIL,
 RESTORE_CRC_FOR_UCE_FAIL,
 DCC_RESTORE_WCK_OIR_VALUE_ERR,
 DCC_RESTORE_RDQ_OIR_VALUE_ERR,
 DCC_RESTORE_RDQS_OIR_VALUE_ERR,
 DDRAVS_TRIM_VOL_BEYOND_UPLIMIT = 0x000E0000,
 DDRAVS_TRIM_VOL_FAIL,
 DDRAVS_GET_PROFILE_VOL_FAIL,
 DDRAVS_TEMP_RECOUP_UPDATE_PARA_ERR,
 DDRAVS_VOL_CHECK_PARA_ERR,
 DDRAVS_VOL_CHECK_GET_MAX_VOL_FAIL,
 DDRAVS_CURVOL_CHECK_OVERFLOW_MAX_VOL,
 DDRAVS_TEMPVOL_CHECK_OVERFLOW_MAX_VOL,
 DDRAVS_VOL_BIAS_PARA_ERR,
 DDRAVS_VOL_OVERFLOW_CHECK_PARA_ERR,
 DDRAVS_TRIM_RESTORE_TRAINING_IDX_INVALID,
 DDRAVS_UPDATE_SCENE_VOLT_TRAINING_IDX_INVALID,
 DDRAVS_UPDATE_SCENE_VOLT_COPY_ERR,
 DDR_SECTION_DFS_CHECK_PARA_ERR = 0x000F0000,
 DDR_SECTION_DFS_CHECK_IDX_ERR,
 DDRDCC_RDQS_MEAS_FAIL = 0x00100000,
 DDR_CFG_CLOCK_PPLL0_BP_STAT_ERROR = 0x09000000,
 DDR_CFG_CLOCK_PPLL0_EN_STAT_ERROR,
 DDR_MPC_RD_DQ_CAL_RDATA_STAT_ERROR,
 DDR_READ_DENSITY_RDTIMEOUT_RINT_STAT_ERROR,
 SFC_CMD_QUEUE_NULL,
 SEND_SFC_CMD_ALL_MASK_FAIL,
 CFG_DRAM_MR_FAIL,
 CFG_VRCG_FAIL,
 DDR_SOC_ZQCAL_ZCAL_ERR_STAT_ERROR,
 DDR_SYSPLL_INIT_PPLL0_LOCK_STAT_ERROR,
 DDR_SYSPLL_INIT_PPLL2_LOCK_STAT_ERROR,
 DDR_SYSPLL_INIT_PPLL2_B_LOCK_STAT_ERROR,
 DDR_PHYPLL_INIT_PLL_LOCK_ERR_STAT_ERROR,
 DDR_CFG_GT_GDS_TRAIN_GT_ERR_STAT_ERROR,
 DDR_CFG_GT_GDS_TRAIN_GDST_ERR_STAT_ERROR,
 PLL_SWITCH_PLL_INVALID,
 DDR_CHECK_SPLL_SPPLL_LOCK_STAT_ERROR,
 DDR_CHECK_PLL1_PPLL1_LOCK_STAT_ERROR,
 DDR_CHECK_PLL2_PPLL2_LOCK_STAT_ERROR,
 DDR_CHECK_MEMORY_REPAIR_BISR_REPAIR_ACK_STATUS0_SYSCACHE_STAT_ERROR,
 DDR_RDQSDCC_BDL_OVERFLOW = 0x00110000,
 DDR_RDQMEAS_FAIL,
 DDR_RDQSDIT_FAIL,
 DDR_RDQSMEAS_FAIL,
 DDR_RDQDCAMEAS_FAIL,
 DDR_RDQDCA_EYEOPEN_FAIL,
 DDR_RDQSDCC_EYEOPEN_FAIL,
 DDR_RDQDCA_MARGIN_ERR,
} ddr_err_code_t;
#endif
