###############################################################################
#
# IAR C/C++ Compiler V7.21.1.1000/W32 for MSP430          19/Apr/2022  19:13:46
# Copyright 1996-2021 IAR Systems AB.
# PC-locked license - IAR Embedded Workbench for MSP430, 8K KickStart Edition 7.21
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  C:\Users\saad\Documents\anotherone\Project 10\clocks.c
#    Command line  =  
#        -f C:\Users\saad\AppData\Local\Temp\EWDFD2.tmp
#        ("C:\Users\saad\Documents\anotherone\Project 10\clocks.c" -lC
#        "C:\Users\saad\Documents\anotherone\Project 10\Debug\List" -o
#        "C:\Users\saad\Documents\anotherone\Project 10\Debug\Obj" --debug
#        -D__MSP430FR2355__ -e --double=32 --dlib_config "C:\Program Files\IAR
#        Systems\Embedded Workbench 8.5\430\lib\dlib\dl430xlsfn.h" -I ./
#        --core=430X --data_model=small -Ohz --multiplier=32
#        --hw_workaround=CPU40 --code_model=large)
#    Locale        =  English_USA.1252
#    List file     =  
#        C:\Users\saad\Documents\anotherone\Project 10\Debug\List\clocks.lst
#    Object file   =  
#        C:\Users\saad\Documents\anotherone\Project 10\Debug\Obj\clocks.r43
#
###############################################################################

C:\Users\saad\Documents\anotherone\Project 10\clocks.c
      1          // ------------------------------------------------------------------------------
      2          //
      3          //  Description: This file contains the Clock Initialization
      4          //
      5          //  Jim Carlson
      6          //  Jan 2022
      7          //  Built with IAR Embedded Workbench Version: (7.21.1)
      8          // ------------------------------------------------------------------------------
      9          #include  "functions.h"
     10          #include  "msp430.h"

   \                                 In  segment DATA16_AN, at 0x180
   \   union <unnamed> _A_CSCTL0_L
   \                     _A_CSCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x182
   \   union <unnamed> _A_CSCTL1_L
   \                     _A_CSCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x184
   \   union <unnamed> _A_CSCTL2_L
   \                     _A_CSCTL2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x186
   \   union <unnamed> _A_CSCTL3_L
   \                     _A_CSCTL3_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x188
   \   union <unnamed> _A_CSCTL4_L
   \                     _A_CSCTL4_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x18a
   \   union <unnamed> _A_CSCTL5_L
   \                     _A_CSCTL5_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x18e
   \   union <unnamed> _A_CSCTL7_L
   \                     _A_CSCTL7_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x130
   \   union <unnamed> _A_PM5CTL0_L
   \                     _A_PM5CTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x102
   \   union <unnamed> _A_SFRIFG1_L
   \                     _A_SFRIFG1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x1cc
   \   union <unnamed> _A_WDTCTL_L
   \                     _A_WDTCTL_L:
   \   000000                DS8 2
     11          
     12          // MACROS========================================================================
     13          #include "macros.h"
     14          
     15          void Init_Clocks(void);
     16          void Software_Trim(void);
     17          

   \                                 In  segment CODE, align 2
     18          void Init_Clocks(void) {
   \                     Init_Clocks:
     19              // -----------------------------------------------------------------------------
     20              // Clock Configurtaions
     21              // This is the clock initialization for the program.
     22              // Initial clock configuration, runs immediately after port configuration.
     23              // Disables 1ms watchdog timer,
     24              // Configure MCLK for 8MHz and XT1 sourcing ACLK and FLLREF.
     25              //
     26              // Description: Configure ACLK = 32768Hz,
     27              //                        MCLK = DCO + XT1CLK REF = 8MHz,
     28              //                        SMCLK = MCLK = 8MHz.
     29              // Toggle LED to indicate that the program is running.
     30              //
     31              // -----------------------------------------------------------------------------
     32              WDTCTL = WDTPW | WDTHOLD;  // Disable watchdog
   \   000000   B240805ACC01 MOV.W   #0x5a80, &0x1cc
     33          
     34              do {
     35                  CSCTL7 &= ~XT1OFFG;      // Clear XT1 fault flag
   \                     ??Init_Clocks_0:
   \   000006   A2C38E01     BIC.W   #0x2, &0x18e
     36                  CSCTL7 &= ~DCOFFG;       // Clear DCO fault flag
   \   00000A   92C38E01     BIC.W   #0x1, &0x18e
     37                  SFRIFG1 &= ~OFIFG;
   \   00000E   A2C30201     BIC.W   #0x2, &0x102
     38              } while (SFRIFG1 & OFIFG); // Test oscillator fault flag
   \   000012   A2B30201     BIT.W   #0x2, &0x102
   \   000016   F723         JNE     ??Init_Clocks_0
     39          
     40              __bis_SR_register(SCG0);   // disable FLL
   \   000018   32D04000     BIS.W   #0x40, SR
     41          
     42              CSCTL1 = DCOFTRIMEN_1;
   \   00001C   B24080008201 MOV.W   #0x80, &0x182
     43              CSCTL1 |= DCOFTRIM0;
   \   000022   B2D010008201 BIS.W   #0x10, &0x182
     44              CSCTL1 |= DCOFTRIM1;       // DCOFTRIM=3
   \   000028   B2D020008201 BIS.W   #0x20, &0x182
     45              CSCTL1 |= DCORSEL_3;       // DCO Range = 8MHz
   \   00002E   B2D006008201 BIS.W   #0x6, &0x182
     46          
     47              CSCTL2 = FLLD_0 + 243;     // DCODIV = 8MHz
   \   000034   B240F3008401 MOV.W   #0xf3, &0x184
     48          
     49              CSCTL3 |= SELREF__XT1CLK;  // Set XT1CLK as FLL reference source
   \   00003A   924286018601 MOV.W   &0x186, &0x186
     50              __delay_cycles(3);
   \   000040                ////////////// Start of 3 cycles delay.
   \   000040   5F0A         RLAM.W  #0x3, R15
   \   000042                ////////////// End of delay code.
     51              __bic_SR_register(SCG0);   // enable FLL
   \   000042   32C04000     BIC.W   #0x40, SR
     52              Software_Trim();           // Software Trim to get the best DCOFTRIM value
   \   000046   ........     CALLA   #Software_Trim
     53          
     54              CSCTL4 = SELA__XT1CLK;     // Set ACLK = XT1CLK = 32768Hz
   \   00004A   82438801     MOV.W   #0x0, &0x188
     55              CSCTL4 |= SELMS__DCOCLKDIV;// DCOCLK = MCLK and SMCLK source
   \   00004E   924288018801 MOV.W   &0x188, &0x188
     56          
     57              //CSCTL5 |= DIVM__2;         // MCLK = DCOCLK / 2  = 4MHZ,
     58              //CSCTL5 |= DIVS__8;         // SMCLK = MCLK / 8 = 1MHz
     59              CSCTL5 |= DIVM_0;        // MCLK = DCOCLK = 8MHZ,
   \   000054   92428A018A01 MOV.W   &0x18a, &0x18a
     60              CSCTL5 |= DIVS_0;        // SMCLK = MCLK = 8MHz
   \   00005A   92428A018A01 MOV.W   &0x18a, &0x18a
     61          
     62              PM5CTL0 &= ~LOCKLPM5;      // Disable the GPIO power-on default high-impedance mode
   \   000060   92C33001     BIC.W   #0x1, &0x130
     63              // to activate previously configured port settings
     64          }
   \   000064   1001         RETA
   \   000066                REQUIRE _A_WDTCTL_L
   \   000066                REQUIRE _A_CSCTL7_L
   \   000066                REQUIRE _A_SFRIFG1_L
   \   000066                REQUIRE _A_CSCTL1_L
   \   000066                REQUIRE _A_CSCTL2_L
   \   000066                REQUIRE _A_CSCTL3_L
   \   000066                REQUIRE _A_CSCTL4_L
   \   000066                REQUIRE _A_CSCTL5_L
   \   000066                REQUIRE _A_PM5CTL0_L
     65          

   \                                 In  segment CODE, align 2
     66          void Software_Trim(void) {
   \                     Software_Trim:
   \   000000   7B15         PUSHM.W #0x8, R11
     67              // --COPYRIGHT--,BSD_EX
     68              // Copyright (c) 2014, Texas Instruments Incorporated
     69              // All rights reserved.
     70              unsigned int oldDcoTap = 0xffff;
     71              unsigned int newDcoTap = 0xffff;
   \   000002   3743         MOV.W   #0xffff, R7
     72              unsigned int newDcoDelta = 0xffff;
     73              unsigned int bestDcoDelta = 0xffff;
   \   000004   3C43         MOV.W   #0xffff, R12
     74              unsigned int csCtl0Copy = 0;
   \   000006   0A43         MOV.W   #0x0, R10
     75              unsigned int csCtl1Copy = 0;
   \   000008   0B43         MOV.W   #0x0, R11
     76              unsigned int csCtl0Read = 0;
     77              unsigned int csCtl1Read = 0;
     78              unsigned int dcoFreqTrim = 3;
     79              unsigned char endLoop = 0;
   \   00000A   4843         MOV.B   #0x0, R8
   \   00000C   39400001     MOV.W   #0x100, R9
     80          
     81              do {
     82                  CSCTL0 = 0x100;                         // DCO Tap = 256
   \                     ??Software_Trim_2:
   \   000010   82498001     MOV.W   R9, &0x180
     83          
     84                  do {
     85                      CSCTL7 &= ~DCOFFG;                    // Clear DCO fault flag
   \                     ??Software_Trim_0:
   \   000014   92C38E01     BIC.W   #0x1, &0x18e
     86                  } while (CSCTL7 & DCOFFG);               // Test DCO fault flag
   \   000018   92B38E01     BIT.W   #0x1, &0x18e
   \   00001C   FB23         JNE     ??Software_Trim_0
     87          
     88                  // Wait FLL lock status (FLLUNLOCK) to be stable
     89                  // Suggest to wait 24 cycles of divided FLL reference clock
     90                  __delay_cycles((unsigned int)3000 * MCLK_FREQ_MHZ);
   \   00001E                ////////////// Start of 24000 cycles delay.
   \   00001E   0343         NOP
   \   000020   3F403E1F     MOV.W   #0x1f3e, R15
   \                     ??Software_Trim_12:
   \   000024   3F53         ADD.W   #0xffff, R15
   \   000026   FE2F         JC      ??Software_Trim_12
   \   000028                ////////////// End of delay code.
     91          
     92                  while((CSCTL7 & (FLLUNLOCK0 | FLLUNLOCK1)) &&
     93                          ((CSCTL7 & DCOFFG) == 0));
   \                     ??Software_Trim_1:
   \   000028   B2B000038E01 BIT.W   #0x300, &0x18e
   \   00002E   0324         JEQ     ??Software_Trim_6
   \   000030   92B38E01     BIT.W   #0x1, &0x18e
   \   000034   F927         JEQ     ??Software_Trim_1
     94          
     95                  csCtl0Read = CSCTL0;                    // Read CSCTL0
   \                     ??Software_Trim_6:
   \   000036   1E428001     MOV.W   &0x180, R14
     96                  csCtl1Read = CSCTL1;                    // Read CSCTL1
   \   00003A   1F428201     MOV.W   &0x182, R15
     97                  oldDcoTap = newDcoTap;                  // Record DCOTAP value of last time
   \   00003E   0647         MOV.W   R7, R6
     98                  newDcoTap = csCtl0Read & 0x01ff;        // Get DCOTAP value of this time
   \   000040   074E         MOV.W   R14, R7
   \   000042   37F0FF01     AND.W   #0x1ff, R7
     99                  dcoFreqTrim = (csCtl1Read & 0x0070) >> 4; // Get DCOFTRIM value
   \   000046   4D4F         MOV.B   R15, R13
   \   000048   5D0F         RRUM.W  #0x4, R13
   \   00004A   7DF00700     AND.B   #0x7, R13
    100          
    101                  if(newDcoTap < 256) {                   // DCOTAP < 256
   \   00004E   044F         MOV.W   R15, R4
   \   000050   34F08FFF     AND.W   #0xff8f, R4
   \   000054   0799         CMP.W   R9, R7
   \   000056   082C         JC      ??Software_Trim_7
    102                      newDcoDelta = 256 - newDcoTap;        // Delta value between DCPTAP and 256
   \   000058   0549         MOV.W   R9, R5
   \   00005A   0587         SUB.W   R7, R5
    103          
    104                      if((oldDcoTap != 0xffff) &&
    105                              (oldDcoTap >= 256)) {              // DCOTAP cross 256
   \   00005C   3693         CMP.W   #0xffff, R6
   \   00005E   0224         JEQ     ??Software_Trim_8
   \   000060   0699         CMP.W   R9, R6
   \   000062   072C         JC      ??Software_Trim_9
    106                          endLoop = 1;                        // Stop while loop
    107                      } else {
    108                          dcoFreqTrim--;
    109                          CSCTL1 = (csCtl1Read & (~DCOFTRIM)) | (dcoFreqTrim << 4);
   \                     ??Software_Trim_8:
   \   000064   3D53         ADD.W   #0xffff, R13
   \   000066   083C         JMP     ??Software_Trim_4
    110                      }
    111                  } else {                                 // DCOTAP >= 256
    112                      newDcoDelta = newDcoTap - 256;        // Delta value between DCPTAP and 256
   \                     ??Software_Trim_7:
   \   000068   0547         MOV.W   R7, R5
   \   00006A   355000FF     ADD.W   #0xff00, R5
    113          
    114                      if(oldDcoTap < 256) {                 // DCOTAP cross 256
   \   00006E   0699         CMP.W   R9, R6
   \   000070   022C         JC      ??Software_Trim_10
    115                          endLoop = 1;                        // Stop while loop
   \                     ??Software_Trim_9:
   \   000072   5843         MOV.B   #0x1, R8
   \   000074   053C         JMP     ??Software_Trim_5
    116                      } else {
    117                          dcoFreqTrim++;
    118                          CSCTL1 = (csCtl1Read & (~DCOFTRIM)) | (dcoFreqTrim << 4);
   \                     ??Software_Trim_10:
   \   000076   1D53         ADD.W   #0x1, R13
   \                     ??Software_Trim_4:
   \   000078   5D0E         RLAM.W  #0x4, R13
   \   00007A   04DD         BIS.W   R13, R4
   \   00007C   82448201     MOV.W   R4, &0x182
    119                      }
    120                  }
    121          
    122                  if(newDcoDelta < bestDcoDelta) {        // Record DCOTAP closest to 256
   \                     ??Software_Trim_5:
   \   000080   059C         CMP.W   R12, R5
   \   000082   032C         JC      ??Software_Trim_11
    123                      csCtl0Copy = csCtl0Read;
   \   000084   0A4E         MOV.W   R14, R10
    124                      csCtl1Copy = csCtl1Read;
   \   000086   0B4F         MOV.W   R15, R11
    125                      bestDcoDelta = newDcoDelta;
   \   000088   0C45         MOV.W   R5, R12
    126                  }
    127              } while(endLoop == 0);                     // Poll until endLoop == 1
   \                     ??Software_Trim_11:
   \   00008A   4893         CMP.B   #0x0, R8
   \   00008C   C127         JEQ     ??Software_Trim_2
    128          
    129              CSCTL0 = csCtl0Copy;                      // Reload locked DCOTAP
   \   00008E   824A8001     MOV.W   R10, &0x180
    130              CSCTL1 = csCtl1Copy;                      // Reload locked DCOFTRIM
   \   000092   824B8201     MOV.W   R11, &0x182
    131          
    132              while(CSCTL7 & (FLLUNLOCK0 | FLLUNLOCK1));// Poll until FLL is locked
   \                     ??Software_Trim_3:
   \   000096   B2B000038E01 BIT.W   #0x300, &0x18e
   \   00009C   FC23         JNE     ??Software_Trim_3
    133          }
   \   00009E   7417         POPM.W  #0x8, R11
   \   0000A0   1001         RETA
   \   0000A2                REQUIRE _A_CSCTL0_L
   \   0000A2                REQUIRE _A_CSCTL7_L
   \   0000A2                REQUIRE _A_CSCTL1_L
    134          
    135          

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      4   Init_Clocks
        4   -> Software_Trim
     20   Software_Trim


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
     102  Init_Clocks
     162  Software_Trim
       2  _A_CSCTL0_L
       2  _A_CSCTL1_L
       2  _A_CSCTL2_L
       2  _A_CSCTL3_L
       2  _A_CSCTL4_L
       2  _A_CSCTL5_L
       2  _A_CSCTL7_L
       2  _A_PM5CTL0_L
       2  _A_SFRIFG1_L
       2  _A_WDTCTL_L

 
 264 bytes in segment CODE
  20 bytes in segment DATA16_AN
 
 264 bytes of CODE memory
   0 bytes of DATA memory (+ 20 bytes shared)

Errors: none
Warnings: none
