{"1979979548": {"Year": 2012, "Title": "CoScale: Coordinating CPU and Memory System DVFS in Server Systems", "References": [60379886, 1126329156, 178916657, 50071195, 148324379, 59697426]}, "2053408444": {"Year": 1989, "Title": "Implementation studies for a VLSI Prolog coprocessor", "References": [1131341566, 41449414]}, "2053724398": {"Year": 2002, "Title": "Micro economics - The price is not right", "References": []}, "2133498235": {"Year": 1972, "Title": "The use of a writable control memory in a multiprogramming environment", "References": []}, "2122938655": {"Year": 1998, "Title": "Predictive techniques for aggressive load speculation", "References": [1136691831, 60379886, 59697426, 59697426, 59697426, 59697426, 60379886]}, "2056702832": {"Year": 2008, "Title": "Revisiting the Sequential Programming Model for the Multicore Era", "References": [148324379, 41449414]}, "2044643398": {"Year": 2002, "Title": "Intel 870: a building block for cost-effective, scalable servers", "References": [1126463254]}, "2080360626": {"Year": 2009, "Title": "Dynamic Multicore Resource Management: A Machine Learning Approach", "References": []}, "2114603769": {"Year": 1973, "Title": "Architecture trade-offs in programmable signal processing", "References": []}, "2083913934": {"Year": 2010, "Title": "Bleeding-Edge Mass Market Standards [Micro Economics]", "References": [59697426, 59697426, 106390105, 2754119650]}, "2024176773": {"Year": 1987, "Title": "A compilation technique for software pipelining of loops with conditional jumps", "References": [60379886, 60379886, 148324379, 60379886, 178916657]}, "2767112700": {"Year": 2017, "Title": "GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", "References": [59697426, 60379886, 59697426, 1176176731, 1164321581, 2626264198, 1164321581, 60379886]}, "2019765400": {"Year": 1996, "Title": "Guest Editor's Introduction: Hot Chips and the Microprocessor", "References": []}, "1964256709": {"Year": 1996, "Title": "SyncLink: high-speed DRAM for the future", "References": []}, "2139294487": {"Year": 2001, "Title": "Direct load: dependence-linked dataflow resolution of load address and cache coordinate", "References": [60379886, 59697426, 59697426, 60379886, 59697426]}, "1988123022": {"Year": 1993, "Title": "Protecting industrial property rights", "References": []}, "2561349355": {"Year": 2016, "Title": "T i -states: processor power management in the temperature inversion region", "References": [2624381848, 1126329156, 2624381848, 37538908, 1126329156, 83637746, 81291924, 2624381848, 1128132410, 1120728542, 2755603329, 2623583991, 59697426, 60379886, 1183230087, 59697426]}, "2612344418": {"Year": 1973, "Title": "Dynamic memory management for APL-like languages", "References": [103482838]}, "2169788956": {"Year": 1992, "Title": "Exploiting instruction-level parallelism with the conjugate register file scheme", "References": []}, "2099602365": {"Year": 2006, "Title": "Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths", "References": [60379886, 60379886, 59697426, 1160032607, 60379886, 59697426, 60379886, 1136691831, 59697426]}, "2131809436": {"Year": 1988, "Title": "A high-speed hardware unit for a subset of logic resolution", "References": []}, "2153022014": {"Year": 2010, "Title": "iCFP: Tolerating All-Level Cache Misses in In-Order Processors", "References": [1136691831]}, "2238700765": {"Year": 2015, "Title": "Free launch: optimizing GPU dynamic kernel launches through thread reuse", "References": [1198129048, 1134494671, 1198129048, 148324379]}, "2137046430": {"Year": 1995, "Title": "Partial resolution in branch target buffers", "References": [148324379, 41449414, 181974911, 8351582, 60379886, 2606469623, 148324379]}, "2765927961": {"Year": 2017, "Title": "Scale-out acceleration for machine learning", "References": [1121227772, 2595942241, 1167618010, 59697426, 60379886, 1171922823, 136160450, 136160450, 60379886, 59697426, 2596410635]}, "2082068559": {"Year": 2000, "Title": "Computer architecture education", "References": []}, "2047743162": {"Year": 1979, "Title": "Hardware and software tools for the development of a micro-programmed microprocessor", "References": []}, "1974761885": {"Year": 2002, "Title": "The FTT-CAN protocol for flexibility in safety-critical systems", "References": []}, "1986905989": {"Year": 2012, "Title": "Wavelet transform based pre-processing for side channel analysis", "References": []}, "2765144052": {"Year": 2017, "Title": "Mirage cores: the illusion of many out-of-order cores using in-order hardware", "References": [32326811, 60379886, 60379886, 1134494671, 2755670233, 60379886, 106390105, 148324379, 1134494671]}, "2143773524": {"Year": 2006, "Title": "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", "References": [1134494671]}, "2066447474": {"Year": 1986, "Title": "High-Performance Networks: A Focus on the Fiber Distributed Data Interface (FDDI) Standard", "References": []}, "2103993233": {"Year": 2003, "Title": "Checkpoint processing and recovery: an efficient, scalable alternative to reorder buffers", "References": [59697426]}, "2168752841": {"Year": 1992, "Title": "The effect of page allocation on caches", "References": []}, "2141317019": {"Year": 1975, "Title": "A control strategy for small computer systems", "References": []}, "2158398871": {"Year": 2003, "Title": "Instruction replication for clustered microarchitectures", "References": [1155899826, 59697426, 81742775, 2606469623]}, "2138476373": {"Year": 2009, "Title": "EazyHTM: eager-lazy hardware transactional memory", "References": []}, "2027964007": {"Year": 1997, "Title": "Micro standards: truth and specious urban myths", "References": []}, "2072880205": {"Year": 2009, "Title": "Real-Time Operating Systems for Small Microcontrollers", "References": []}, "2116851027": {"Year": 2001, "Title": "Energy scavenging with shoe-mounted piezoelectrics", "References": [2538182508, 87067389]}, "2027184270": {"Year": 2006, "Title": "Microarchitectural Protection Against Stack-Based Buffer Overflow Attacks", "References": [2626326608, 2537594308, 2537594308, 59697426, 1200222865]}, "1984993578": {"Year": 2014, "Title": "Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution", "References": [59697426, 59697426, 1176176731]}, "2081378142": {"Year": 1996, "Title": "Introduction to data compression [Books]", "References": []}, "2134544660": {"Year": 1988, "Title": "Mapping Of Micro Data Flow Computations Onto Parallel Microarchitectures", "References": [178916657]}, "1976058961": {"Year": 2000, "Title": "An advanced optimizer for the IA-64 architecture", "References": [178916657]}, "2163143091": {"Year": 1999, "Title": "New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only)", "References": []}, "2036934907": {"Year": 1985, "Title": "Engineering Support System User Requirements", "References": []}, "2178871721": {"Year": 1995, "Title": "Cintia: a neuro-fuzzy real-time controller for low-power embedded systems", "References": [197665576]}, "2061115922": {"Year": 2001, "Title": "Embodied interaction [Book Review]", "References": []}, "2011639442": {"Year": 1996, "Title": "A birthday even a curmudgeon could love", "References": []}, "2073320693": {"Year": 2002, "Title": "Power4 system design for high reliability", "References": []}, "2152812278": {"Year": 2010, "Title": "Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", "References": [62796702, 2626264198]}, "2046293155": {"Year": 2012, "Title": "The Range of Linus' Law", "References": []}, "2029932966": {"Year": 1999, "Title": "A superscalar 3D graphics engine", "References": []}, "2138166306": {"Year": 1997, "Title": "Evaluation of scheduling techniques on a SPARC-based VLIW testbed", "References": [60379886, 97130795]}, "1972320813": {"Year": 2007, "Title": "3D Integration for Introspection", "References": []}, "2111151773": {"Year": 1992, "Title": "Performance analysis and design methodology for a scalable superscalar architecture", "References": [157670870, 1155899826]}, "2093484312": {"Year": 1984, "Title": "SDVS: A system for verifying microcode correctness", "References": []}, "2049206342": {"Year": 1998, "Title": "Virtual network transport protocols for Myrinet", "References": [59697426, 59697426, 1159477486]}, "2166258135": {"Year": 1995, "Title": "Improving CISC instruction decoding performance using a fill unit", "References": [81742775, 193109227]}, "2100184706": {"Year": 2002, "Title": "Master/Slave Speculative Parallelization", "References": [1134494671, 157670870, 50071195, 1126329156, 1126329156]}, "2011868109": {"Year": 2009, "Title": "Software Standards for the Multicore Era", "References": []}, "2123349446": {"Year": 1995, "Title": "Spill-free parallel scheduling of basic blocks", "References": [59697426, 125775545, 60379886, 153560523]}, "2007761436": {"Year": 2007, "Title": "Antitrust Division Gives IEEE Standard Setters the Okay to Ask Patentees How RAND They Are", "References": []}, "1975182993": {"Year": 2004, "Title": "Cost-sensitive partitioning in an architecture synthesis system for multicluster processors", "References": [100835903, 59697426, 59697426, 148324379, 1134494671]}, "2084296345": {"Year": 2005, "Title": "Outsourcing and climbing a value chain", "References": []}, "2034184658": {"Year": 1978, "Title": "Our machine, a microcoded LSI processor", "References": []}, "2065715625": {"Year": 2011, "Title": "An Honest Policy Wonk", "References": []}, "2124622108": {"Year": 2000, "Title": "The store-load address table and speculative register promotion", "References": [148324379, 2606469623, 148324379, 148324379]}, "2076675157": {"Year": 2013, "Title": "The reuse cache: downsizing the shared last-level cache", "References": [59697426, 59697426, 1134494671, 1126329156, 1134494671, 26056741, 60379886, 60379886]}, "2130595308": {"Year": 1992, "Title": "Enhanced modulo scheduling for loops with conditional branches", "References": []}, "2166958407": {"Year": 1991, "Title": "An instruction-level performance analysis of the Multiflow TRACE 14/300", "References": [60379886]}, "123058856": {"Year": 2000, "Title": "Standards Intellectual Property Licensing", "References": []}, "304598334": {"Year": 2000, "Title": "THE SUBJECT MATTER OF COMPUTER ARCHITECTURE HAS GROWN IN BREADTH AND DEPTH , FORCING TEACHERS TO DECIDE WHAT TO INCLUDE AND WHAT TO OMIT \u2014AND EVEN TO JUSTIFY THE COURSE ITSELF. THE AUTHOR MAKES A STRONG CASE FOR INCLUDING A BROAD -BASED COURSE EARLY IN EVERY COMPUTING STUDENT 'S PROGRAM. THE UNDERGRADUATE CURRICULUM IN COMPUTER ARCHITECTURE", "References": [195663827]}, "2019183061": {"Year": 1980, "Title": "2 n -way jump microinstruction hardware and an effective instruction binding method", "References": []}, "2168361773": {"Year": 2006, "Title": "A Predictive Performance Model for Superscalar Processors", "References": [59697426, 129835958, 985303]}, "1986026071": {"Year": 1989, "Title": "MicroLaw-protecting hardware against competition by copyrighting it as a compilation of data", "References": []}, "2251498756": {"Year": 1998, "Title": "Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "1975832974": {"Year": 1990, "Title": "The European Declarative System, database, and languages", "References": [1192664773]}, "2124388572": {"Year": 1998, "Title": "Packet-switched optical networks", "References": []}, "2129513794": {"Year": 2008, "Title": "Mini-rank: Adaptive DRAM architecture for improving memory power efficiency", "References": [1126329156, 59697426, 50071195]}, "55679710": {"Year": 2000, "Title": "Connecting Will Be Commonplace", "References": []}, "37058424": {"Year": 1997, "Title": ": hardware support for instruction-level profiling on out-of-order processors", "References": [59697426, 148324379]}, "2102233459": {"Year": 2010, "Title": "ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", "References": [1126329156, 60379886, 60379886]}, "1558920029": {"Year": 1992, "Title": "Near field Optical Microscopy in transmission and reflection, combined with force microscopy", "References": []}, "2235853928": {"Year": 2015, "Title": "An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", "References": [148324379, 157670870, 60379886, 59697426, 1187904452, 178916657]}, "2128142560": {"Year": 2000, "Title": "Defect tolerant molecular electronics: algorithms, architectures, and atoms", "References": []}, "2058552672": {"Year": 2007, "Title": "Dog Days for Broadband", "References": []}, "2064471572": {"Year": 2005, "Title": "Variation-tolerant design", "References": []}, "2259525263": {"Year": 1996, "Title": "Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "1999777350": {"Year": 1997, "Title": "Arm Architecture And Systems", "References": []}, "1988794371": {"Year": 2017, "Title": "Coherency Hub Design for Multi-socket Sun Servers with CoolThreads (TM) Technology", "References": []}, "2020917689": {"Year": 2001, "Title": "Amazon's one-click patent loses its teeth", "References": []}, "2033982707": {"Year": 2013, "Title": "Approximate storage in solid-state memories", "References": [148324379, 148324379, 60379886, 148324379, 59697426, 60379886, 2622503111, 2624381848, 2625747718, 162355128, 1178330879]}, "220547812": {"Year": 2006, "Title": "STORAGE CONFIGURATIONS UNDER REALISTIC WORKLOADS . USING STEAM FOR THERMAL SIMULATION OF STORAGE SYSTEMS", "References": [2625747718]}, "2117738267": {"Year": 2005, "Title": "Thermal Management of On-Chip Caches Through Power Density Minimization", "References": [26056741, 2624024286]}, "1997533135": {"Year": 2007, "Title": "The Blackford Northbridge Chipset for the Intel 5000", "References": []}, "1997232680": {"Year": 2009, "Title": "No More Wishful Thinking", "References": []}, "215532162": {"Year": 2004, "Title": "PROCESSORS . IT USES A DEEP PIPELINE THAT CONTAINS TWO TYPES OF PROCESSING ELEMENTS : PISC PROCESSORS, WHICH PERFORM PROGRAMMABLE DATA MANIPULATION , AND I/O PROCESSORS, WHICH PROVIDE ACCESS TO SHARED RESOURCES SUCH AS LOOK -UP TABLE MEMORY, HARDWARE ACCELERATORS, OR COPROCESSORS. SYNCHRONOUS DATAFLOW ARCHITECTURE FOR NETWORK PROCESSORS", "References": [157921468]}, "1990529315": {"Year": 1987, "Title": "GURPR\u2014a method for global software pipelining", "References": [2626428507, 178916657]}, "2114931471": {"Year": 2010, "Title": "Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", "References": [60379886, 1128132410, 1183230087, 83637746]}, "2125203708": {"Year": 2003, "Title": "Reducing design complexity of the load/store queue", "References": [59697426]}, "1575321901": {"Year": 1995, "Title": "Scanning Probe Microscopy in Microbiology", "References": [179886003, 179886003, 179886003, 63341675, 52593085, 133274750, 27731274, 52593085, 27731274, 168975578, 133274750, 89954039, 133274750, 24807848, 125754415, 179886003, 179886003, 27731274, 27731274, 27731274, 3880285, 46058472, 137773608]}, "2144169003": {"Year": 1975, "Title": "On balancing hardware-firmware for designing a fault-tolerant computers' series", "References": [130108588, 59697426]}, "2129367120": {"Year": 1991, "Title": "A quantitative analysis of locality in dataflow programs", "References": [157146593, 1155899826]}, "2116967744": {"Year": 2004, "Title": "Deep packet inspection using parallel bloom filters", "References": [1171922823]}, "2123488428": {"Year": 2002, "Title": "Energy efficient Frequent Value data Cache design", "References": [1120728542, 1120728542, 59697426, 59697426, 1186985151, 143190592]}, "2085844157": {"Year": 2011, "Title": "A data layout optimization framework for NUCA-based multicores", "References": [2606469623, 59697426, 1153382799, 1186985151, 148324379, 148324379, 59697426]}, "2114440707": {"Year": 2010, "Title": "AnySP: Anytime Anywhere Anyway Signal Processing", "References": [81291924, 60379886, 1154737535, 59697426, 1192710900, 185367456]}, "2004922869": {"Year": 1985, "Title": "ITT CAP - Toward a Personal Supercomputer", "References": [103482838]}, "2079611371": {"Year": 2005, "Title": "Thinking about history and design", "References": []}, "1966668827": {"Year": 2012, "Title": "AMD Fusion APU: Llano", "References": []}, "2280088429": {"Year": 2013, "Title": "Owyheeite e svanbergite: novit\u00e0 da Crevoladossola", "References": []}, "2082595061": {"Year": 1985, "Title": "Desires And Aspirations of the Engineering Support System User", "References": []}, "2079462721": {"Year": 2005, "Title": "Too much information", "References": []}, "2029462071": {"Year": 2002, "Title": "Unorthodox computer architectures", "References": []}, "2153173101": {"Year": 1975, "Title": "Placement of microinstructions in a two-dimensional address space", "References": []}, "803984650": {"Year": 2007, "Title": "Performance Implications of Hard-Faults in Non-Architectural Structures", "References": [106390105, 26056741, 128536549, 1187160151, 148324379]}, "2114626867": {"Year": 2008, "Title": "The StageNet fabric for constructing resilient multicore systems", "References": [1187160151, 59697426, 60379886, 193109227, 1126329156, 1187160151, 59697426, 73404582, 1186985151]}, "2161178924": {"Year": 2002, "Title": "DELI: a new run-time control point", "References": [148324379, 59697426, 1203869711]}, "2071117912": {"Year": 2014, "Title": "Wormhole: Wisely Predicting Multidimensional Branches", "References": [60379886, 182003359, 60379886, 193109227, 59697426, 182003359]}, "2158561130": {"Year": 2001, "Title": "A design space evaluation of grid processor architectures", "References": [1126329156, 1131341566]}, "2145031621": {"Year": 2006, "Title": "Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", "References": [148324379, 193109227, 106390105, 59697426, 1155899826, 1126329156]}, "2140782438": {"Year": 2001, "Title": "Select-free instruction scheduling logic", "References": [59697426, 60379886, 60379886]}, "2114094169": {"Year": 2011, "Title": "A resistive TCAM accelerator for data-intensive computing", "References": [1203869711, 1164253245, 78926909, 60379886, 2622503111, 83637746, 115304631, 2605467207, 59697426]}, "1995542009": {"Year": 2006, "Title": "More on Old Topics", "References": []}, "2067371831": {"Year": 1996, "Title": "Patenting software, revisited", "References": []}, "2002703045": {"Year": 2004, "Title": "PR03: a hybrid NPU architecture", "References": [1171922823, 1187904452]}, "2138218143": {"Year": 2013, "Title": "Energy efficient GPU transactional memory via space-time optimizations", "References": [1176176731, 60379886, 1126329156, 60379886, 45584542, 148324379, 186921487, 59697426, 1134494671, 1158167855, 1129667634, 59697426, 17643076, 59697426, 60379886]}, "2532120801": {"Year": 1988, "Title": "Modelling The Effects Of Instruction Queue Loading On A Static Instruction Stream Micro-architecture", "References": []}, "2127345150": {"Year": 2004, "Title": "Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery", "References": [60379886, 1134494671, 59697426, 60379886]}, "2107563064": {"Year": 2010, "Title": "Automatic Parallelization in a Binary Rewriter", "References": [2606469623, 112418432, 193995496, 2606469623, 2626326608, 41449414, 87725633, 1129667634, 2606469623, 148324379]}, "2100066871": {"Year": 2007, "Title": "Where Does Security Stand? New Vulnerabilities vs. Trusted Computing", "References": [103482838, 1198471430]}, "2209148515": {"Year": 1999, "Title": "Fetch directed instruction prefetching", "References": [1186985151, 148324379, 148324379, 60379886, 60379886]}, "2047514545": {"Year": 2011, "Title": "The zEnterprise 196 System and Microprocessor", "References": [1183230087]}, "2099339734": {"Year": 2009, "Title": "ZerehCache: armoring cache architectures in high defect density technologies", "References": [1188756767, 81291924, 72366220, 106296714, 157670870, 2764967264]}, "1975323530": {"Year": 1999, "Title": "Automatic and efficient evaluation of memory hierarchies for embedded systems", "References": [60379886, 2625883896]}, "2049352953": {"Year": 1984, "Title": "The Motorola MC68020", "References": []}, "1560688026": {"Year": 2002, "Title": "The Ride Before the Fall.", "References": []}, "266145742": {"Year": 2011, "Title": "A NEW, LOW-POWER SOFTWARE-DEFINED RADIO BASEBAND SUPPORTS UP TO 600 MBPS. WIRELESS LAN AND WIMAX ARE IMPLEMENTED ON A DYNAMICALLY RECONFIGURABLE PROCESSOR THAT'S FULLY UTILIZED IN THE BASEBAND OPERATION .P OWER IS ESTIMATED", "References": [2622769968, 60379886]}, "2104509890": {"Year": 2006, "Title": "Yield-Aware Cache Architectures", "References": [1187904452, 1187904452, 1197805753, 2624024286, 100835903]}, "2099817263": {"Year": 1994, "Title": "An analog processor architecture for a neural network classifier", "References": [989097277, 149016011]}, "1979546582": {"Year": 1989, "Title": "Hardware monitoring of a multiprocessor system", "References": []}, "1979887868": {"Year": 1998, "Title": "Apple Macintosh's energy consumption", "References": []}, "2761621268": {"Year": 2017, "Title": "UDP: a programmable accelerator for extract-transform-load workloads and more", "References": [59697426, 2754471860, 60379886, 59697426, 78926909, 60379886, 66039016, 1178330879, 59697426, 59697426, 60379886, 2754119650, 1134494671, 59697426]}, "2158406801": {"Year": 2001, "Title": "Efficient static single assignment form for predication", "References": [41449414, 41449414, 148521650, 148324379, 1198936338, 148324379, 60379886]}, "2140839100": {"Year": 2006, "Title": "Mitigating the Impact of Process Variations on Processor Register Files and Execution Units", "References": [83637746, 1128132410, 59697426, 59697426, 83637746, 59697426]}, "2019569604": {"Year": 1989, "Title": "An efficient scheme for interprocessor communication using dual-ported RAMs", "References": []}, "2166951868": {"Year": 1997, "Title": "Wireless network extension using mobile IP", "References": [158797327]}, "2057128208": {"Year": 2011, "Title": "TransCom: transforming stream communication for load balance and efficiency in networks-on-chip", "References": [1178330879, 60379886, 118992489, 97130795]}, "2023990476": {"Year": 1985, "Title": "Motorola's Silver Quill Program", "References": []}, "2147875721": {"Year": 1975, "Title": "A versatile microprogram sequencer", "References": []}, "1981085870": {"Year": 1985, "Title": "Mathematical Software in Basic Dint: Data Integration", "References": [1520695]}, "2612935623": {"Year": 1973, "Title": "A language-oriented instruction set for the BALM language", "References": []}, "1989360009": {"Year": 1997, "Title": "Big Changes [Micro Review]", "References": []}, "2101058763": {"Year": 2007, "Title": "A Hardware Memory Race Recorder for Deterministic Replay", "References": [60379886]}, "2114728910": {"Year": 1995, "Title": "Myrinet: a gigabit-per-second local area network", "References": []}, "2082813679": {"Year": 1998, "Title": "Hot Chips - Hot Stuff", "References": []}, "2124888104": {"Year": 1995, "Title": "Decoupling integer execution in superscalar processors", "References": [1155899826, 8351582, 148521650]}, "2803031342": {"Year": 2018, "Title": "Instalaci\u00f3n Y Soporte", "References": []}, "2103224933": {"Year": 1998, "Title": "A dynamic multithreading processor", "References": [68686220, 1126329156, 1131341566]}, "2738105769": {"Year": 2004, "Title": "Optimizing STI etch process control using optical digital profilometry", "References": []}, "2098204462": {"Year": 1989, "Title": "Microarchitecture choices (implementation of the VAX)", "References": []}, "2111740117": {"Year": 1997, "Title": "Improving the accuracy and performance of memory communication through renaming", "References": [59697426, 59697426]}, "2034644796": {"Year": 1987, "Title": "The 80387 And Its Applications", "References": [92214702]}, "2003846696": {"Year": 2002, "Title": "The crash in competitive telephony", "References": []}, "2132877867": {"Year": 2010, "Title": "A Task-Centric Memory Model for Scalable Accelerator Architectures", "References": [59697426, 59697426, 50071195, 148324379, 60379886]}, "1982199114": {"Year": 2009, "Title": "Control flow obfuscation with information flow tracking", "References": [2537594308, 1174403976, 61906035, 1195398546]}, "2102565343": {"Year": 2009, "Title": "Maintaining I/O Data Coherence in Embedded Multicore Systems", "References": []}, "2158376101": {"Year": 2000, "Title": "PipeRench implementation of the instruction path coprocessor", "References": [60379886, 148324379, 83637746, 60379886, 59697426, 83637746, 1136755600, 59697426]}, "2110699109": {"Year": 1988, "Title": "ASP: a cost-effective parallel microcomputer", "References": [44643521]}, "2155597158": {"Year": 2006, "Title": "ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", "References": [157670870, 1138909778, 97130795, 59697426, 97130795, 1120728542, 100835903, 63392143, 60379886, 178916657, 157146593, 1178330879, 1191753779, 60379886, 59697426, 139349430, 1131341566, 1178330879, 73404582, 60379886]}, "2124709594": {"Year": 2007, "Title": "Optimal versus Heuristic Global Code Scheduling", "References": [59697426, 1131672992, 1186985151, 60379886, 59697426, 60379886, 60379886, 1134494671]}, "1986400217": {"Year": 1986, "Title": "A development environment for horizontal microcode programs", "References": [81742775, 157670870]}, "1978293337": {"Year": 1990, "Title": "Developing the WTL3170/3171 Sparc floating-point coprocessors", "References": []}, "2153099552": {"Year": 1997, "Title": "The filter cache: an energy efficient memory structure", "References": [1150919317, 81291924]}, "1965772959": {"Year": 1986, "Title": "The ADSP-2100 DSP Microprocessor", "References": [68686220]}, "1974108105": {"Year": 2002, "Title": "T-Engine: the open, real-time embedded-systems platform", "References": [103482838]}, "2127950539": {"Year": 2000, "Title": "The impact of delay on the design of branch predictors", "References": [59697426, 1134494671, 60379886, 59697426, 1126329156, 68686220]}, "1513883236": {"Year": 2000, "Title": "IP-related Refusals to Deal: Part 2 1/2: A Postscript", "References": []}, "2142765906": {"Year": 2005, "Title": "A Criticality Analysis of Clustering in Superscalar Processors", "References": [1191753779, 60379886, 59697426, 59697426, 60379886, 59697426, 60379886]}, "2033169285": {"Year": 1990, "Title": "A microprogrammable list processor for personal computers", "References": []}, "2133998444": {"Year": 1993, "Title": "War of the words: intellectual property laws and standardization", "References": []}, "2107223062": {"Year": 2007, "Title": "A Framework for Providing Quality of Service in Chip Multi-Processors", "References": [1126329156, 54901669, 59697426]}, "2002219828": {"Year": 1999, "Title": "Value prediction for speculative multithreaded architectures", "References": [59697426, 1131341566, 59697426]}, "1997369499": {"Year": 1984, "Title": "Microassembly and area reduction techniques for PLA microcode", "References": [1187904452, 1187904452, 1187904452]}, "1978585956": {"Year": 2000, "Title": "An integrated environment for teaching computer architecture", "References": [207741693, 44643521, 2626876303, 2626876303]}, "2155637174": {"Year": 2008, "Title": "Adaptive data compression for high-performance low-power on-chip networks", "References": [1126329156, 1126329156, 37538908]}, "2104151023": {"Year": 2008, "Title": "Efficient unicast and multicast support for CMPs", "References": [60379886, 1126329156]}, "2017004353": {"Year": 2014, "Title": "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", "References": [148324379, 148324379, 1128043032, 60379886, 157670870, 59697426, 148324379, 148324379, 59697426, 59697426, 1134494671, 2606469623]}, "2028051949": {"Year": 1996, "Title": "Public key security systems [Guest Editor's Introduction]", "References": [1153524033, 1140213147, 4502562]}, "2062708081": {"Year": 2007, "Title": "Coming down the home stretch in the Rambus standardization skullduggery saga: To levy or not to levy royalties", "References": [59697426]}, "2110263160": {"Year": 2002, "Title": "Reducing register ports for higher speed and lower energy", "References": [1120728542, 1131300907]}, "2015069241": {"Year": 1996, "Title": "Debunking the productivity paradox", "References": []}, "2167074630": {"Year": 2008, "Title": "Low-power, high-performance analog neural branch prediction", "References": [60379886, 59697426, 76600781, 60379886, 73404582, 1189675953, 83637746]}, "2116843916": {"Year": 1993, "Title": "A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus", "References": [1187904452, 59697426, 60379886, 1187904452]}, "2064514793": {"Year": 1990, "Title": "Developing the GX graphics accelerator architecture", "References": [44643521]}, "2154702295": {"Year": 2000, "Title": "Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures", "References": [60379886, 59697426, 186266167, 60379886]}, "296839010": {"Year": 2006, "Title": "EACH SAMPLE CAN BE TIME -CONSUMING. THIS ARTICLE COMPARES THE ACCURACY AND SPEED OF VARIOUS SAMPLING STARTUP TECHNIQUES , INTRODUCING TOUCHED MEMORY IMAGE AND MEMORY HIERARCHY STATE. TOGETHER, THESE TWO TECHNIQUES REDUCE SAMPLED BENCHMARK SIMULATION TIMES FROM HOURS TO MINUTES . EFFICIENT SAMPLING STARTUP FOR SIMPOINT", "References": [60379886, 44643521]}, "2063141629": {"Year": 1984, "Title": "Towards an Assembly Language Stanldard", "References": [178916657]}, "2131794122": {"Year": 2012, "Title": "Dynamic acceleration of multithreaded program critical paths in near-threshold systems", "References": [1185109434, 68686220, 60379886, 1134494671, 148324379, 1126329156]}, "2061258776": {"Year": 1981, "Title": "MIDAS\u2014microprogram description and analysis system", "References": []}, "1980336705": {"Year": 2004, "Title": "Editor in Chief's Message: Saving power-Lessons from embedded systems", "References": []}, "2156685933": {"Year": 1974, "Title": "Microprogrammed enhancements to higher level languages - an overview", "References": [44643521, 148324379]}, "2566461774": {"Year": 2016, "Title": "Path confidence based lookahead prefetching", "References": [59697426, 81742775, 60379886, 182003359]}, "2016695665": {"Year": 1993, "Title": "A back door to protecting look and feel? [micro law]", "References": []}, "1993410370": {"Year": 1981, "Title": "Putting Design into an Introductory Logic Design Course", "References": []}, "2051071074": {"Year": 1989, "Title": "Appropriate and inappropriate legal protection of user interfaces and screen displays. I", "References": []}, "2010159750": {"Year": 1980, "Title": "Performance evaluation and improvement of a dynamically microprogrammable computer with low-level parallelism", "References": []}, "1971762274": {"Year": 1985, "Title": "Cuenet - A Distributed Computing Facility", "References": [157921468]}, "2102474627": {"Year": 1998, "Title": "The YAGS branch prediction scheme", "References": [148521650, 60379886, 60379886]}, "2109683087": {"Year": 2009, "Title": "Adaptive line placement with the set balancing cache", "References": [60379886, 59697426, 60379886, 148324379]}, "2072201660": {"Year": 1984, "Title": "Architecture of a VLSI multiple ISA emulator", "References": []}, "2144132280": {"Year": 1972, "Title": "The L-machine: a computer instruction set for the efficient execution of high-level language programs", "References": []}, "2123272543": {"Year": 1984, "Title": "Arbitration and Control Acquisition in the Proposed IEEE 896 Futurebus", "References": [149016011]}, "2086311869": {"Year": 2011, "Title": "Accelerating microprocessor silicon validation by exposing ISA diversity", "References": [1124125381, 157670870, 1187904452, 1187904452, 59697426, 1187904452, 1187904452, 73404582, 1165622107, 1186985151, 1165622107]}, "2165506232": {"Year": 1996, "Title": "Accurate and practical profile-driven compilation using the profile buffer", "References": [60379886, 59697426, 60379886, 1160032607, 148324379, 148521650, 59697426, 32326811, 41449414, 60379886, 1164519180]}, "2131198439": {"Year": 2004, "Title": "ETA: experience with an Intel Xeon processor as a packet processing engine", "References": [1183230087]}, "2545936801": {"Year": 2012, "Title": "From Cryptography to Hardware: Analyzing Embedded Xilinx BRAM for Cryptographic Applications", "References": [1197131943, 1127098075, 1153524033]}, "2094354743": {"Year": 1993, "Title": "Micro standards-building standards", "References": []}, "1966342961": {"Year": 1994, "Title": "Modular fault-tolerant Boolean n-cubes", "References": [157670870, 2754640668, 97130795]}, "1981386663": {"Year": 1987, "Title": "Amore Address Mapping with Overlapped Rotating Entries", "References": []}, "2152657246": {"Year": 1995, "Title": "Designing the MPC105 PCI bridge/memory controller", "References": [59697426]}, "1858743706": {"Year": 2004, "Title": "Why inventors are not famous", "References": []}, "2130871052": {"Year": 1991, "Title": "ITRON-MP: an adaptive real-time kernel specification for shared-memory multiprocessor systems", "References": [157670870]}, "2089258895": {"Year": 2004, "Title": "NePSim: a network processor simulator with a power evaluation framework", "References": []}, "2122337686": {"Year": 2007, "Title": "Flattened Butterfly Topology for On-Chip Networks", "References": [59697426, 1134494671, 59697426, 2624024286, 148324379, 157670870]}, "2008631019": {"Year": 2005, "Title": "The antitrust ghost in the standard-setting machine [IEEE standards and RAND licensing]", "References": []}, "1965124492": {"Year": 2006, "Title": "Guest Editors' Introduction: Computer Architecture Simulation and Modeling", "References": []}, "2068921804": {"Year": 1994, "Title": "The PowerPC Architecture - A Specification of a New Family of RISC Processors [Micro Review]", "References": []}, "2097680692": {"Year": 1973, "Title": "The heuristic synthesis of applications-oriented microcode", "References": []}, "2144264070": {"Year": 2014, "Title": "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", "References": [1126329156, 60379886, 60379886, 1176176731, 1126329156, 157146593, 59697426]}, "315140758": {"Year": 1983, "Title": "Thedesigners ofthis microprocessor usedthecontinuation method toprovide anelegant general solution tothe problem ofvirtual memorysupport. Virtual Memory andtheMC68010", "References": [172998616]}, "2085637899": {"Year": 2001, "Title": "A java-enabled evolution", "References": []}, "2010633183": {"Year": 2010, "Title": "Can Subthreshold and Near-Threshold Circuits Go Mainstream?", "References": []}, "2071486761": {"Year": 2006, "Title": "BugNet: Recording Application-Level Execution for Deterministic Replay Debugging", "References": [60379886, 2534597628, 8351582]}, "2078205368": {"Year": 2002, "Title": "Learning proven lessons", "References": []}, "2035759188": {"Year": 1996, "Title": "Cryptographic smart cards", "References": []}, "2127778299": {"Year": 1993, "Title": "Vision assistance in scenes with extreme contrast", "References": []}, "2125369517": {"Year": 2007, "Title": "Automatic Instruction-Level Software-Only Recovery", "References": [60379886, 59697426, 59697426, 59697426, 128536549]}, "2050578301": {"Year": 2001, "Title": "The iflow address processor", "References": []}, "2076447525": {"Year": 2012, "Title": "Resource Management for Software-Defined Radio Clouds", "References": [186357190, 97130795, 63392143, 157670870]}, "2000902777": {"Year": 1997, "Title": "Omi's Collaborative Approach", "References": []}, "2172034126": {"Year": 1995, "Title": "A low-power network for on-line diagnosis of heart patients", "References": []}, "2014567305": {"Year": 1982, "Title": "A Performance Study of 16-bit Microcomputer-Implemented FFT Algorithms", "References": []}, "2151911856": {"Year": 2002, "Title": "Three-dimensional memory vectorization for high bandwidth media memory systems", "References": [112418432, 59697426, 59697426, 59697426, 1134494671]}, "1986276639": {"Year": 1978, "Title": "An introduction to the verification oriented microprogramming language \u201cMIDDLE\u201d", "References": []}, "2041604647": {"Year": 1978, "Title": "Levels of representation of programs and the architecture of universal host machines", "References": [157670870, 103482838, 157921468, 148324379, 60436882]}, "2124165274": {"Year": 2011, "Title": "Preventing PCM banks from seizing too much power", "References": [1126329156, 60379886, 148324379, 60379886]}, "1998222344": {"Year": 1999, "Title": "System verification using multilevel concurrent simulation", "References": [100835903, 60436882, 178916657, 1165622107, 1186985151]}, "2030664942": {"Year": 1992, "Title": "The proposed SSBLT standard doubles the VME64 transfer rate", "References": [59697426, 59697426]}, "2163910575": {"Year": 2010, "Title": "Digitization and Value Creation", "References": []}, "2294004493": {"Year": 1974, "Title": "Structured microprogramming", "References": []}, "1998911574": {"Year": 1991, "Title": "Adapting curriculum materials for different course sequences", "References": []}, "2166940427": {"Year": 2011, "Title": "Rigel: A 1,024-Core Single-Chip Accelerator Architecture", "References": [59697426]}, "1980622359": {"Year": 2009, "Title": "Temperature Variation Characterization and Thermal Management of Multicore Architectures", "References": [60379886]}, "2015364689": {"Year": 2000, "Title": "Cutting-edge designs", "References": []}, "2125452276": {"Year": 1997, "Title": "Can program profiling support value prediction", "References": [60379886, 59697426]}, "2125324199": {"Year": 1989, "Title": "All example of using pseudofields to eliminate version shuffling in horizontal code compaction", "References": []}, "1998318282": {"Year": 1984, "Title": "An algorithm for selection of migration candidates", "References": [118992489]}, "2155790431": {"Year": 2000, "Title": "ADVANCEMENTS IN DIGITAL SIGNAL PROCESSING TECHNOLOGY ARE ENABLING ITS USE FOR INCREASINGLY WIDESPREAD APPLICATIONS . DEVELOPERS WILL BE CHALLENGED TO USE THIS PROCESSING POWER TO ITS UTMOST , WHILE CREATING NEW APPLICATIONS AND IMPROVING EXISTING ONES .", "References": [1183230087]}, "2766507433": {"Year": 2017, "Title": "CSALT: context switch aware large TLB", "References": [1155899826, 60379886, 2534597628, 59697426, 60379886, 204223317, 60379886, 59697426]}, "2079352309": {"Year": 2001, "Title": "Sensory-augmented computing: wearing the museum's guide", "References": [975621743]}, "2155366133": {"Year": 2000, "Title": "Frequent value compression in data caches", "References": [157670870, 59697426, 59697426]}, "2150452703": {"Year": 2007, "Title": "Impact of Cache Coherence Protocols on the Processing of Network Traffic", "References": [60379886, 59697426, 83637746, 157670870, 1165622107, 1186985151, 178916657, 66039016, 59697426]}, "2119191311": {"Year": 2004, "Title": "Guest editor's introduction - hot interconnects 11- solving network bottlenecks", "References": []}, "2167686175": {"Year": 1989, "Title": "Information structures in language directed architectures", "References": []}, "2024236342": {"Year": 2005, "Title": "Writing the claims for a patent", "References": []}, "1998729624": {"Year": 2000, "Title": "Rapid prototyping using field-programmable logic devices", "References": [183582160]}, "2118173243": {"Year": 1976, "Title": "An insight into PDP-11 emulation", "References": []}, "2096033942": {"Year": 1973, "Title": "Three ECL designs for microprogrammable Writable Control Stores", "References": []}, "1966403367": {"Year": 1990, "Title": "Gabriel: a design environment for DSP", "References": [178916657, 1121227772, 47092798]}, "2119347856": {"Year": 1996, "Title": "Developing the AMD-K5 architecture", "References": [1197111096]}, "2165423885": {"Year": 1996, "Title": "Trace cache: a low latency approach to high bandwidth instruction fetching", "References": [178916657, 106390105, 60379886]}, "2134442765": {"Year": 1998, "Title": "Standardization: art or discipline?", "References": []}, "2067155801": {"Year": 2011, "Title": "Manager-client pairing: a framework for implementing coherence hierarchies", "References": [1126329156, 1136691831, 97130795, 157921468, 60379886]}, "1976158744": {"Year": 2000, "Title": "Implementing streaming SIMD extensions on the Pentium III processor", "References": []}, "2073646566": {"Year": 2010, "Title": "Explicit Communication and Synchronization in SARC", "References": [1178330879]}, "2020616455": {"Year": 1996, "Title": "Instant Java [Books]", "References": []}, "2128777610": {"Year": 1992, "Title": "A non-deterministic scheduler for a software pipelining compiler", "References": [81742775, 60379886]}, "1987117608": {"Year": 2012, "Title": "The IBM Blue Gene/Q Interconnection Fabric", "References": []}, "2024938124": {"Year": 1983, "Title": "An Integrated Workstation for the Visually Handicapped", "References": [59697426]}, "2163290010": {"Year": 1994, "Title": "Theoretical modeling of superscalar processor performance", "References": [60379886]}, "2148010420": {"Year": 1996, "Title": "Increasing the instruction fetch rate via block-structured instruction set architectures", "References": [81742775, 148324379, 81742775, 59697426, 1131341566]}, "2051187831": {"Year": 1988, "Title": "Introducing Tobus: the system bus in the TRON architecture", "References": []}, "2160725089": {"Year": 2006, "Title": "DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", "References": [60379886, 60379886, 60379886, 60379886]}, "2053134335": {"Year": 1985, "Title": "Access Recent Books And Articles on microcomputing", "References": [195663827]}, "2097315507": {"Year": 1991, "Title": "The effect of real data cache behavior on the performance of a microarchitecture that supports dynamic scheduling", "References": [1131341566, 60379886, 106390105, 1131341566]}, "2128175006": {"Year": 1974, "Title": "Applications of a microprogrammed microprocessor", "References": []}, "2157331350": {"Year": 1995, "Title": "A reconfigurable fuzzy neural network with in-situ learning", "References": [42080949, 42080949, 42080949]}, "2041773165": {"Year": 2002, "Title": "Data communication in systems with heterogeneous timing", "References": [1187904452, 100835903]}, "2094619755": {"Year": 1983, "Title": "A Microcomputer-Based Laboratory Aid for Visually Impaired Students", "References": []}, "2212597102": {"Year": 1992, "Title": "Data path issues in a highly concurrent machine", "References": [60379886]}, "2071167435": {"Year": 1985, "Title": "EDIF: The Standard for Workstation Intercommunication", "References": []}, "2164767739": {"Year": 2012, "Title": "Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", "References": [5762857, 193995496, 68686220, 985303]}, "1993795298": {"Year": 2012, "Title": "Vector Extensions for Decision Support DBMS Acceleration", "References": [59697426, 90119964, 60379886, 59697426, 34995574, 195663827, 148709879]}, "2170162549": {"Year": 1991, "Title": "Register/ file/ cache microarchitecture study using VHDL", "References": [178916657]}, "2104989962": {"Year": 2009, "Title": "Light speed arbitration and flow control for nanophotonic interconnects", "References": [60379886, 134390580, 1126463254, 2606469623, 60379886, 158797327, 59697426, 2764572581, 196647941]}, "143598139": {"Year": 2003, "Title": "Editor-in-Chief's Message: Adapting Old Paradigms to Meet New Challenges", "References": []}, "2144512449": {"Year": 2003, "Title": "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor", "References": [59697426]}, "2142326170": {"Year": 1980, "Title": "The derivation of microcode by symbolic execution", "References": []}, "2100459775": {"Year": 2000, "Title": "A whole new ballgame\u2014supercomputing on two AA batteries (keynote session)", "References": []}, "2014872264": {"Year": 1990, "Title": "The cache DRAM architecture: a DRAM with an on-chip cache memory", "References": [1183230087]}, "2169817318": {"Year": 1989, "Title": "Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors", "References": [157670870, 157670870, 1131341566, 157670870, 59697426, 103482838, 41449414, 60379886]}, "1978155891": {"Year": 2014, "Title": "Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists", "References": [148324379, 1187904452, 59697426]}, "2030505212": {"Year": 2003, "Title": "Firewalls and internet security: Repelling the wily hacker, 2nd ed. [Book Review]", "References": []}, "2613482385": {"Year": 1973, "Title": "Functional memory-based dynamic microprocessors for higher level languages", "References": [157670870, 44643521]}, "2128514319": {"Year": 2008, "Title": "Token flow control", "References": [60379886, 59697426, 157670870, 60379886, 1187904452, 60379886, 178916657, 60379886]}, "1600634858": {"Year": 2008, "Title": "Physical chromosome mapping of repetitive DNA sequences in Nile tilapia Oreochromis niloticus: Evidences for a differential distribution of repetitive elements in the sex chromosomes", "References": [79173686, 75702506, 43092948, 65932378, 8388595]}, "2130720335": {"Year": 2010, "Title": "Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", "References": [1129667634, 55818814, 1183230087, 60379886]}, "2006006398": {"Year": 1996, "Title": "Platinum Edition Using Windows [Micro Review]", "References": []}, "1997025365": {"Year": 2012, "Title": "KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", "References": [60379886, 59697426, 60379886, 1131341566, 60379886, 1175089206, 60379886]}, "1974721981": {"Year": 1990, "Title": "Implementing Sparc in ECL", "References": []}, "2102377672": {"Year": 1991, "Title": "A fine-grain architecture for relational database aggregation operations", "References": [2758340722, 90119964]}, "1981148448": {"Year": 2009, "Title": "A Network of Platforms", "References": []}, "1969271316": {"Year": 1998, "Title": "Working On The Web", "References": []}, "2051589096": {"Year": 1982, "Title": "Mathematical Microprocessor Software: A x Comparison", "References": [103482838, 157670870, 172998616, 157670870, 73535193]}, "2007447683": {"Year": 1986, "Title": "The implementation of Prolog via VAX 8600 microcode", "References": [60379886, 81742775]}, "2143586362": {"Year": 2011, "Title": "A systematic methodology to develop resilient cache coherence protocols", "References": [1187904452, 1187904452, 60379886, 60379886, 1134494671]}, "2039035665": {"Year": 1978, "Title": "Automatic synthesis of microcontrollers", "References": [1187904452, 178916657, 157670870]}, "1997694705": {"Year": 2002, "Title": "Is gatoring unfair or illegal", "References": []}, "2059628710": {"Year": 1989, "Title": "Dynamically changing the logical behavior of the microcomputer interface", "References": [157670870]}, "1990277087": {"Year": 2005, "Title": "Better branch prediction through prophet/critic hybrids", "References": [59697426, 60379886]}, "2095281185": {"Year": 1988, "Title": "The TX1 32-bit microprocessor: performance analysis, and debugging support", "References": [2754362366]}, "2059435122": {"Year": 2008, "Title": "Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems", "References": [180314335, 157670870, 2307745, 192705446, 1126329156]}, "2125328729": {"Year": 2007, "Title": "FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", "References": [59697426, 59697426, 59697426, 1176176731, 1120728542]}, "2011950511": {"Year": 1999, "Title": "The increasingly important interconnect", "References": []}, "2123106754": {"Year": 2009, "Title": "Light64: lightweight hardware support for data race detection during systematic testing of parallel programs", "References": [103482838, 1126329156, 1126329156, 2606469623, 60379886, 159797198, 193109227, 41449414]}, "2295281564": {"Year": 1973, "Title": "FORTRAN enhancement", "References": []}, "2560912757": {"Year": 2016, "Title": "NEUTRAMS: neural network transformation and co-design under neuromorphic hardware constraints", "References": [2756371216, 207023548, 1161424158, 60379886, 1187904452, 185806230, 59697426, 3880285, 1126329156, 123019304, 25538012, 123019304, 60379886, 100835903]}, "1971053635": {"Year": 2008, "Title": "The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling", "References": [59697426, 59697426, 59697426, 2626326608]}, "2038865125": {"Year": 2011, "Title": "CPUs and GPUs: Who Owns the Future?", "References": []}, "2133351323": {"Year": 1990, "Title": "Optimization on instruction reorganization", "References": [148324379, 41449414]}, "2062660772": {"Year": 1985, "Title": "Events And Interrupts in Tightly Coupled Multiprocessors", "References": [157670870, 59697426]}, "2071658047": {"Year": 2008, "Title": "Slouching Toward a Dystopian Internet", "References": []}, "2009625126": {"Year": 2007, "Title": "ARM996HS: The First Licensable, Clockless 32-Bit Processor Core", "References": []}, "2129163374": {"Year": 1995, "Title": "The role of adaptivity in two-level adaptive branch prediction", "References": [60379886, 60379886, 59697426, 60379886]}, "2096204353": {"Year": 2002, "Title": "Future SOC Possibilities", "References": []}, "2000409326": {"Year": 2010, "Title": "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware", "References": [193109227, 54901669, 59697426, 1186985151, 1131341566]}, "2143917519": {"Year": 1996, "Title": "Heuristics for register-constrained software pipelining", "References": [148324379, 1134494671, 2606469623, 1160032607, 60379886, 59697426, 148324379]}, "2108385666": {"Year": 2001, "Title": "An ultra small individual recognition security chip", "References": []}, "2013753309": {"Year": 1990, "Title": "Pygmalion: ESPRIT II project 2059, neurocomputing", "References": []}, "2567317362": {"Year": 2016, "Title": "KLAP: kernel launch aggregation and promotion for optimizing dynamic parallelism", "References": [60379886, 148324379, 1155899826, 148521650]}, "2002699738": {"Year": 1989, "Title": "Is there a silicon way to intelligence", "References": []}, "2131771728": {"Year": 1994, "Title": "Data relocation and prefetching for programs with large data sets", "References": [60379886, 148324379, 148324379, 32326811]}, "2766210752": {"Year": 2017, "Title": "Constructing and characterizing covert channels on GPGPUs", "References": [60379886, 60379886, 59697426, 112708030, 60379886, 1147236337, 2595770078, 59697426, 1163618098, 26056741]}, "2120639144": {"Year": 2006, "Title": "Coherence Ordering for Ring-based Chip Multiprocessors", "References": [1187904452, 59697426, 1126329156, 106296714, 60379886, 120877133, 157670870, 1160032607, 97130795, 32326811]}, "1977196435": {"Year": 1988, "Title": "Mathematical software: Plod", "References": []}, "1977393666": {"Year": 2011, "Title": "FeatherWeight: low-cost optical arbitration with QoS support", "References": [59697426, 148324379, 60379886, 60379886, 1136691831, 1187904452, 1128953550, 66039016]}, "2015325406": {"Year": 2001, "Title": "Explaining booms, busts, and errors [microeconomics]", "References": []}, "1991668813": {"Year": 1985, "Title": "Microcode development for microprogrammed processors", "References": [81742775, 103482838, 8351582]}, "2116295087": {"Year": 1996, "Title": "SCALPS: Smart card for limited payment systems", "References": [102439543, 1140213147]}, "2047441344": {"Year": 1988, "Title": "The TMS34010: an embedded microprocessor", "References": [178916657, 178916657]}, "2158978621": {"Year": 1982, "Title": "A firmware monitor to support vertical migration decisions in the UNIX operating system", "References": []}, "2061399872": {"Year": 2012, "Title": "Active Low-Power Modes for Main Memory with MemScale", "References": [157670870, 60379886]}, "2103191038": {"Year": 1972, "Title": "ISPMET: a study in automatic emulator generation", "References": [2626428507, 148324379]}, "2105853930": {"Year": 2010, "Title": "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", "References": [81291924, 178916657, 59697426, 68686220, 1164321581, 60379886, 60379886, 60379886, 1134494671, 178916657, 59697426, 60379886, 1136755600, 1134494671, 178916657, 60379886, 59697426, 60379886, 178916657, 2606469623, 59697426]}, "2019690658": {"Year": 1993, "Title": "Employing finite automata for resource scheduling", "References": [59697426, 81742775]}, "2160692973": {"Year": 1987, "Title": "Extending microcode compaction for real architectures", "References": []}, "1494747815": {"Year": 2004, "Title": "Characterization of the Streptomyces lavendulae IMRU 3455 linear plasmid pSLV45", "References": [56878690, 46058472, 102549058, 129324922, 154771817, 34954451, 187187948, 160206373, 102549058, 102549058, 102549058, 133274750, 102549058]}, "1503504733": {"Year": 2007, "Title": "A lipophosphoglycan-independent development of Leishmania in permissive sand flies", "References": [190456265, 3880285, 197962172, 128227336]}, "2120274280": {"Year": 1976, "Title": "A bit slice architecture for microprogrammable machines", "References": [178916657]}, "2103707825": {"Year": 2010, "Title": "Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", "References": [60379886, 193109227, 60379886, 178916657, 60379886, 60379886, 1176176731, 60379886]}, "2079751107": {"Year": 2014, "Title": "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research", "References": [193109227, 100835903, 178916657, 54901669, 1187904452, 2624416718, 157921468]}, "1969415146": {"Year": 1986, "Title": "Formally based static analysis of microcode", "References": [15431765]}, "2050168619": {"Year": 1998, "Title": "Y2K Product Liability", "References": []}, "2092651841": {"Year": 1981, "Title": "Automatic microcode generation for horizontally microprogrammed processors", "References": [157670870, 178916657, 103482838, 118992489, 103482838]}, "2099600908": {"Year": 2005, "Title": "Shader Performance Analysis on a Modern GPU Architecture", "References": [1164321581, 185367456, 1186985151, 1164321581, 1164321581]}, "2112849385": {"Year": 1975, "Title": "An algorithm for control memory minimization", "References": []}, "2072542526": {"Year": 1997, "Title": "US vs. Microsoft (again) - The browser war", "References": []}, "2014181096": {"Year": 1987, "Title": "The Tron Project", "References": [59697426]}, "1972005541": {"Year": 1984, "Title": "A retargetable compiler for a high-level microprogramming language", "References": [81742775]}, "2011792082": {"Year": 2007, "Title": "Synchronization through Communication in a Massively Parallel Processor Array", "References": [73404582, 1171922823, 1171922823, 59697426]}, "2134650229": {"Year": 1989, "Title": "DOAS: an object oriented architecture supporting secure languages", "References": []}, "2037083913": {"Year": 1991, "Title": "An Advanced Educational Microprocessor System", "References": []}, "2138925925": {"Year": 1974, "Title": "A firmware organization for minimal error evaluation in numerical computations", "References": []}, "2118859527": {"Year": 2003, "Title": "Checkpoint processing and recovery: towards scalable large instruction window processors", "References": [59697426, 1131341566, 59697426, 106390105, 59697426, 1159477486, 60379886, 59697426, 59697426, 81742775]}, "2042008201": {"Year": 2000, "Title": "The MAJC architecture: a synthesis of parallelism and scalability", "References": [148324379]}, "2166392568": {"Year": 1996, "Title": "A persistent rescheduled-page cache for low overhead object code compatibility in VLIW architectures", "References": [59697426]}, "2090904877": {"Year": 1996, "Title": "Net access-divvying up the pie [Copyright and the Internet]", "References": []}, "2083146557": {"Year": 2012, "Title": "Top Picks, Columnists, and Artists", "References": []}, "2163890539": {"Year": 2007, "Title": "Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", "References": [1165622107, 60379886, 157670870, 1176176731, 1165622107, 8351582, 1124125381]}, "2028939488": {"Year": 2005, "Title": "The \"power\" of communication", "References": []}, "2017023984": {"Year": 1994, "Title": "MOSFET technology for low-voltage/low-power applications", "References": []}, "30389687": {"Year": 2001, "Title": "Beginnings and Endings (EIC Message).", "References": []}, "1981987088": {"Year": 1994, "Title": "The effect of speculative updating branch history on branch prediction accuracy, revisited", "References": [178916657, 60379886, 81742775, 148324379]}, "2116267755": {"Year": 2011, "Title": "QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", "References": [178916657, 1183478919, 1203869711, 1160032607, 1187904452]}, "2101209730": {"Year": 2011, "Title": "Hardware transactional memory for GPU architectures", "References": [1176176731, 1158167855, 106296714, 1126329156, 1159477486, 1129667634]}, "2207046320": {"Year": 1988, "Title": "Data dependency graph bracing", "References": []}, "2238633138": {"Year": 2015, "Title": "Improving DRAM latency with dynamic asymmetric subarray", "References": [59697426, 60379886, 59697426]}, "2084852379": {"Year": 1985, "Title": "The architecture of the hardware unification unit and an implementation", "References": [2754141368, 178916657]}, "2167679310": {"Year": 2002, "Title": "Microarchitectural support for precomputation microthreads", "References": [1136691831, 59697426, 1126329156]}, "2098505406": {"Year": 2013, "Title": "Divergence-aware warp scheduling", "References": [60379886, 60379886, 148324379]}, "1968780805": {"Year": 1982, "Title": "Microarchitecture description techniques", "References": []}, "2765548724": {"Year": 2017, "Title": "Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores", "References": [178916657, 59697426, 1174091362, 59697426, 59697426, 1126329156]}, "2138351227": {"Year": 1999, "Title": "The Alpha 21264 microprocessor", "References": [59697426]}, "2135026800": {"Year": 2010, "Title": "ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", "References": [60379886, 60379886, 106296714, 60379886, 148324379, 1126329156, 60379886]}, "2030850330": {"Year": 1993, "Title": "Forming, funding, and operating standard-setting consortia", "References": []}, "2139901202": {"Year": 1993, "Title": "Control flow prediction for dynamic ILP processors", "References": [157670870, 60379886, 81742775, 60379886]}, "2059385825": {"Year": 2007, "Title": "The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", "References": [59697426, 2754362256, 59697426, 178916657, 59697426, 59697426, 59697426, 1197111096, 35920007, 59697426, 178916657, 106296714]}, "2234355962": {"Year": 2015, "Title": "IMP: indirect memory prefetcher", "References": [50071195, 60379886, 1153382799, 1126329156, 157670870, 157921468, 153560523, 157146593, 1180629300, 59697426, 1175089206, 60379886]}, "2068231673": {"Year": 1994, "Title": "Inside the PowerPC Revolution [Micro Review]", "References": []}, "2116036846": {"Year": 2012, "Title": "Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", "References": [60379886, 178776955, 68686220, 192705446, 1134494671, 1198936338, 1187904452, 1126463254, 1126329156]}, "1990800384": {"Year": 2009, "Title": "Larrabee: A Many-Core x86 Architecture for Visual Computing", "References": [55818814, 60379886, 185367456]}, "2038805824": {"Year": 1987, "Title": "Tuning architecture at run-time", "References": [92214702, 81742775]}, "2131730268": {"Year": 1972, "Title": "A standardized microprogram sequencing control with a push down storage", "References": []}, "2236255814": {"Year": 2015, "Title": "MORC: a manycore-oriented compressed cache", "References": [68686220, 60379886, 59697426, 60379886, 1134494671, 59697426, 68686220]}, "2763549657": {"Year": 2017, "Title": "Regless: just-in-time operand staging for GPUs", "References": [1136691831, 60379886, 59697426, 1134494671, 60379886, 59697426, 193995496, 1134494671, 60379886, 1134494671, 193109227, 1120728542, 1191753779, 60379886, 1126329156, 59697426, 1187904452, 1126329156]}, "1997518616": {"Year": 2009, "Title": "Voice Processors Based on the Human Hearing System", "References": []}, "2616222823": {"Year": 2012, "Title": "Monte Beni. I minerali dell'ex cava Fantoni (Pietramala, Firenzuola, Firenze)", "References": []}, "2761689304": {"Year": 2017, "Title": "Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", "References": [1191474766, 178916657, 1178330879]}, "2155316957": {"Year": 1998, "Title": "Precise register allocation for irregular architectures", "References": [2754362366]}, "2233205172": {"Year": 2015, "Title": "Microarchitectural implications of event-driven server-side web applications", "References": [60379886, 148324379, 60379886, 2596410635, 148324379, 1126329156, 60379886]}, "2018863060": {"Year": 1996, "Title": "Designing for the Web: Getting Started in a New Medium [Books]", "References": []}, "1987506132": {"Year": 2002, "Title": "Challenging search engines under copyright law: Part 1", "References": []}, "2120773770": {"Year": 1980, "Title": "The big three - today's 16-bit microprocessor", "References": []}, "1581708820": {"Year": 2003, "Title": "The reconfigurable streaming vector processor (RSVP/spl trade/)", "References": [59697426, 178916657]}, "2146384571": {"Year": 1974, "Title": "A two level microprogram simulator", "References": [148324379]}, "2004218729": {"Year": 1992, "Title": "Analog-digital technologies for mixed-signal processing: The driving force to success for the European industry", "References": [1189675953, 162355128, 83637746, 168041952]}, "1989902884": {"Year": 1981, "Title": "The Efficient Digital Implementation of Subtractive Music Synthesis", "References": [68686220, 62507282]}, "2235134718": {"Year": 2015, "Title": "A scalable architecture for ordered parallelism", "References": [157670870, 1159477486, 60379886, 103482838, 1126329156, 1159477486, 118992489, 148324379, 50071195, 148324379]}, "2097872138": {"Year": 1993, "Title": "Cache performance of the SPEC92 benchmark suite", "References": [60379886, 193109227, 59697426, 50071195, 59697426, 157670870, 60379886, 60379886]}, "2148911285": {"Year": 1994, "Title": "A high-performance microarchitecture with hardware-programmable functional units", "References": [1186985151, 81742775, 178916657, 100835903, 178916657]}, "2148947321": {"Year": 2003, "Title": "IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium/spl reg/-based systems", "References": [103482838, 1134494671, 60379886, 178916657]}, "2044206819": {"Year": 2006, "Title": "The M5 Simulator: Modeling Networked Systems", "References": []}, "178352802": {"Year": 2001, "Title": "Shortfalls, Downturns, and Recessions (Micro Economics).", "References": []}, "2059774354": {"Year": 2011, "Title": "Identifying and predicting timing-critical instructions to boost timing speculation", "References": [59697426, 60379886, 193109227, 1126329156, 106296714]}, "2089266617": {"Year": 2001, "Title": "A delay model for router microarchitectures", "References": [59697426]}, "2161570038": {"Year": 1994, "Title": "Using branch handling hardware to support profile-driven optimization", "References": [59697426, 60379886, 122199241, 59697426]}, "2051768962": {"Year": 1978, "Title": "Experience with a microprogrammed Interlisp system", "References": [103482838, 103482838]}, "2167258273": {"Year": 1998, "Title": "Understanding the differences between value prediction and instruction reuse", "References": [50071195]}, "836839088": {"Year": 1989, "Title": "Le Conseil sup\u00e9rieur de l\u2019audiovisuel dela Communaut\u00e9 fran\u00e7aise de Belgique", "References": []}, "2019413811": {"Year": 1991, "Title": "iWarp: a 100-MOPS, LIW microprocessor for multicomputers", "References": [2606469623]}, "2543517469": {"Year": 2004, "Title": "A Case for Clumsy Packet Processors", "References": [1178330879, 1120728542, 1128132410, 157670870, 1191474766]}, "2029525493": {"Year": 1982, "Title": "PACE - a microprogram evaluation system", "References": [122199241, 112676551, 148324379]}, "2027354643": {"Year": 2009, "Title": "Flexible Hardware Acceleration for Instruction-Grain Lifeguards", "References": [50071195, 148324379]}, "1987554710": {"Year": 2005, "Title": "Formal control techniques for power-performance management", "References": [1198936338, 1126329156, 60379886]}, "2036125054": {"Year": 1988, "Title": "A RISC architecture with two-size, overlapping register windows", "References": []}, "2043164631": {"Year": 1998, "Title": "A codesign approach for safety-critical automotive applications", "References": [8351582, 207090427, 142627899]}, "2070525241": {"Year": 2012, "Title": "Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge", "References": [55818814]}, "1986758140": {"Year": 2002, "Title": "A parallel neural processor for real-time applications", "References": [1161424158, 68686220]}, "2040351536": {"Year": 1998, "Title": "StrongARMing portable communications", "References": []}, "1970613151": {"Year": 1990, "Title": "Processing element design for a parallel computer", "References": [60379886]}, "2567051523": {"Year": 2016, "Title": "Concise loads and stores: the case for an asymmetric compute-memory architecture for approximation", "References": [60379886, 1126329156, 2596710496, 2597173376, 148324379, 60379886, 60379886, 1129667634]}, "1988321779": {"Year": 1999, "Title": "Bill, adopt a mensch strategy", "References": []}, "2217673633": {"Year": 1999, "Title": "Hardware identification of cache conflict misses", "References": [1185109434, 60379886, 60379886]}, "1973640767": {"Year": 2008, "Title": "Guest Editors' Introduction: Hot Chips 19", "References": []}, "2610824173": {"Year": 2012, "Title": "Aggiornamenti di mineralogia sistematica ligure - Nuove specie della Val Graveglia", "References": []}, "2237177896": {"Year": 2015, "Title": "Authenticache: harnessing cache ECC for system authentication", "References": [60379886, 1128132410, 1187904452, 1198471430, 60379886, 1187904452, 1178330879, 129236917, 1187904452]}, "2765511509": {"Year": 2017, "Title": "Hardware supported persistent object address translation", "References": []}, "2149172130": {"Year": 1991, "Title": "Two-level adaptive training branch prediction", "References": [60379886]}, "2128564902": {"Year": 1977, "Title": "Microbe: A self commenting microassembler", "References": [2626428507]}, "2147599221": {"Year": 2006, "Title": "A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design", "References": [60379886, 1187160151, 1120728542, 1126329156, 81291924]}, "1986049261": {"Year": 2010, "Title": "InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", "References": [148324379, 50071195, 2534597628, 60379886, 60379886, 148324379, 159797198, 1191753779, 1134494671, 60379886, 1203869711, 148324379, 1171178643, 148324379, 1171178643, 148324379]}, "2049101802": {"Year": 2008, "Title": "A High-Performance FPGA-Based Fuzzy Processor Architecture for Medical Diagnosis", "References": [1203500236, 37151855, 192814187]}, "2099961767": {"Year": 1997, "Title": "Improving code density using compression techniques", "References": [103482838, 183885566]}, "2099030638": {"Year": 2007, "Title": "Low-Power Design and Temperature Management", "References": [60379886]}, "2103405122": {"Year": 2000, "Title": "The design space of register renaming techniques", "References": [2754362366, 157921468, 32326811, 2754362366]}, "2766789999": {"Year": 2017, "Title": "Data movement aware computation partitioning", "References": [1187904452, 1126329156, 1129667634, 157146593, 59697426, 1134494671, 60379886, 60379886, 1155899826, 148324379, 60379886, 1180629300]}, "2118105085": {"Year": 1976, "Title": "Realizing a virtual machine", "References": []}, "2160208891": {"Year": 1986, "Title": "VRTX: A Real-Time Operating System for Embedded Microprocessor Applications", "References": []}, "2138240473": {"Year": 2012, "Title": "Low-Latency Mechanisms for Near-Threshold Operation of Private Caches in Shared Memory Multicores", "References": [60379886]}, "2138192089": {"Year": 2005, "Title": "MP3 optimization exploiting processor architecture and using better algorithms", "References": []}, "2038086921": {"Year": 2010, "Title": "Guest Editors' Introduction: Hot Chips 21", "References": []}, "2150476485": {"Year": 1974, "Title": "MIKADO - a system for computer aided microprogram design", "References": []}, "2118022726": {"Year": 2007, "Title": "Architecture of the Scalable Communications Core's Network on Chip", "References": [97130795, 157921468]}, "2155168119": {"Year": 2003, "Title": "Comparing program phase detection techniques", "References": [1134494671, 60379886, 60379886, 59697426, 60379886, 148324379, 60379886]}, "1980821202": {"Year": 2009, "Title": "The Revolution in Spectrum Allocation", "References": []}, "2136699897": {"Year": 1993, "Title": "Intelligent cruise control and roadside information", "References": []}, "2131967572": {"Year": 1991, "Title": "Strategies for branch target buffers", "References": [60379886]}, "138710321": {"Year": 2001, "Title": "Pervasive Technologies (Micro Review).", "References": []}, "2236252626": {"Year": 2015, "Title": "Efficient warp execution in presence of divergence with collaborative context collection", "References": [26056741, 137030581, 11065456, 2626663676, 1136691831, 1135705775, 41449414, 2626264198]}, "1985722570": {"Year": 2007, "Title": "Bringing NoCs to 65 nm", "References": [1128132410, 1187904452, 1178330879, 1126329156, 1186985151]}, "2146280492": {"Year": 2008, "Title": "Evaluating the effects of cache redundancy on profit", "References": [73404582, 1170566876, 1186985151, 1164253245, 1120728542, 50071195, 1126329156, 37538908, 2626326608, 1197805753, 59697426, 1164253245]}, "1999823427": {"Year": 2002, "Title": "Coping with latency in SOC design", "References": [1187904452, 178916657, 178916657]}, "2238285554": {"Year": 2015, "Title": "CLEAN-ECC: high reliability ECC for adaptive granularity memory system", "References": [148324379, 1153382799, 59697426, 47508943, 60379886, 59697426]}, "2115113587": {"Year": 1996, "Title": "A retinomorphic vision system", "References": []}, "2037068142": {"Year": 2011, "Title": "ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", "References": [50071195, 193109227, 59697426, 1191753779, 60379886, 1126329156, 59697426, 1171178643]}, "1986526217": {"Year": 2002, "Title": "Micro Review - Personal effectiveness", "References": []}, "2157363595": {"Year": 2008, "Title": "Notary: Hardware techniques to enhance signatures", "References": [60379886, 103482838, 60379886, 60379886, 60379886, 41449414, 59697426, 148324379, 1134494671, 60379886]}, "2537134123": {"Year": 2004, "Title": "Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication", "References": [59697426, 59697426, 60379886, 60379886, 59697426, 178916657]}, "2535965777": {"Year": 2004, "Title": "Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth", "References": [1187904452, 1176176731, 60379886, 59697426, 59697426]}, "2120274141": {"Year": 2005, "Title": "Dynamic helper threaded prefetching on the Sun UltraSPARC/spl reg/ CMP processor", "References": [59697426, 60379886, 60379886]}, "2098463429": {"Year": 2011, "Title": "Pay-As-You-Go: low-overhead hard-error correction for phase change memories", "References": []}, "2121403985": {"Year": 2006, "Title": "Designing reliable systems with unreliable components", "References": []}, "2114800225": {"Year": 2011, "Title": "CoreRacer: a practical memory race recorder for multicore x86 TSO processors", "References": [6725529, 193109227, 59697426, 1171178643, 60379886, 1192165265]}, "16892395": {"Year": 1996, "Title": "Ultrastructural aspects of damage to leaves of Eucalyptus camaldulensis by psyllid Cardiaspina retat", "References": []}, "2159857691": {"Year": 1995, "Title": "3D graphics processor chip set", "References": []}, "2104378884": {"Year": 2010, "Title": "Efficient Selection of Vector Instructions Using Dynamic Programming", "References": [59697426, 148521650, 1178330879, 60606485]}, "2060372482": {"Year": 1997, "Title": "Talisman: multimedia for the PC", "References": []}, "1982252349": {"Year": 1995, "Title": "2D silicon/ferroelectric liquid crystal spatial light modulators", "References": []}, "2153075575": {"Year": 1998, "Title": "Starfire: extending the SMP envelope", "References": [1126463254, 60379886]}, "1982634352": {"Year": 2004, "Title": "Canaries, whips, and sails", "References": []}, "2059802007": {"Year": 1987, "Title": "A 32-Bit, 200-MHz GaAs RISC for High-Throughput Signal Processing Environments", "References": [178916657]}, "2101028855": {"Year": 2004, "Title": "Optimal Superblock Scheduling Using Enumeration", "References": [59697426, 157670870, 148324379, 32326811]}, "2018792807": {"Year": 1982, "Title": "A VLSI view of microprogrammed system design", "References": []}, "2033629016": {"Year": 2001, "Title": "Efficient permutation instructions for fast software cryptography", "References": [1154737535]}, "2766885499": {"Year": 2017, "Title": "A many-core architecture for in-memory data processing", "References": [60379886, 1134494671, 59697426, 59697426, 60379886, 59697426, 148324379, 60379886, 107516304, 199944782]}, "2123004270": {"Year": 2012, "Title": "Inferred Models for Dynamic and Sparse Hardware-Software Spaces", "References": [59697426, 1134494671, 59697426, 148324379]}, "2237922334": {"Year": 2015, "Title": "Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", "References": []}, "2059765356": {"Year": 2001, "Title": "A cluster-based active router architecture", "References": []}, "2613297742": {"Year": 2014, "Title": "Novit\u00e0 mineralogiche dalle miniere di Brosso", "References": []}, "2026449165": {"Year": 2002, "Title": "Effective Java: Programming Language Guide [Book Review]", "References": []}, "2103919279": {"Year": 2005, "Title": "A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation", "References": [137773608, 137773608, 2595199528, 41034432, 153560523, 24807848, 1038890340, 24807848, 73260565, 118992489, 60379886, 24807848]}, "1528264760": {"Year": 2008, "Title": "Run-time Reconfigurable Cluster of Processors", "References": []}, "2008504566": {"Year": 1999, "Title": "A fast digital fuzzy processor", "References": [2624416718]}, "2008251984": {"Year": 2014, "Title": "FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems", "References": [100835903, 17643076, 59697426, 1183230087, 1126329156, 59697426, 2625747718, 1186985151, 1126329156, 103482838, 60379886, 1136691831, 148324379, 1126329156, 2537594308, 60379886, 1134494671, 78926909]}, "2079963001": {"Year": 1979, "Title": "A medium level compiler generating microcode", "References": [148324379, 81742775, 148324379]}, "2147435261": {"Year": 2007, "Title": "Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache", "References": [148324379, 1165622107, 2754640668, 1187160151, 106296714, 1187160151, 59697426, 143190592, 148324379]}, "2099661831": {"Year": 2001, "Title": "Speculative lock elision: enabling highly concurrent multithreaded execution", "References": [178916657, 60379886, 1126329156, 60379886, 1126463254, 186266167, 2623255502, 1140070953]}, "2116299797": {"Year": 1992, "Title": "Effective compiler support for predicated execution using the hyperblock", "References": [1160032607, 103482838]}, "1989061323": {"Year": 2013, "Title": "A locality-aware memory hierarchy for energy-efficient GPU architectures", "References": [1163988186, 1126329156, 60379886, 59697426, 1126329156, 1186985151, 60379886, 60379886, 59697426, 60379886, 1153382799, 59697426, 60379886, 112676551]}, "2180399333": {"Year": 1996, "Title": "Analog VLSI system for active drag reduction", "References": [2624416718, 1161424158]}, "2034033344": {"Year": 1977, "Title": "Algorithms for a self-tuning microprogrammed computer", "References": [157670870, 2626428507, 2626428507]}, "2765315405": {"Year": 2017, "Title": "DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", "References": [1178330879, 1127325140, 1136691831, 1137823534, 60379886, 2597175965, 60379886, 2597175965, 59697426]}, "2130973009": {"Year": 1991, "Title": "System effects of interprocessor communication latency in multicomputers", "References": []}, "2294513083": {"Year": 1982, "Title": "Defensive microprogramming", "References": []}, "1977185701": {"Year": 1993, "Title": "Neurocontrol for lateral vehicle guidance", "References": [1176978676]}, "2145451976": {"Year": 2004, "Title": "Adaptive History-Based Memory Schedulers", "References": [60606485, 2606469623, 60379886]}, "1992890111": {"Year": 2000, "Title": "Cache memory design for Internet processors", "References": [1126329156]}, "2160357856": {"Year": 1973, "Title": "A higher level language for micro-programming", "References": [157921468, 103482838]}, "2004100737": {"Year": 1996, "Title": "Image processing by neural networks", "References": [1199710238, 2764860693]}, "2025288699": {"Year": 1992, "Title": "The Mips R4000 processor", "References": [157921468]}, "2101756288": {"Year": 2013, "Title": "Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching", "References": [17643076, 59697426, 1126329156, 60379886, 182003359, 1120715160, 60379886, 1134494671, 127660348, 1126329156]}, "2100250291": {"Year": 2010, "Title": "Per-Thread Cycle Accounting", "References": [26056741, 59697426, 1126329156, 148324379, 26056741]}, "2767120392": {"Year": 2017, "Title": "Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks", "References": [1164253245, 2623115447, 2754119650, 1120728542, 59697426, 2623691677, 2624381848, 1128132410, 2754119650, 2623115447, 55818814]}, "2234633824": {"Year": 2015, "Title": "Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", "References": [1183230087, 60379886, 59697426, 178916657, 1126329156, 2624024286, 59697426, 1183230087, 60379886, 59697426, 1183230087, 1134494671, 60379886]}, "2042660717": {"Year": 2001, "Title": "Radio frequency identification and noncontact smart cards", "References": []}, "2045579177": {"Year": 2006, "Title": "SeaStar Interconnect: Balanced Bandwidth for Scalable Performance", "References": [1126463254]}, "2801260621": {"Year": 2018, "Title": "Venta de Software", "References": []}, "2541839172": {"Year": 2017, "Title": "Bit-pragmatic deep neural network computing", "References": [1121227772, 60379886, 60379886, 2623229432, 60379886]}, "2565766216": {"Year": 2016, "Title": "Racer: TSO consistency via race detection", "References": [59697426, 60379886, 157670870, 1134494671, 1176176731, 60379886, 59697426, 59697426, 59697426, 1134494671, 59697426, 1134494671]}, "2127667482": {"Year": 2005, "Title": "Going through the database", "References": []}, "1554408570": {"Year": 2001, "Title": "Structural variations of collagen in normal and pathological tissues: role of electron microscopy", "References": []}, "1998178066": {"Year": 1981, "Title": "A retargetable microcode generation system for a high-level microprogramming language", "References": [157921468, 157921468, 1187904452]}, "2142422634": {"Year": 1994, "Title": "The effects of predicated execution on branch prediction", "References": [59697426, 1131341566, 60379886, 60379886]}, "2295303622": {"Year": 1997, "Title": "Value profiling", "References": []}, "2080247556": {"Year": 2003, "Title": "Unresolved legal questions about patents and standard setting", "References": []}, "2147121609": {"Year": 1998, "Title": "Putting the fill unit to work: dynamic optimizations for trace cache microprocessors", "References": [1136691831, 59697426, 60379886]}, "2171582400": {"Year": 2002, "Title": "The Test of Time", "References": []}, "2142252984": {"Year": 1992, "Title": "Y-Pipe: a conditional branching scheme without pipeline delays", "References": [178916657]}, "2765586026": {"Year": 2017, "Title": "RTLcheck: verifying the memory consistency of RTL designs", "References": [2538859667, 148324379, 59697426, 148324379, 59697426]}, "2160980152": {"Year": 2009, "Title": "Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", "References": [106390105, 1128043032, 59697426, 1126329156, 60379886, 60379886, 83637746, 148324379, 37538908, 1126329156, 1128132410]}, "2135742449": {"Year": 2003, "Title": "Scalable hardware memory disambiguation for high ILP processors", "References": [103482838, 59697426, 60379886]}, "2167195409": {"Year": 1998, "Title": "Load latency tolerance in dynamically scheduled processors", "References": [60379886, 1120750887, 157670870, 60379886, 60379886]}, "2127068852": {"Year": 1998, "Title": "Digital camera system on a chip", "References": []}, "2602049930": {"Year": 2001, "Title": "Investigating the use of biosorption to treat copper CMP wastewater", "References": []}, "2061812855": {"Year": 2014, "Title": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", "References": [1126329156, 60379886, 50071195, 1134494671, 60379886, 1126329156, 59697426, 59697426]}, "2053608561": {"Year": 2014, "Title": "Calculating Architectural Vulnerability Factors for Spatial Multi-bit Transient Faults", "References": [1129667634, 60379886, 1165622107, 60379886, 14279044, 162355128, 1187160151, 60379886, 17643076, 2595942241, 106296714]}, "2790052872": {"Year": 2013, "Title": "Fosso Mandromicci, Gerfalco, Montieri (Grosseto). Nuovi ritrovamenti.", "References": []}, "2127684586": {"Year": 1995, "Title": "A Constant-Time Parallel Sorting Algorithm and Its Optical Implementation High-speed electronic sorting networks are difficult to implement with VLSI technology because of the dense and global connectivity required. Optics eliminates this bottleneck by offering global interconnections, massive parallelism, and noninterfering communications. We present a parallel sorting algorithm and its efficient optical implementation using", "References": [66124381]}, "2132861905": {"Year": 2002, "Title": "A quantitative framework for automated pre-execution thread selection", "References": [1126329156, 157670870, 59697426, 1136691831, 59697426, 1136691831]}, "2034919602": {"Year": 2008, "Title": "A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing", "References": [60379886, 83637746, 2756071452, 1178330879, 35920007, 178916657]}, "2054654636": {"Year": 1998, "Title": "Designing for a gigahertz [guTS integer processor]", "References": [1186985151, 2624024286, 1186985151, 157670870]}, "2013660188": {"Year": 1993, "Title": "The mu VP 64-bit vector coprocessor: a new implementation of high-performance numerical computation", "References": []}, "1993137937": {"Year": 1996, "Title": "Array-based analog computation", "References": []}, "2180682038": {"Year": 2004, "Title": "Microbenchmark performance comparison of high-speed cluster interconnects", "References": [148324379]}, "2081171251": {"Year": 1999, "Title": "The EMU10K1 digital audio processor", "References": [11296630]}, "2130154972": {"Year": 2010, "Title": "Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", "References": [1203052477, 1126329156, 59697426, 60379886]}, "249402007": {"Year": 2006, "Title": "CONNECTING A BUILT-IN CURRENT SENSOR IN THE DESIGN BULK OF A DIGITAL SYSTEM INCREASES SENSITIVITY FOR DETECTING TRANSIENT UPSETS IN COMBINATIONAL AND SEQUENTIAL LOGIC . SPICE SIMULATIONS VALIDATE THIS APPROACH AND SHOW ONLY MINOR PENALTIES IN TERMS OF AREA , PERFORMANCE, AND POWER CONSUMPTION. USING BULK BUILT-IN CURRENT SENSORS TO DETECT SOFT ERRORS", "References": []}, "2234863406": {"Year": 2015, "Title": "Confluence: unified instruction supply for scale-out servers", "References": []}, "2149333562": {"Year": 1992, "Title": "Ordering functions for improving memory reference locality in a shared memory multiprocessor system", "References": [1171178643, 90727058, 103482838, 1171178643]}, "2100287832": {"Year": 1996, "Title": "Meld scheduling: relaxing scheduling constraints across region boundaries", "References": [32326811, 148324379, 32326811]}, "2100381472": {"Year": 2002, "Title": "Making computers invisible", "References": [158797327]}, "2041667630": {"Year": 1991, "Title": "Design and implementation trade-offs in the Clipper C400 architecture", "References": [157670870]}, "2053533491": {"Year": 1996, "Title": "A PWM fuzzy logic controller", "References": [1189675953, 42080949]}, "2166280462": {"Year": 2009, "Title": "All Bilski Briefs Filed and Case Set for Oral Argument", "References": [59697426]}, "2105218114": {"Year": 2010, "Title": "The Case for Full-Throttle Computing: An Alternative Datacenter Design Strategy", "References": [45584542]}, "2120072148": {"Year": 2011, "Title": "Proactive instruction fetch", "References": []}, "280528966": {"Year": 2006, "Title": "THIS ARTICLE COVERS THE XBOX 360' SH IGH-LEVEL TECHNICAL REQUIREMENTS , A SHORT SYSTEM OVERVIEW, AND DETAILS OF THE CPU AND THE GPU. THE AUTHORS DESCRIBE THEIR ARCHITECTURAL TRADE-OFFS AND SUMMARIZE THE SYSTEM 'S SOFTWARE PROGRAMMING SUPPORT. XBOX 360 SYSTEM ARCHITECTURE", "References": []}, "2061537881": {"Year": 2012, "Title": "Addressing End-to-End Memory Access Latency in NoC-Based Multicores", "References": [59697426, 60379886, 60379886, 60379886, 1126329156, 178916657, 2606469623, 60379886, 1187904452, 60379886, 1134494671, 60379886, 59697426, 97130795]}, "2042951167": {"Year": 1981, "Title": "An Overview of the 9900 Microprocessor Family", "References": []}, "2038490505": {"Year": 1998, "Title": "Inviting participants in standard setting", "References": []}, "2084114908": {"Year": 1979, "Title": "Direct architectural implementation of a requirements-oriented computing structure", "References": []}, "346990905": {"Year": 2006, "Title": "DEVELOPING A DEMONSTRATION INTERCONNECT BASED ON OPTICAL CELL SWITCHING WITH ELECTRONIC CONTROL . KEY INNOVATIONS IN THE SCHEDULER ARCHITECTURE DIRECTLY ADDRESS THE MAIN HPC REQUIREMENTS: LOW LATENCY, HIGH THROUGHPUT, EFFICIENT MULTICAST SUPPORT , AND HIGH RELIABILITY. DESIGNING A CROSSBAR SCHEDULER FOR HPC APPLICATIONS", "References": [1126463254, 62238642, 59697426, 1135265656]}, "2128330595": {"Year": 2010, "Title": "A Predictive Model for Dynamic Microarchitectural Adaptivity Control", "References": [1186985151, 59697426, 2758711386, 193109227, 148324379, 60379886, 60379886, 59697426]}, "1964484203": {"Year": 2001, "Title": "A survey of configurable, component-based operating systems for embedded applications", "References": [103482838]}, "1576201446": {"Year": 2003, "Title": "Where did the Internet go? [user census]", "References": []}, "2100519017": {"Year": 1991, "Title": "The Metaflow architecture", "References": [60379886, 157670870, 157670870, 41449414]}, "2008264326": {"Year": 1979, "Title": "Global optimization of microprograms through modular control constructs", "References": []}, "2135960549": {"Year": 2002, "Title": "Roomware-moving toward ubiquitous computers", "References": []}, "1986450124": {"Year": 1981, "Title": "Level-Independent Notation for Microcomputer Programs", "References": []}, "1987003477": {"Year": 2012, "Title": "FabScalar: Automating Superscalar Core Design", "References": [1186985151]}, "2141564467": {"Year": 1994, "Title": "A high-speed analog neural processor", "References": []}, "2104542042": {"Year": 2000, "Title": "Improving BTB performance in the presence of DLLs", "References": [60379886, 1160032607]}, "2783073461": {"Year": 1995, "Title": "Role of adaptivity in two-level adaptive branch prediction", "References": []}, "2132816192": {"Year": 1993, "Title": "Standard setting in the United States: public and private sector roles", "References": []}, "2033110238": {"Year": 2013, "Title": "DESC: energy-efficient data exchange using synchronized counters", "References": [1136691831, 1128132410, 60379886, 60379886, 59697426, 1143172275]}, "1977341215": {"Year": 1995, "Title": "The superscalar architecture of the MC68060", "References": [178916657, 59697426]}, "2150777604": {"Year": 1995, "Title": "Using building blocks to design analog neuro-fuzzy controllers", "References": [76152103]}, "2152622163": {"Year": 1995, "Title": "The performance impact of incomplete bypassing in processor pipelines", "References": [2754362366, 83637746, 59697426, 41449414, 157670870]}, "2115316748": {"Year": 1996, "Title": "Wrong-path instruction prefetching", "References": [2606469623, 178916657]}, "2119381695": {"Year": 2004, "Title": "Guest Editors' Introduction: Network Processors for Future High-End Systems and Applications", "References": []}, "2105552602": {"Year": 2005, "Title": "Scalable Store-Load Forwarding via Store Queue Index Prediction", "References": []}, "2004937484": {"Year": 2007, "Title": "The AMD Opteron Northbridge Architecture", "References": [59697426]}, "2094754158": {"Year": 2005, "Title": "High-performance throughput computing", "References": [1126329156, 148324379, 106390105, 60379886, 60379886, 59697426, 1187904452]}, "2168291305": {"Year": 2003, "Title": "Transactional execution: toward reliable, high-performance multithreading", "References": [59697426, 60379886]}, "2023451118": {"Year": 2007, "Title": "Editor in Chief's Message: Truly \"hot\" chips--Do we still care?", "References": []}, "2107922025": {"Year": 2000, "Title": "Register integration: a simple and efficient implementation of squash reuse", "References": [1150919317, 1126329156]}, "2077429155": {"Year": 1984, "Title": "The Proposed IEEE 896 Futurebus - A Solution to the Bus Driving Problem", "References": []}, "2046413074": {"Year": 2001, "Title": "Java use in mobile information devices: Introducing JTRON", "References": []}, "2170158556": {"Year": 1996, "Title": "Analysis techniques for predicated code", "References": []}, "2011079817": {"Year": 2008, "Title": "Multicore Resource Management", "References": [1190910084]}, "2099919421": {"Year": 2009, "Title": "A microarchitecture-based framework for pre- and post-silicon power delivery analysis", "References": [1120728542, 2623246904]}, "2107495584": {"Year": 1996, "Title": "Instruction scheduling and executable editing", "References": [38703467, 60379886]}, "1596370818": {"Year": 2001, "Title": "Surviving the Slump, Building the Future", "References": []}, "2562836034": {"Year": 2016, "Title": "Lazy release consistency for GPUs", "References": [1126329156, 60379886, 148324379, 60379886]}, "2113995939": {"Year": 2006, "Title": "Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware", "References": [1187904452, 1128132410, 1187904452, 73404582, 60379886]}, "2030513229": {"Year": 1982, "Title": "Software and Copyright Law: Court Judgments Remain Unpredictable", "References": []}, "2062172248": {"Year": 1990, "Title": "The Gmicro/300 32-bit microprocessor", "References": []}, "2167758228": {"Year": 1998, "Title": "Area I/O's potential for future processor systems", "References": [59697426]}, "2072163596": {"Year": 2002, "Title": "A scalable high-performance computing solution for networks on chips", "References": [1178330879, 1138909778, 58563349, 153560523, 1190910084]}, "2239143684": {"Year": 2015, "Title": "More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes", "References": [1126329156, 106296714, 59697426, 2595898255, 1131672992, 2622615189, 1183230087, 60379886]}, "2050469998": {"Year": 1990, "Title": "The TMS390C602A floating-point coprocessor for Sparc systems", "References": []}, "2002852379": {"Year": 1997, "Title": "AOL: essential for sending junk e-mail?", "References": []}, "2567660513": {"Year": 2016, "Title": "The microarchitecture of a real-time robot motion planning accelerator", "References": [73484101, 60379886, 1184914352, 157670870, 60379886, 116420536]}, "2085513026": {"Year": 1999, "Title": "Sega Dreamcast: creating a unified entertainment world", "References": [59697426]}, "2103845095": {"Year": 1998, "Title": "High-speed electrical signaling: overview and limitations", "References": [83637746, 178916657, 83637746, 83637746, 83637746, 83637746, 83637746, 1183230087, 2624024286, 83637746, 83637746, 1183230087]}, "1966930537": {"Year": 1997, "Title": "Looking Back, Looking Ahead", "References": []}, "2028265666": {"Year": 2002, "Title": "Routing table compaction in ternary CAM", "References": [1143723981, 1131420910, 1130451194]}, "2150871158": {"Year": 2004, "Title": "Cache Refill/Access Decoupling for Vector Machines", "References": [59697426, 60379886, 59697426, 60379886, 1126329156, 60379886, 2606469623, 1131341566]}, "1998548814": {"Year": 2001, "Title": "XML: Learning XML: Creating self-describing data [Book Reviews]", "References": []}, "1977118386": {"Year": 2000, "Title": "Analyzing data locality in numeric applications", "References": [157921468, 41449414]}, "2101345186": {"Year": 1986, "Title": "Run-time generation of HPS microinstructions from a VAX instruction stream", "References": []}, "2009297916": {"Year": 1999, "Title": "CMOS options for single chip applications", "References": []}, "2141185358": {"Year": 1990, "Title": "A model of a microprogrammed functional-oriented computing unit", "References": []}, "2152610109": {"Year": 1992, "Title": "Controlling and sequencing a heavily pipelined floating-point operator", "References": []}, "2010141126": {"Year": 1981, "Title": "The use of a meta-assembler to design an M code interpreter on AMD2900 chips", "References": [1131341566]}, "2166465775": {"Year": 1992, "Title": "A shape matching approach for scheduling fine-grained parallelism", "References": [157670870, 41449414]}, "2151666023": {"Year": 1996, "Title": "Memory channel network for PCI", "References": []}, "2562773490": {"Year": 2016, "Title": "From high-level deep neural models to FPGAs", "References": [1192710900, 2595942241, 1126329156, 59697426, 1158167855, 60379886, 60379886, 60379886, 1136755600, 68686220, 60379886, 1158167855, 25538012, 60379886, 2597175965, 60379886, 60379886]}, "2162164368": {"Year": 1996, "Title": "Instruction fetch mechanisms for VLIW architectures with compressed encodings", "References": []}, "2153287401": {"Year": 2011, "Title": "Dataflow execution of sequential imperative programs on multicore architectures", "References": [60379886, 148324379, 103482838, 106148199, 962203723, 59697426]}, "2751238014": {"Year": 1996, "Title": "Iterative modulo scheduling", "References": []}, "2135270610": {"Year": 1992, "Title": "Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors", "References": [157670870, 157670870, 60379886, 60379886, 157670870]}, "2169955069": {"Year": 2004, "Title": "Interaction cost: for when event counts just don't add up", "References": [3880285, 1126329156]}, "2169040626": {"Year": 1997, "Title": "Simultaneous multithreading: a platform for next-generation processors", "References": [60379886, 193109227, 60379886, 60379886, 178916657]}, "189135339": {"Year": 1998, "Title": "Precise register allocation for irregular register architectures", "References": []}, "2121563828": {"Year": 2008, "Title": "Implementing high availability memory with a duplication cache", "References": [60379886, 59697426, 1176176731]}, "2017480088": {"Year": 2004, "Title": "EIC's Message: General-purpose versus application-specific processors", "References": []}, "2102444848": {"Year": 1995, "Title": "Design of storage hierarchy in multithreaded architectures", "References": [148521650, 157670870, 1162793720]}, "1994333631": {"Year": 1984, "Title": "A microcoded multiprocessor crossbar network communications controller", "References": []}, "2234128234": {"Year": 2015, "Title": "The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", "References": [59697426, 1126329156, 157670870, 66039016, 59697426, 17643076, 60379886, 1134494671, 59697426, 148324379, 1174091362, 60379886, 1134494671]}, "2000845661": {"Year": 1995, "Title": "Microelectrics in Japan, Guest Editor's Introduction", "References": [59697426]}, "2566616266": {"Year": 2016, "Title": "Quantifying and improving the efficiency of hardware-based mobile malware detectors", "References": [106296714, 1180274659, 1180662882, 60379886]}, "2099424556": {"Year": 1998, "Title": "The cascaded predictor: economical and adaptive branch target prediction", "References": [60379886, 59697426, 59697426, 60379886, 59697426, 1126329156]}, "2041956691": {"Year": 2007, "Title": "You're invited to a party! (How to hold a collaborative IP-development session) [Micro Innovations]", "References": []}, "1968571161": {"Year": 1988, "Title": "Accurate Unix benchmarking: art, science, or black magic?", "References": []}, "2054175581": {"Year": 1984, "Title": "The generation of simulator-based systems for microcode development", "References": [157670870, 92214702, 1187904452, 81742775]}, "1982645989": {"Year": 1987, "Title": "A General Heap Processor", "References": [83637746]}, "1983452822": {"Year": 1986, "Title": "The Motorola DSP56000 Digital Signal Processor", "References": [1121227772, 1121227772]}, "2613879951": {"Year": 1973, "Title": "A microprogramming language for the MLP-900", "References": [59697426]}, "2010270266": {"Year": 1982, "Title": "Through the video display terminal and what Alice found there", "References": []}, "2141781808": {"Year": 1991, "Title": "An analysis of the information content of address reference streams", "References": [60379886]}, "2159793853": {"Year": 2010, "Title": "The ZCache: Decoupling Ways and Associativity", "References": [59697426, 60379886, 59697426, 59697426, 60379886, 60379886, 59697426, 59697426, 59697426, 148324379, 157670870, 1126329156, 1183230087]}, "2078237618": {"Year": 1996, "Title": "Fuzzy-logic-based analog design tools", "References": [100835903]}, "2080071284": {"Year": 2005, "Title": "Guest Editors' Introduction: Hot Interconnects 12", "References": []}, "2239947352": {"Year": 2015, "Title": "DynaMOS: dynamic schedule migration for heterogeneous cores", "References": [1186985151, 59697426, 59697426, 37538908, 1134494671, 1131341566, 32326811, 60379886, 60379886, 148324379, 59697426]}, "2107802282": {"Year": 1995, "Title": "Embedded control problems, Thumb, and the ARM7TDMI", "References": []}, "2100440200": {"Year": 1986, "Title": "An Intelligent Braille Display Device", "References": []}, "2565225244": {"Year": 2016, "Title": "Bridging the I/O performance gap for big data workloads: a new NVDIMM-based approach", "References": [1126329156, 59697426, 126824455, 1187904452, 1134494671, 50071195, 1128132410, 1126329156, 1186985151, 1176176731, 60379886, 60379886, 148324379, 1134494671, 59697426, 17643076]}, "2117358872": {"Year": 1984, "Title": "An Efficient Software Driver Processor Implementation", "References": []}, "2154938536": {"Year": 1994, "Title": "A versatile ring-connected hypercube", "References": [97130795, 157146593]}, "2070564882": {"Year": 1996, "Title": "An ASIC chip set for parallel fuzzy database mining", "References": []}, "2024592133": {"Year": 1992, "Title": "Pattern-addressable memory", "References": [1201110412, 157921468, 83637746]}, "1978125087": {"Year": 2004, "Title": "Integrating cache coherence protocols for heterogeneous multiprocessor system. Part 2", "References": [2626428507, 85498321]}, "2233520879": {"Year": 2015, "Title": "Border control: sandboxing accelerators", "References": [148324379, 60379886, 59697426, 59697426, 55818814, 1203869711, 166774750, 1176176731, 2757667276]}, "2239632431": {"Year": 2015, "Title": "Avoiding information leakage in the memory controller with fixed service policies", "References": [60379886, 59697426, 2764847869, 59697426, 1126329156, 166774750, 60379886, 59697426, 2625909334, 1195398546, 60379886, 54901669, 2537594308, 1152082401, 1163618098]}, "2613540553": {"Year": 1973, "Title": "A study of the application of compiler techniques to the generation of micro-code", "References": []}, "2083240271": {"Year": 2000, "Title": "From Monsoon to StarT-Voyager-university-industry collaboration in research", "References": []}, "82526861": {"Year": 2010, "Title": "Designing for Discovery [review of \"Search Patterns\" Design for Discovery\" (Morville, P. and Callender, J.; 2010)]", "References": [161883588]}, "2005118774": {"Year": 1985, "Title": "A Real-Time Fortran Executive", "References": []}, "2016737817": {"Year": 2009, "Title": "Express Virtual Channels with Capacitively Driven Global Links", "References": []}, "2131741224": {"Year": 1991, "Title": "Toward advanced parallel processing: exploiting parallelism at task and instruction levels", "References": [1136691831, 60379886, 60379886, 178916657]}, "2022111223": {"Year": 1995, "Title": "Storage in the power PC", "References": [157670870, 60379886]}, "184362337": {"Year": 2001, "Title": "Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "2142875853": {"Year": 2011, "Title": "Reducing memory interference in multicore systems via application-aware memory channel partitioning", "References": [59697426]}, "2104073441": {"Year": 1973, "Title": "Design of a microprogramming language", "References": [118992489]}, "2098771596": {"Year": 1997, "Title": "Compiling Java just in time", "References": []}, "2564142802": {"Year": 2016, "Title": "CHAINSAW: von-neumann accelerators to leverage fused instruction chains", "References": [1126329156, 60379886, 17643076, 1126329156, 59697426, 60379886, 59697426, 59697426, 59697426]}, "2139473030": {"Year": 1993, "Title": "The Power PC 601 microprocessor", "References": [1186985151]}, "2145778731": {"Year": 1983, "Title": "Operating Systems for the Micronet Network Computer", "References": [1200222865, 1131341566, 157670870, 50071195, 1131341566, 1171178643, 103482838]}, "2121992957": {"Year": 2002, "Title": "Generating physical addresses directly for saving instruction TLB energy", "References": [157670870]}, "2022455929": {"Year": 1992, "Title": "CMOS technology trends and economics", "References": []}, "2134991623": {"Year": 1973, "Title": "Microdiagnostics for minicomputers", "References": []}, "2164060060": {"Year": 1990, "Title": "Parallel computers for advanced information processing", "References": [112708030, 2754330098, 186357190, 2754141368, 128250343]}, "2068726182": {"Year": 1982, "Title": "Monte Carlo techniques in code optimization", "References": [180907581]}, "2160482582": {"Year": 1993, "Title": "Programmable multichip modules", "References": [1186985151, 66124381]}, "2064337408": {"Year": 1991, "Title": "Computer analysis of the myoelectric signal", "References": [22656279]}, "2130555610": {"Year": 2000, "Title": "Reducing wire delay penalty through value prediction", "References": [60379886, 178916657, 1134494671, 2624381848, 60379886]}, "2135123845": {"Year": 2005, "Title": "A Mechanism for Online Diagnosis of Hard Faults in Microprocessors", "References": [1187160151, 60379886, 60379886, 1186985151, 47508943, 1170566876, 73404582]}, "249306625": {"Year": 2000, "Title": "The Good, the Bad, and the Ugly", "References": []}, "2160916964": {"Year": 2002, "Title": "Protocol wrappers for layered network packet processing in reconfigurable hardware", "References": [1171922823, 60379886, 1135265656, 1155975711]}, "2089749965": {"Year": 2000, "Title": "The AzusA 16-way itanium server", "References": []}, "2042102367": {"Year": 1991, "Title": "Micro Law-the first chip-layout copying case", "References": []}, "1977349283": {"Year": 2014, "Title": "Bi-Modal DRAM Cache: A Scalable and Effective Die-Stacked DRAM Cache", "References": [1126329156, 59697426]}, "2130934995": {"Year": 2009, "Title": "Architecture Design of Versatile Recognition Processor for Sensornet Applications", "References": [199944782, 1158167855, 1158167855]}, "2126894953": {"Year": 1978, "Title": "Firmware versus software verification", "References": []}, "2114548296": {"Year": 2004, "Title": "Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures", "References": [1187160151, 59697426, 1187160151]}, "2106418317": {"Year": 2009, "Title": "Low-cost router microarchitecture for on-chip networks", "References": [60379886, 55818814, 60379886, 59697426, 60379886, 1126329156, 59697426, 1183230087]}, "2156190177": {"Year": 1989, "Title": "On multipactor effect in a 600 MHz RF cavity used in electron linear accelerator", "References": []}, "2109598320": {"Year": 1992, "Title": "European trends in library development", "References": [66124381, 2626551074]}, "2204499294": {"Year": 1985, "Title": "Large-Scale Cost-Effective Packaging", "References": []}, "2035154459": {"Year": 2005, "Title": "What is patentable", "References": []}, "2059290792": {"Year": 2008, "Title": "Using OS Observations to Improve Performance in Multicore Systems", "References": [178916657, 2534597628, 55818814, 178916657]}, "2034963525": {"Year": 2003, "Title": ".NET framework essentials [Book Review]", "References": []}, "2765292551": {"Year": 2017, "Title": "Multiperspective reuse prediction", "References": [59697426, 1186985151, 148324379, 26056741]}, "2016939324": {"Year": 2008, "Title": "Parallel Computing Experiences with CUDA", "References": [1180662882, 59697426, 163326656, 2626326608, 148709879, 45584542]}, "1977963994": {"Year": 2003, "Title": "Speculative synchronization: programmability and performance for parallel codes", "References": [132140910, 148324379, 1131341566, 107923245]}, "2138436606": {"Year": 2009, "Title": "Characterizing and mitigating the impact of process variations on phase change based memory systems", "References": [60379886, 2621506372, 2622134253]}, "2005315709": {"Year": 1980, "Title": "IBM 4341 hardware/microcode trade-off decisions", "References": []}, "2534884277": {"Year": 1988, "Title": "A new rapid prototyping firmware (RPF) tool", "References": [81742775]}, "2127673258": {"Year": 2002, "Title": "Fetching instruction streams", "References": [1134494671, 148324379, 60379886, 81742775, 60379886, 148324379, 1136691831]}, "2125169487": {"Year": 2005, "Title": "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation", "References": [83637746, 2624381848]}, "1978056814": {"Year": 1994, "Title": "Resolution of data and control-flow dependencies in the PowerPC 601", "References": [59697426]}, "2005816816": {"Year": 2011, "Title": "Hot Chips and Remembering a Pioneer", "References": []}, "2565280077": {"Year": 2016, "Title": "A unified memory network architecture for in-memory computing in commodity servers", "References": [1120728542, 73404582, 59697426, 1158363782, 1134494671, 1153382799, 59697426, 2754119650, 106390105, 1126329156, 1159170270, 60379886, 2534597628, 1187904452, 26056741, 2596410635]}, "2116271549": {"Year": 2002, "Title": "Microarchitectural denial of service: insuring microarchitectural fairness", "References": [60379886, 60379886, 60379886]}, "2121435882": {"Year": 2005, "Title": "Power-conscious design of the Cell processor's synergistic processor element", "References": [83637746]}, "2136066624": {"Year": 2007, "Title": "Penelope: The NBTI-Aware Processor", "References": [1198129048, 97130795, 97130795, 1160032607, 1164253245, 157670870, 162355128, 59697426, 133646729]}, "2168155601": {"Year": 1991, "Title": "Code duplication: an assist for global instruction scheduling", "References": [148324379, 148324379]}, "2146901347": {"Year": 1993, "Title": "A comparision of superscalar and decoupled access/execute architectures", "References": []}, "2170646545": {"Year": 1994, "Title": "A fill-unit approach to multiple instruction issue", "References": [8351582]}, "1980100490": {"Year": 1992, "Title": "A general-purpose CMOS associative processor IC and system", "References": [2754141368, 83637746]}, "2030260865": {"Year": 2014, "Title": "Harnessing Soft Computations for Low-Budget Fault Tolerance", "References": [1187160151, 2764364775, 1188756767, 195663827, 59697426, 1174403976, 59697426, 148324379, 59697426, 2754640668]}, "2163083614": {"Year": 2011, "Title": "Packet chaining: efficient single-cycle allocation for on-chip networks", "References": [97130795, 60379886, 59697426, 1187904452, 131268793, 60379886]}, "1983010633": {"Year": 1987, "Title": "European Cooperation in the Information Technology Industry", "References": []}, "2062030774": {"Year": 1998, "Title": "SerialExpress-a high performance workstation interconnect", "References": []}, "2166037505": {"Year": 1997, "Title": "A comparison of data prefetching on an access decoupled and superscalar machine", "References": []}, "2079568287": {"Year": 1987, "Title": "An algorithm for microcode compaction of VHDL behavioral descriptions", "References": [157670870, 81742775]}, "2083492745": {"Year": 2001, "Title": "Online check and recovery techniques for dependable embedded processors", "References": [1197805753]}, "2084120585": {"Year": 2011, "Title": "Data Marshaling for Multicore Systems", "References": []}, "2010298763": {"Year": 1978, "Title": "REDUCE/1700: A micro-coded Algebra system", "References": [1203999783, 148324379]}, "2107428139": {"Year": 2009, "Title": "Tree register allocation", "References": [181974911, 41449414, 153560523, 193995496, 193995496]}, "2544965182": {"Year": 2004, "Title": "Thermal Modeling, Characterization and Management of On-Chip Networks", "References": [1126329156, 1120728542, 1136691831, 1183230087, 1186985151, 178916657, 60379886]}, "2612435801": {"Year": 1973, "Title": "At the Programming Language - Microprogramming interface", "References": [59697426, 157921468]}, "2065158103": {"Year": 2002, "Title": "ULSI architectures for artificial neural networks", "References": [2624416718, 1161424158, 45693802, 157146593]}, "2150181997": {"Year": 2007, "Title": "Global Multi-Threaded Instruction Scheduling", "References": [1126329156, 41449414, 148324379, 59697426, 59697426, 1126329156, 59697426, 1198936338, 157670870, 1134494671]}, "2115561485": {"Year": 2006, "Title": "Fairness and Throughput in Switch on Event Multithreading", "References": [62238642, 60379886, 50071195, 59697426, 1126329156, 60379886, 1134494671, 60379886, 59697426, 60379886]}, "2168093120": {"Year": 2005, "Title": "Exploiting Vector Parallelism in Software Pipelined Loops", "References": [59697426, 59697426, 59697426, 1160032607]}, "2102078243": {"Year": 1998, "Title": "SH4 RISC multimedia microprocessor", "References": []}, "2734864302": {"Year": 2007, "Title": "Single-threaded vs. multi-threaded", "References": []}, "2002397317": {"Year": 1982, "Title": "Keynote address - the processor instruction set", "References": [1131341566, 60379886]}, "1965896686": {"Year": 1987, "Title": "The HM-Nucleus: Distributed Kernel Design for the Homogeneous Multiprocessor", "References": [50071195, 1171178643, 2765027720]}, "2171290184": {"Year": 1990, "Title": "A survey on bit dimension optimization strategies of microprograms", "References": [59697426, 157921468, 157670870, 17910731, 157670870, 121340289, 59697426]}, "1995816806": {"Year": 1979, "Title": "Hierarchical microprogram generating system", "References": [178916657]}, "1997620769": {"Year": 1984, "Title": "The Proposed IEEE 1000 Microcomputer System Bus Standard", "References": []}, "2766828645": {"Year": 2017, "Title": "Improving the effectiveness of searching for isomorphic chains in superword level parallelism", "References": [193995496, 148324379, 1129667634, 148324379, 118992489]}, "2095314640": {"Year": 2007, "Title": "On-Chip Interconnection Architecture of the Tile Processor", "References": []}, "2166701268": {"Year": 1989, "Title": "The AT&T WE32200 design challenge", "References": [59697426, 103482838, 60379886]}, "2014039063": {"Year": 2012, "Title": "Kilo TM: Hardware Transactional Memory for GPU Architectures", "References": [1191753779, 1159477486]}, "2038999733": {"Year": 2012, "Title": "SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", "References": [60379886, 60379886, 1129667634, 59697426]}, "2094446102": {"Year": 2005, "Title": "An experimental study of soft errors in microprocessors", "References": [1187160151, 8351582, 59697426, 133795288, 1187160151]}, "1978382577": {"Year": 1981, "Title": "Microprocessor Bus Structures and Standards", "References": [66124381, 157670870, 178916657, 195663827]}, "2086959903": {"Year": 1985, "Title": "A Multimicrocomputer-based Structure for Computer Networking", "References": []}, "1974232202": {"Year": 1997, "Title": "Virtual-address caches. Part 1: problems and solutions in uniprocessors", "References": [157670870, 60379886, 148324379]}, "2016625431": {"Year": 1990, "Title": "Microprocessor memory management units", "References": [193109227]}, "1965826455": {"Year": 1999, "Title": "Using NUMA interconnects for highly available filers", "References": [193109227]}, "2145191373": {"Year": 2008, "Title": "Reconfigurable energy efficient near threshold cache architectures", "References": [1183230087, 143190592, 60379886, 178916657]}, "2021515469": {"Year": 1982, "Title": "Programming Strategies In the Game of Push-Over", "References": [168309380]}, "2106439303": {"Year": 2002, "Title": "Using modern graphics architectures for general-purpose computing: a framework and analysis", "References": [131921510, 2754781246, 1164321581, 105380075, 37879656]}, "2167879279": {"Year": 1974, "Title": "Design of assembly level language for horizontal encoded microprogrammed control unit", "References": [118992489]}, "1970872298": {"Year": 2008, "Title": "Software Development Patterns [Micro Review]", "References": []}, "1985728000": {"Year": 1982, "Title": "A microprogramming language-directed microarchitecture", "References": [59697426]}, "2112753327": {"Year": 2009, "Title": "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", "References": [60379886, 153560523, 106390105]}, "2096346793": {"Year": 1991, "Title": "Dedicated tools for microprocessor education", "References": [68686220]}, "2566870951": {"Year": 2016, "Title": "Graphicionado: a high-performance and energy-efficient accelerator for graph analytics", "References": [1185109434, 60606485, 1136755600, 1175089206, 59697426, 60379886]}, "2062600138": {"Year": 1982, "Title": "Design of concurrently testable microprogrammed control units", "References": [157670870]}, "2142913445": {"Year": 1990, "Title": "On the testing of microprogrammed processor", "References": [157670870]}, "2070836635": {"Year": 2001, "Title": "Fault-tolerant embedded systems", "References": []}, "2164805017": {"Year": 1997, "Title": "Fuzzy logic microcontroller", "References": [2606228224]}, "2088969967": {"Year": 2001, "Title": "Microsoft's .NET platform introducing .NET [Book Reviews]", "References": []}, "2117294296": {"Year": 1995, "Title": "Self-regulation of workload in the Manchester Data-Flow computer", "References": [1162793720, 2606469623, 32326811, 153560523, 103482838]}, "2105057765": {"Year": 1972, "Title": "A microprogrammed implementation of a block structured architecture", "References": []}, "2169865228": {"Year": 2014, "Title": "Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", "References": [60379886, 60379886, 59697426, 60379886, 60379886, 1126329156, 60379886]}, "2169880332": {"Year": 2007, "Title": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", "References": [1183230087, 1164321581, 50071195, 1126329156, 131921510, 2606469623]}, "2114491263": {"Year": 1997, "Title": "Procedure placement using temporal ordering information", "References": [60379886, 60379886, 148324379, 112676551, 157670870, 54901669, 148324379, 148324379, 59697426, 60379886, 157921468, 16540516, 148324379]}, "2032885942": {"Year": 1987, "Title": "Operation scheduling in reconfigurable, multifunction pipelines", "References": [157670870, 60379886, 81742775]}, "300000759": {"Year": 1986, "Title": "Amodular multiprocessor merges existing chip sets andasophisticated, functional programming approach tosolve computationally intensive algorithms atmainframe speeds-at afraction ofthecost. TheTX16:A Highly Programmable ssor", "References": []}, "2103831744": {"Year": 1975, "Title": "A powerful microprogram control unit - the 6700", "References": []}, "2139025109": {"Year": 2002, "Title": "Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor", "References": [1134494671, 1155899826, 178916657, 1136691831, 1134494671]}, "2104760252": {"Year": 1995, "Title": "Fuzzy rule-based systems on general-purpose processors", "References": [1203500236, 2606228224, 76152103]}, "2062750269": {"Year": 1979, "Title": "Direct execution of C-string compiler texts", "References": []}, "2074763021": {"Year": 1982, "Title": "Personal Computers Aid the Handicapped", "References": []}, "2098736822": {"Year": 2007, "Title": "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", "References": [1134494671, 21029587, 148324379, 83637746, 1183230087]}, "2092046981": {"Year": 1999, "Title": "Designing and programming the emotion engine", "References": [131921510]}, "2154614859": {"Year": 2000, "Title": "Dynamic zero compression for cache energy reduction", "References": [83637746, 1126329156, 1131300907, 60379886]}, "2158684546": {"Year": 2009, "Title": "A case for dynamic frequency tuning in on-chip networks", "References": [1126329156, 60379886, 1126329156]}, "1965934672": {"Year": 1980, "Title": "A survey of high level microprogramming languages", "References": [157921468, 2626428507, 157670870]}, "2063637618": {"Year": 1998, "Title": "A tracking clock recovery receiver for 4-Gbps signaling", "References": []}, "2137782173": {"Year": 1993, "Title": "Interaction of multichip module substrates with high-density connectors", "References": []}, "2115229591": {"Year": 2010, "Title": "Future Directions in Computer Architecture Research", "References": []}, "1989221888": {"Year": 1980, "Title": "An implementation of microdiagnostics on the ECLIPSE\u00ae MV/8000", "References": []}, "2747359547": {"Year": 1999, "Title": "\u2018\u30aa\u30f3\u2010\u30b6\u2010\u30d5\u30e9\u30a4\u2019\u81ea\u52d5\u6b20\u9665\u5206\u985e\u306e\u4f7f\u7528\u306b\u3088\u308b\u6b69\u7559\u5411\u4e0a", "References": []}, "2081418732": {"Year": 2011, "Title": "Implementing Domain-Specific Languages for Heterogeneous Parallel Computing", "References": []}, "2157198501": {"Year": 1992, "Title": "Limitation of superscalar microprocessor performance", "References": []}, "2009997678": {"Year": 2011, "Title": "Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips", "References": [1130347816]}, "1967004917": {"Year": 2006, "Title": "Digitally Assisted Analog Circuits", "References": [81140365, 185806230, 63459445, 83637746, 1192710900, 83637746]}, "2074068127": {"Year": 1982, "Title": "Can We Stop Software Theft", "References": []}, "1966691503": {"Year": 1999, "Title": "AMD 3DNow! technology: architecture and implementations", "References": []}, "2047249316": {"Year": 2010, "Title": "SPARC64&#x2122; VIIIfx: Fujitsu&#x2019;s New Generation Octo Core Processor for PETA Scale computing", "References": []}, "2144835250": {"Year": 1989, "Title": "On optimal loop parallelization", "References": [178916657, 157670870]}, "1976919080": {"Year": 2014, "Title": "Skewed Compressed Caches", "References": [178916657, 1126329156, 59697426, 1126329156, 1126329156]}, "2113004652": {"Year": 1989, "Title": "A loop optimization technique based on scheduling table", "References": []}, "2788357221": {"Year": 2013, "Title": "Studtite: primo ritrovamento italiano", "References": []}, "2085766647": {"Year": 2000, "Title": "Teaching design in a computer architecture course", "References": []}, "2028665553": {"Year": 2009, "Title": "A Benchmark Characterization of the EEMBC Benchmark Suite", "References": [157670870, 1187733938, 1126329156, 1180629300, 54901669]}, "2083562588": {"Year": 2002, "Title": "Design and analysis of a robust real-time engine control network", "References": []}, "2101903894": {"Year": 2006, "Title": "Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management", "References": [1178330879, 1130451194, 59697426, 148324379, 60379886, 1126329156, 59697426]}, "2042446379": {"Year": 2003, "Title": "J2EE developer's handbook [Book Review]", "References": []}, "2000803387": {"Year": 1985, "Title": "The Engineering Workstation And the Engineering Support System - Present Status, Future Directions", "References": []}, "2115184416": {"Year": 2001, "Title": "Graph-partitioning based instruction scheduling for clustered processors", "References": [148324379, 178916657, 148324379, 1127352206, 68686220, 1136691831, 59697426]}, "2220914167": {"Year": 2015, "Title": "Efficient persist barriers for multicores", "References": [34995574, 1186985151, 60379886, 1176176731, 34995574]}, "2119764734": {"Year": 2006, "Title": "Tolerating Cache-Miss Latency with Multipass Pipelines", "References": [59697426, 1187904452]}, "2124491838": {"Year": 2010, "Title": "Architectural Implications of Nanoscale-Integrated Sensing and Computing", "References": [60379886, 59697426, 148324379]}, "1988132077": {"Year": 1989, "Title": "On electrical breakdown in superconducting accelerating cavities", "References": [187991544, 105243760, 24807848, 145630073]}, "2071799128": {"Year": 1997, "Title": "MOSIS eyes the future", "References": []}, "2120142006": {"Year": 2009, "Title": "Rock: A High-Performance Sparc CMT Processor", "References": [1136691831, 59697426, 178916657]}, "2129523505": {"Year": 1997, "Title": "The predictability of data values", "References": [1136691831, 59697426, 60379886, 59697426, 59697426, 1136691831]}, "2109432325": {"Year": 2012, "Title": "Improving Cache Management Policies Using Dynamic Reuse Distances", "References": [60379886, 26056741, 60379886, 54901669, 59697426, 60379886]}, "2081857319": {"Year": 1984, "Title": "A chip set microarchitecture for a high-performance VAX implementation", "References": []}, "2106203766": {"Year": 1994, "Title": "A comparison of two pipeline organizations", "References": [32326811]}, "2071528804": {"Year": 2007, "Title": "Reliability: Is it fortune or fallacy?", "References": []}, "2013734097": {"Year": 1987, "Title": "Graph based retargetable microcode compilation in the MIMOLA design system", "References": []}, "1968411746": {"Year": 2003, "Title": "A four-terabit packet switch supporting long round-trip times", "References": [1137850760, 1143723981, 158797327]}, "2070036581": {"Year": 2000, "Title": "Cool chips III", "References": [59697426, 66124381]}, "2164988937": {"Year": 2006, "Title": "Managing Distributed, Shared L2 Caches through OS-Level Page Allocation", "References": [1136691831, 1126329156, 103482838, 60379886, 1126329156]}, "2094761412": {"Year": 2010, "Title": "Miscellany [Book reviews]", "References": []}, "2239792497": {"Year": 2015, "Title": "Architecture-aware automatic computation offload for native applications", "References": [2534597628, 24191132, 148324379, 1200222865, 1191753779, 2622604671, 106296714, 1155899826, 1126329156, 157146593, 1184619595]}, "2157050575": {"Year": 2001, "Title": "Reducing power with dynamic critical path information", "References": [60379886, 1126329156, 60379886]}, "287770496": {"Year": 2003, "Title": "APPROXIMATE FAIR DROPPING (AFD), AN ACTIVE QUEUE MANAGEMENT SCHEME , ALLOCATES LINK BANDWIDTH IN AN APPROXIMATELY FAIR MANNER . AFD-NFT, AN ENHANCEMENT TO AFD, PERFORMS SIMILARLY AND IS MUCH EASIER TO IMPLEMENT . APPROXIMATE FAIR ALLOCATION OF LINK BANDWIDTH", "References": [66039016]}, "2166241631": {"Year": 2006, "Title": "Reunion: Complexity-Effective Multicore Redundancy", "References": [59697426, 1187160151]}, "2029443464": {"Year": 2010, "Title": "Rethinking Flash in the Data Center", "References": [59697426]}, "2096249894": {"Year": 1974, "Title": "User microprogrammability in the HP-21MX minicomputer", "References": []}, "2055327461": {"Year": 1983, "Title": "LSI Testing Techniques", "References": [178916657, 157670870, 157670870]}, "2040618590": {"Year": 2001, "Title": "JAZiO signal switching technology: a low-cost digital I/O for high-speed applications", "References": [1183230087]}, "1968029317": {"Year": 2009, "Title": "Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches", "References": [59697426, 60379886, 60379886]}, "2091397585": {"Year": 2003, "Title": "From Gutenberg to the global information infrastructure [Book Review]", "References": []}, "2086311651": {"Year": 1995, "Title": "The market and computer technology", "References": []}, "84718643": {"Year": 2005, "Title": "The (quote)power(quote) of communication", "References": []}, "1981951650": {"Year": 2013, "Title": "Multi-grain coherence directories", "References": [60379886, 60379886, 148324379, 1134494671, 60379886]}, "2144252997": {"Year": 1989, "Title": "A model for microarchitecture structure evaluation", "References": [59697426, 1187904452, 68686220, 81742775]}, "2141957376": {"Year": 2002, "Title": "Compiler managed micro-cache bypassing for high performance EPIC processors", "References": [59697426, 59697426, 59697426, 1186985151, 148324379, 60379886]}, "2040778410": {"Year": 2000, "Title": "Introducing the itanium processors", "References": []}, "312614913": {"Year": 2000, "Title": "EMBODYING AN EMERGING PHILOSOPHY OF EMBEDDED-CORE DESIGN, THE LATEST SUPERH MICROPROCESSOR PROVIDES A PLATFORM FOR A WIDE RANGE OF MULTIMEDIA APPLICATIONS . ITS SIMD EXTENSIONS PROVIDE THE PARALLELISM REQUIRED FOR EFFICIENT EXECUTION OF THESE APPLICATIONS . SH-5: THE 64-BIT SUPERH ARCHITECTURE", "References": [59697426]}, "1976931398": {"Year": 1997, "Title": "Java security: present and near future", "References": [68686220, 166774750, 193109227]}, "2151006783": {"Year": 1974, "Title": "A multi-microprocessor design", "References": []}, "2200646379": {"Year": 1988, "Title": "Design of a testable RISC-to-CISC control architecture", "References": [157670870, 178916657]}, "1986290360": {"Year": 2004, "Title": "Imitation happens [micro economics]", "References": []}, "2563694725": {"Year": 2016, "Title": "Continuous shape shifting: enabling loop co-optimization via near-free dynamic code rewriting", "References": [1176176731, 148324379, 1129667634]}, "2122429238": {"Year": 2007, "Title": "Time Interpolation: So Many Metrics, So Few Registers", "References": [2606469623, 148324379, 1130985203, 4179095]}, "2021969215": {"Year": 2008, "Title": "An Update on \"Exhaustion\"\u2014Supreme Court Decides Quanta Case", "References": []}, "2160066374": {"Year": 1985, "Title": "A Microcomputer-based Control System for a Three-Joint Robot Arm", "References": []}, "2146634722": {"Year": 1997, "Title": "Direct RAMbus technology: the new main memory standard", "References": []}, "2052322300": {"Year": 2000, "Title": "A single-chip multiprocessor for smart terminals", "References": [1183230087]}, "1993106226": {"Year": 1994, "Title": "Setting standards on the information superhighway", "References": []}, "2018392318": {"Year": 1991, "Title": "Alphorn: a remote procedure call environment for fault-tolerant, heterogeneous, distributed systems", "References": []}, "2108933953": {"Year": 2011, "Title": "CPUs, GPUs, and Hybrid Computing", "References": []}, "2760847610": {"Year": 2017, "Title": "UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition", "References": [2606697348, 2606697348, 59697426, 120977877]}, "2131929304": {"Year": 1998, "Title": "Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures", "References": [37538908, 148324379, 59697426, 81742775, 60379886, 1131341566]}, "2133165526": {"Year": 1996, "Title": "Java bytecode to native code translation: the caffeine prototype and preliminary results", "References": []}, "2155477811": {"Year": 1997, "Title": "Two fast and high-associativity cache schemes", "References": [1126329156, 193109227, 193109227]}, "2153027931": {"Year": 2006, "Title": "Merging Head and Tail Duplication for Convergent Hyperblock Formation", "References": [81742775, 1120715160, 148521650, 97130795, 81742775, 17643076, 1129667634, 148521650]}, "1992619105": {"Year": 1998, "Title": "Uncertainty, prediction, and the unexpected", "References": []}, "2293711804": {"Year": 1974, "Title": "BLAISE - 1726", "References": []}, "2139886068": {"Year": 1973, "Title": "Pipelined microprogrammed control of a real-time signal processor", "References": []}, "2118896605": {"Year": 2002, "Title": "Cherry: Checkpointed early resource recycling in out-of-order microprocessors", "References": [59697426, 97130795, 106390105, 1134494671, 59697426]}, "2143722023": {"Year": 1973, "Title": "Teaching basic computer organization through \u201cmicroprogramming\u201d", "References": []}, "1986465830": {"Year": 2003, "Title": "Discovering and exploiting program phases", "References": [1134494671, 60379886]}, "2099746875": {"Year": 2007, "Title": "Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures", "References": [1126329156, 2624381848, 2622339228, 59697426, 148324379, 2622339228, 37538908, 187991544, 112676551, 2606469623]}, "2161599053": {"Year": 1998, "Title": "Code compression based on operand factorization", "References": [1127352206, 1160032607, 4502562]}, "2164258371": {"Year": 2001, "Title": "The challenges of wearable computing: Part 1", "References": [2538182508, 2538182508]}, "2047060659": {"Year": 2012, "Title": "Cache-Conscious Wavefront Scheduling", "References": [1159477486, 59697426, 59697426]}, "1992976753": {"Year": 1984, "Title": "A System Executive for Real-Time Microcomputer Programs", "References": []}, "2122152887": {"Year": 1973, "Title": "Development of courses in microprogramming", "References": []}, "1995546379": {"Year": 2002, "Title": "The Sun Fireplane Interconnect", "References": [148324379, 59697426]}, "2092597321": {"Year": 2000, "Title": "Building real computer systems", "References": []}, "2169123391": {"Year": 1993, "Title": "Implementing precise interruptions in pipelined RISC processors", "References": []}, "2135131646": {"Year": 1995, "Title": "A case for NOW (Networks of Workstations)", "References": [122199241]}, "2102135074": {"Year": 2001, "Title": "Why standards are here to stay", "References": []}, "2293484255": {"Year": 1987, "Title": "Distributed microprogramming", "References": [157670870]}, "2155695023": {"Year": 2006, "Title": "Data-Dependency Graph Transformations for Superblock Scheduling", "References": [41449414, 59697426, 91278097, 32326811, 59697426]}, "2123171793": {"Year": 1988, "Title": "The trap as a control flow mechanism", "References": [60379886, 81742775]}, "2096035200": {"Year": 2008, "Title": "Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins", "References": []}, "2003714934": {"Year": 1984, "Title": "Design verification of a VLSI VAX microcomputer", "References": [81742775]}, "2019400723": {"Year": 1992, "Title": "European activities for EDA standardization", "References": []}, "2113174625": {"Year": 1994, "Title": "Characterizing the impact of predicated execution on branch prediction", "References": [178916657, 81742775, 178916657]}, "2134022882": {"Year": 2008, "Title": "Token tenure: PATCHing token counting using directory-based cache coherence", "References": [60379886, 60379886, 17643076, 59697426, 1126329156, 1126329156, 1126329156, 178916657, 60379886]}, "2030743268": {"Year": 2003, "Title": "Power evaluation of a handheld computer", "References": [59697426, 2493627025]}, "2103982793": {"Year": 1995, "Title": "Disjoint eager execution: an optimal form of speculative execution", "References": [157670870, 60379886, 157670870, 60379886, 59697426, 1198129048]}, "2040701288": {"Year": 2000, "Title": "The Intel IA-64 compiler code generator", "References": [59697426, 59697426]}, "2547000898": {"Year": 2012, "Title": "Security verification of hardware-enabled attestation protocols", "References": [1126329156, 1198471430, 193109227, 1186985151, 1136691831, 2537594308, 59697426]}, "2007364715": {"Year": 2002, "Title": "A hierarchical test methodology for systems on chip", "References": [1165622107]}, "2129381159": {"Year": 2008, "Title": "System-Level Performance Metrics for Multiprogram Workloads", "References": [60379886, 1176176731]}, "1546191675": {"Year": 2003, "Title": "Saturated patterned excitation microscopy with two-dimensional excitation patterns", "References": [141109035, 26208059, 182865820, 125754415, 168975578, 134390580]}, "1580766034": {"Year": 2001, "Title": "Emerging applications for the connected home", "References": []}, "2104680790": {"Year": 1991, "Title": "Performance and the i860 microprocessor", "References": []}, "2083826366": {"Year": 2012, "Title": "Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", "References": [1137827009, 1143723981, 1143723981, 60379886, 1137827009]}, "1975489482": {"Year": 2011, "Title": "Bundled execution of recurring traces for energy-efficient general purpose processing", "References": [59697426, 32326811, 72873717]}, "303269736": {"Year": 2006, "Title": "A CONTENT-AWARE SWITCH CAN OPTIMIZE CLUSTER-BASED SERVER ARCHITECTURES BY EXAMINING REQUESTS AND DISTRIBUTING THEM TO SERVERS ON THE BASIS OF APPLICATION -LEVEL INFORMATION. A NETWORK- PROCESSOR-BASED SWITCH CAN REDUCE HTTP PROCESSING LATENCY AND IMPROVE PACKET THROUGHPUT . A NETWORK PROCESSOR-BASED, CONTENT-AWARE SWITCH", "References": [62238642, 2534597628, 133922704]}, "2011266423": {"Year": 1988, "Title": "Applying the mu BTRON bus to a music LAN", "References": []}, "2031240284": {"Year": 1977, "Title": "A microprogrammed implementation of an architecture simulation language", "References": [1150919317]}, "2025400927": {"Year": 1985, "Title": "Verification of microprogrammed computer architectures in the S*-system: a case study", "References": [81742775, 81742775, 81742775, 81742775, 59697426]}, "2234679013": {"Year": 2015, "Title": "Efficiently prefetching complex address patterns", "References": [1126329156, 1134494671, 148324379, 182003359, 182003359, 60379886, 2606469623, 60379886, 60379886]}, "2088390796": {"Year": 1997, "Title": "Active Standards Projects [Micro Standards]", "References": []}, "2142829732": {"Year": 2000, "Title": "Relational profiling: enabling thread-level parallelism in virtual machines", "References": [157921468, 1160224924, 148324379, 148324379, 59697426]}, "2028292906": {"Year": 2004, "Title": "Memory ordering: a value-based approach", "References": [59697426, 106390105, 59697426, 60379886, 68686220, 59697426, 60379886, 59697426, 59697426, 130014885]}, "2564688911": {"Year": 2016, "Title": "Cache-emulated register file: an integrated on-chip memory architecture for high performance GPGPUs", "References": [1126329156, 1195800536, 59697426, 37538908, 1126329156]}, "2766489088": {"Year": 2017, "Title": "Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", "References": [59697426, 60379886, 2623583991, 17643076, 2622739841, 73539393, 106390105, 86033158, 1175089206, 1188965700, 1121227772, 59697426, 2624381848, 60379886, 17643076, 81616010]}, "1994790794": {"Year": 2014, "Title": "Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", "References": [1129667634, 1129667634, 1160213847, 962203723, 148324379, 60379886, 148324379, 60379886]}, "65326052": {"Year": 2005, "Title": "La miniera di manganese di Varenche (Aosta, Italia nord-occidentale): ardennite, arseniopleite, manganberzeliite, pirofanite, sarkinite, thortveitite, nuovo As-Sc-analogo della metavariscite e altre specie", "References": []}, "2157274115": {"Year": 2008, "Title": "A performance-correctness explicitly-decoupled architecture", "References": [193109227, 59697426, 59697426, 59697426]}, "2165176720": {"Year": 1995, "Title": "TNet: a reliable system area network", "References": [103482838, 2754362366]}, "2766888159": {"Year": 2017, "Title": "Harnessing voltage margins for energy efficiency in multicore CPUs", "References": [60379886, 1120728542, 59697426, 1120728542, 2531684445, 1131300907, 59697426]}, "2059743873": {"Year": 1997, "Title": "Virtual-address caches.2. Multiprocessor issues", "References": [157921468, 59697426, 59697426, 60379886, 60379886, 157670870, 60379886, 148324379, 112676551]}, "2024000605": {"Year": 2013, "Title": "Allocating rotating registers by scheduling", "References": [148521650, 148324379, 18360026, 148324379, 148324379]}, "2042777048": {"Year": 2011, "Title": "Encore: low-cost, fine-grained transient fault recovery", "References": [60379886, 50071195, 1128132410, 148324379, 60379886, 59697426, 2754640668]}, "2170257519": {"Year": 2013, "Title": "RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", "References": [1176176731, 59697426, 1173393762, 1126329156, 59697426, 50071195]}, "285096426": {"Year": 2004, "Title": "INVALIDATION -BASED PROTOCOL, AND EXPERIMENTS HAVE DEMONSTRATED UP TO A 51 PERCENT PERFORMANCE IMPROVEMENT, COMPARED TO A PURE SOFTWARE SOLUTION . INTEGRATING CACHE COHERENCE PROTOCOLS FOR HETEROGENEOUS MULTIPROCESSOR SYSTEMS, PART 1", "References": []}, "2035699185": {"Year": 1986, "Title": "MIDETT: Microprogrammed-system design technique and tools", "References": [92214702]}, "2170442902": {"Year": 1975, "Title": "The design of a system for the synthesis of correct microprograms", "References": [1203999783, 59697426, 2626428507, 103482838, 157670870]}, "2156413870": {"Year": 1996, "Title": "MMX technology extension to the Intel architecture", "References": [2754362366]}, "2153417531": {"Year": 1978, "Title": "PASC-HLL: An experience in design techniques for firmware and the supporting hardware", "References": []}, "2097130709": {"Year": 1974, "Title": "Micro control hardware and high level languages interpretor: An attempt of macro supported by firmware", "References": []}, "2036735247": {"Year": 1999, "Title": "Instruction fetch mechanisms for multipath execution processors", "References": [59697426, 60379886, 60379886, 60379886]}, "2762750764": {"Year": 2017, "Title": "Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", "References": [2595942241, 1187160151, 59697426, 1170566876, 60379886, 54901669, 50071195, 148324379, 5762857, 60379886, 1126329156, 54901669, 1126329156, 1187160151, 60379886]}, "2022282155": {"Year": 1990, "Title": "The Pax parallel computer", "References": []}, "2060112911": {"Year": 1999, "Title": "Forecasting commercial change", "References": []}, "2042168588": {"Year": 1998, "Title": "V830R/AV: embedded multimedia superscalar RISC processor", "References": []}, "2111981871": {"Year": 1996, "Title": "Custom-fit processors: letting applications define architectures", "References": [32326811]}, "1964856233": {"Year": 2012, "Title": "The Secret Life of Wally Madhavani", "References": []}, "2054316112": {"Year": 2002, "Title": "The ride before the fall. An inside scoop on the high-tech stock market bust", "References": []}, "2158168480": {"Year": 1992, "Title": "A 160 Mpixel/s IDCT processor for HDTV", "References": [1121227772]}, "2564303613": {"Year": 2016, "Title": "Crystalball: statically analyzing runtime behavior via deep sequence learning", "References": [1174403976, 59697426, 207023548, 68686220, 41449414, 1129667634, 1203999783]}, "2098289048": {"Year": 1976, "Title": "Microprogrammed implementation of a scheduler", "References": [59697426]}, "2011372565": {"Year": 1990, "Title": "On the edge-analysis of transactions and computers", "References": []}, "1979082513": {"Year": 1982, "Title": "The architecture and operational characteristics of the VMX host machine", "References": []}, "2012525536": {"Year": 2008, "Title": "Guest Editors' Introduction: Interaction of Many-Core Computer Architecture and Operating Systems", "References": []}, "2098933419": {"Year": 1988, "Title": "Hardware support for large atomic units in dynamically scheduled machines", "References": [157670870]}, "2033574178": {"Year": 2006, "Title": "A Sampling Method Focusing on Practicality", "References": [178916657, 148324379, 60379886]}, "2146246439": {"Year": 2001, "Title": "Dynamic speculative precomputation", "References": [60379886, 50071195, 60379886, 60379886]}, "2095686471": {"Year": 1989, "Title": "The P1073 medical information bus", "References": [2757030968]}, "2015680481": {"Year": 1998, "Title": "Year 2000, Windows 98, Help!", "References": []}, "2151373640": {"Year": 1990, "Title": "A fine-grained MIMD architecture based upon register channels", "References": []}, "2159324407": {"Year": 2009, "Title": "Architecting a chunk-based memory race recorder in modern CMPs", "References": [60379886, 103482838, 60379886, 148324379, 60379886]}, "2583967184": {"Year": 1995, "Title": "The memory-integrated network interface", "References": []}, "2126623885": {"Year": 1974, "Title": "The Microprogrammable Multi-Processor (MMP) system for simultaneous emulation of interoperating computer systems", "References": []}, "1970829758": {"Year": 1987, "Title": "Compacting MIMOLA microcode", "References": [157670870, 157670870, 157670870]}, "2077538444": {"Year": 2010, "Title": "Silicon MEMS Oscillators for High-Speed Digital Systems", "References": []}, "1993498663": {"Year": 2000, "Title": "Predicting the future", "References": []}, "2145265839": {"Year": 1987, "Title": "BTRON: THE Business-oriented Operating System", "References": []}, "2127414654": {"Year": 2003, "Title": "Design and implementation of high-performance memory systems for future packet buffers", "References": [60379886]}, "2021499088": {"Year": 1999, "Title": "Optimizations and oracle parallelism with dynamic translation", "References": [81742775, 118992489, 148324379]}, "2161469101": {"Year": 2013, "Title": "Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection", "References": [59697426, 59697426, 50071195, 73404582, 60379886, 59697426, 59697426, 59697426, 1137823534, 1126329156, 59697426, 59697426, 133646729]}, "2001753130": {"Year": 2014, "Title": "Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems", "References": [1126329156, 148324379, 1162226489, 1134494671, 1192165265]}, "2051875751": {"Year": 2008, "Title": "Hardware Atomicity: An Effective Abstraction for Reliable Software Speculation", "References": [157670870]}, "2057975896": {"Year": 2008, "Title": "IBM z10: The Next-Generation Mainframe Microprocessor", "References": [106390105, 106390105, 106390105]}, "335818653": {"Year": 2010, "Title": "ON-CHIP NETWORKS ARE BECOMING INCREASINGLY POPULAR AS A WAY TO CONNECT HIGH -PERFORMANCE SINGLE-CHIP COMPUTER SYSTEMS, BUT THERMAL ISSUES GREATLY LIMIT NETWORK DESIGN . THIS THERMAL MODELING AND SIMULATION FRAMEWORK COMBINES WITH A DISTRIBUTED RUNTIME SCHEME FOR THERMAL MANAGEMENT TO OFFER A PATH TO THERMALLY EFFICIENT ON -CHIP NETWORK DESIGN. TEMPERATURE-AWARE ON-CHIP NETWORKS", "References": [60379886, 1187904452]}, "2131533407": {"Year": 2000, "Title": "Silent stores for free", "References": [60379886, 1134494671, 60379886, 162355128, 1150919317, 60379886, 60379886, 1183230087]}, "2146043684": {"Year": 1974, "Title": "Microprogramming: A step of a top-down design methodology", "References": []}, "2148360597": {"Year": 1999, "Title": "Microelectronics in mobile communications: a key enabler", "References": []}, "2129942872": {"Year": 2000, "Title": "Flexible hardware acceleration for multimedia oriented microprocessors", "References": [1178330879]}, "2018443916": {"Year": 1990, "Title": "Micro Law-software patents", "References": [59697426]}, "1993099545": {"Year": 2012, "Title": "Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", "References": [1134494671, 60379886, 1153382799, 1187904452, 59697426]}, "2157900083": {"Year": 1996, "Title": "The future of microprocessors", "References": []}, "2235495043": {"Year": 2015, "Title": "Rubik: fast analytical power management for latency-critical systems", "References": [1173393762, 60379886, 1188739475, 106390105, 50071195, 1126329156, 50071195, 148324379]}, "2170472255": {"Year": 1999, "Title": "Compiler-directed dynamic computation reuse: rationale and initial results", "References": [148324379, 60379886, 50071195]}, "2152166204": {"Year": 2012, "Title": "A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips", "References": [59697426, 60379886, 1126329156]}, "2150401140": {"Year": 2008, "Title": "Shapeshifter: Dynamically changing pipeline width and speed to address process variations", "References": [1187904452, 59697426, 1134494671]}, "2051282875": {"Year": 2012, "Title": "(Re)Designing Data-Centric Data Centers", "References": [60379886, 62003192, 2605467207, 178916657, 1126329156, 103482838]}, "2101308451": {"Year": 1999, "Title": "Selective cache ways: on-demand cache resource allocation", "References": []}, "1992110264": {"Year": 1982, "Title": "A Multiprocessor Interface", "References": []}, "2141090099": {"Year": 1999, "Title": "An integrated functional performance simulator", "References": [1150940485, 60379886, 178916657, 59697426, 178916657]}, "2143483393": {"Year": 1985, "Title": "A practical approach to the evaluation of microcode systems", "References": [178916657]}, "2018861974": {"Year": 1993, "Title": "How does processor MHz relate to end-user performance? II. Memory subsystem and instruction set", "References": []}, "2022561725": {"Year": 2000, "Title": "Architectural considerations for CPU and network interface integration", "References": [66039016, 90422530]}, "2154209875": {"Year": 2005, "Title": "Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System", "References": [1136691831, 1134494671, 59697426, 59697426, 106296714]}, "2096572124": {"Year": 2009, "Title": "SHARP control: controlled shared cache management in chip multiprocessors", "References": [59697426, 50071195, 1134494671, 1134494671, 60379886, 2625747718]}, "2149511344": {"Year": 1999, "Title": "Core technologies in hardware and software (invited speaker)(abstract only)", "References": []}, "2094932420": {"Year": 2001, "Title": "Supplemental cryptographic hardware for smart cards", "References": [116977442, 106296714]}, "2146593389": {"Year": 2009, "Title": "POWER7 multi-core processor design", "References": []}, "2147387111": {"Year": 1975, "Title": "Design of a microprogrammed lexical microprocessor", "References": [2755927266]}, "1980535666": {"Year": 2000, "Title": "Optimizing fault tolerance in embedded distributed systems", "References": [2622034370, 87725633, 1196153040, 177980064]}, "1534570971": {"Year": 2001, "Title": "A comparison of F-actin labeling methods for light microscopy in different plant specimens: multiple techniques supplement each other", "References": [201230245, 48849333, 30841621, 201230245]}, "2160457705": {"Year": 1989, "Title": "A computing unit for FFP function evaluation in support of correctness proofs", "References": []}, "2073093596": {"Year": 1984, "Title": "Logic programming applied to hardware design specification and verification", "References": [177675236]}, "2159908132": {"Year": 2010, "Title": "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", "References": [59697426, 60379886, 59697426]}, "2544139045": {"Year": 2004, "Title": "Whole Execution Traces", "References": [148324379, 148324379, 148324379, 59697426, 193995496, 1134494671]}, "2016562955": {"Year": 2001, "Title": "Hardware and software symbiosis helps smart card evolution", "References": [106296714]}, "2062745922": {"Year": 2007, "Title": "The 15-Billion-Dollar Broadband Bonus", "References": []}, "1982181084": {"Year": 1986, "Title": "BBMSS: A bit-splice based microprogram simulation system", "References": []}, "1978096553": {"Year": 2003, "Title": "Extreme programming with Ant [Book Review]", "References": []}, "2233640613": {"Year": 2015, "Title": "The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU", "References": [59697426, 1190910256, 1198936338, 1136691831, 1120728542, 1126329156, 1187904452, 59697426, 2626326608, 1120728542, 60379886, 1131300907]}, "2026359058": {"Year": 2007, "Title": "West Coast Federal Appeals Court Upholds Chip Protection Act Violation Finding", "References": []}, "2124853806": {"Year": 1973, "Title": "PRIME\u2014a processor design for character recognition", "References": []}, "2149412112": {"Year": 2010, "Title": "Sampling Dead Block Prediction for Last-Level Caches", "References": [157670870, 1186985151]}, "2152491655": {"Year": 2006, "Title": "Architectural Support for Software Transactional Memory", "References": [148324379, 1147236337]}, "1599098103": {"Year": 1999, "Title": "Keyhole limpet hemocyanin (KLH): a biomedical review", "References": []}, "2113360004": {"Year": 1988, "Title": "MUTABOR, a coprocessor supporting memory management in an object-oriented architecture", "References": [103482838, 50071195, 1164519180, 178916657]}, "2767068499": {"Year": 2017, "Title": "BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors", "References": [1183230087, 1126329156, 59697426, 60379886, 60379886, 60379886, 1176176731, 83637746, 60379886, 1159443246, 60379886]}, "2003843528": {"Year": 2012, "Title": "A Big Payoff", "References": []}, "2057234250": {"Year": 2011, "Title": "Bulldozer: An Approach to Multithreaded Compute Performance", "References": [1134494671, 60379886]}, "1987361838": {"Year": 2000, "Title": "The 82460GX server/workstation chip set", "References": []}, "2534513754": {"Year": 2004, "Title": "Control Flow Optimization Via Dynamic Reconvergence Prediction", "References": [59697426, 60379886, 1126329156, 60379886, 1136691831, 54901669]}, "2107165052": {"Year": 2002, "Title": "Power protocol: reducing power dissipation on off-chip data buses", "References": [60379886, 1120728542, 1120728542, 17643076, 83637746]}, "2093594119": {"Year": 1990, "Title": "Merging data converters and DSPs for mixed-signal processors", "References": [59697426]}, "2100239196": {"Year": 2009, "Title": "Why design must change: rethinking digital design", "References": []}, "2120055392": {"Year": 2009, "Title": "Micro Review: Life and Work", "References": []}, "7902049": {"Year": 2000, "Title": "Join a Standards Group and See the World", "References": []}, "2057953464": {"Year": 2005, "Title": "Dealing with globalization", "References": []}, "23911661": {"Year": 1997, "Title": "Content providers: (quote)I was framed(quote) [copyright]", "References": []}, "2170334959": {"Year": 2011, "Title": "CRAM: coded registers for amplified multiporting", "References": [60379886, 1126329156]}, "2087980511": {"Year": 1979, "Title": "Application of hardware description languages to microprogramming: Method, practice, and limitations", "References": [1187904452]}, "2131971009": {"Year": 1972, "Title": "A technique for micro-simulation the software \"machine\"", "References": []}, "2042275089": {"Year": 2011, "Title": "Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", "References": [59697426, 59697426, 60379886, 148521650, 1134494671, 59697426, 1176176731, 59697426]}, "2009727218": {"Year": 2010, "Title": "Gordon: An Improved Architecture for Data-Intensive Applications", "References": [50071195, 103482838, 60379886]}, "2120710490": {"Year": 2003, "Title": "A case for studying DRAM issues at the system level", "References": [60379886]}, "2160801071": {"Year": 2005, "Title": "ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing", "References": [182003359, 60379886, 148324379, 1174403976, 1150919317, 50071195, 1136691831, 50071195, 59697426, 157670870, 17643076, 60379886, 1126329156, 1126329156, 1131341566, 60379886, 1126329156]}, "2157300467": {"Year": 2008, "Title": "Toward a multicore architecture for real-time ray-tracing", "References": [60379886, 106390105, 1200430907, 17850451, 1203869711, 59504999, 59697426, 60379886, 60379886, 106390105, 1187733938]}, "2041569951": {"Year": 1999, "Title": "Applying and implementing the MPEG-4 multimedia standard", "References": []}, "2161969922": {"Year": 1989, "Title": "On reordering instruction streams for pipelined computers", "References": [157670870, 81742775, 81742775, 60379886]}, "2763538132": {"Year": 2017, "Title": "IDEAL: image denoising accelerator", "References": [2735263775, 1121227772, 115304631, 158511090, 59697426, 1176176731]}, "2013086049": {"Year": 1984, "Title": "Fault Tolerance in Continuous Process Control", "References": [2758340722]}, "2026766537": {"Year": 2007, "Title": "Advice for investigators [reviews of \"advice for a young investigor (ramon y cajal, s.; 2004); agile retrospectives: making good teams great (derby, e. and larsen, d.; 2006); and oracel essentials, 4th ed. (greenwals, r., et al.; 2008)]", "References": []}, "1993242307": {"Year": 1991, "Title": "Implementing a DSP-based Petri-net simulation tool", "References": [1131341566, 1174403976]}, "2141602467": {"Year": 1993, "Title": "EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors", "References": [60379886, 106390105, 2754362366, 6725529, 59697426, 1186985151]}, "2164795104": {"Year": 1995, "Title": "Region-based compilation: an introduction and motivation", "References": [1162793720, 148324379, 81742775, 32326811, 193995496, 1136691831, 1127352206, 1198129048]}, "2102370630": {"Year": 1992, "Title": "Development of an ASIC set for signal processing", "References": []}, "2562250506": {"Year": 2016, "Title": "GRAPE: minimizing energy for GPU applications with performance requirements", "References": [1190910256, 2622739841, 1141854641, 59697426, 178916657, 1126329156, 59697426, 60379886, 1198780418]}, "2043596839": {"Year": 2011, "Title": "Virtualized ECC: Flexible Reliability in Main Memory", "References": [2624317935, 54901669]}, "2096193215": {"Year": 2006, "Title": "In-Network Cache Coherence", "References": [178916657, 1126329156, 59697426, 68126035]}, "2104965952": {"Year": 1991, "Title": "Rinda: a relational database processor with hardware specialized for searching and sorting", "References": [165364243]}, "1979660638": {"Year": 2014, "Title": "Architectural Specialization for Inter-Iteration Loop Dependence Patterns", "References": [1203869711, 60379886, 1159477486, 59697426, 1126329156, 60379886, 59697426, 178916657, 59697426, 962203723, 59697426, 60379886, 59697426, 1187904452, 178916657]}, "2165112931": {"Year": 1997, "Title": "Predicting data cache misses in non-numeric applications through correlation profiling", "References": [148324379, 60379886]}, "2164376452": {"Year": 2000, "Title": "On pipelining dynamic instruction scheduling logic", "References": []}, "2097869070": {"Year": 1995, "Title": "The M-Machine multicomputer", "References": [2755546534, 60379886, 148324379, 157921468, 1131341566, 32326811, 2764967264, 1155899826, 60379886, 1164519180, 60379886, 59697426, 1160032607, 60379886, 148324379, 2606469623]}, "187681765": {"Year": 2001, "Title": "Controlling code size of software-pipelined loops on the tms320c6000 vliw dsp architecture", "References": []}, "2119033173": {"Year": 1990, "Title": "A barrel shift microsystem for parallel processing", "References": []}, "2018470354": {"Year": 1980, "Title": "On fundamentals of computer-aided design of firmware", "References": [59697426]}, "2151887234": {"Year": 2010, "Title": "Architectural Support for Fair Reader-Writer Locking", "References": [193109227, 59697426, 60379886, 1140070953, 1134494671, 60379886]}, "2010721458": {"Year": 1978, "Title": "Programming a microcoded processor for speech waveform generation", "References": [68686220]}, "2058315483": {"Year": 2002, "Title": "The basics of performance-monitoring hardware", "References": [59697426]}, "1980994358": {"Year": 1984, "Title": "An Advanced Communication Protocol for the Proposed IEEE 896 Futurebus", "References": [59697426, 59697426]}, "2113263522": {"Year": 1992, "Title": "StaCS: a Static Control Superscalar architecture", "References": [157670870, 178916657, 1155899826]}, "2164357820": {"Year": 1989, "Title": "Distributed fault-tolerant real-time systems: the Mars approach", "References": [6725529, 196139623, 6725529, 193109227, 105799543]}, "2101718682": {"Year": 1993, "Title": "Shifting register windows", "References": [178916657]}, "2753226434": {"Year": 2001, "Title": "Investigating defect mechanisms for a low-volume resist coating recipe with a solvent prewet step.", "References": []}, "2101783826": {"Year": 1995, "Title": "Petri net versus module scheduling for software pipelining", "References": [81742775, 81742775, 148324379, 157921468]}, "2131556574": {"Year": 2001, "Title": "A high-speed dynamic instruction scheduling scheme for superscalar processors", "References": [157670870]}, "2110683663": {"Year": 2007, "Title": "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", "References": [60379886, 60379886, 60379886, 59697426]}, "2122108187": {"Year": 2008, "Title": "Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency", "References": [59697426, 60379886, 60379886, 1155899826, 1126329156]}, "2133202661": {"Year": 2003, "Title": "Universal mechanisms for data-parallel architectures", "References": [60379886, 2754362366, 60379886]}, "2136511082": {"Year": 1990, "Title": "A high-level microprogrammed processor", "References": []}, "2102520204": {"Year": 2007, "Title": "Standing on Solid Ground", "References": []}, "2127894564": {"Year": 1994, "Title": "Using heavy-ion radiation to validate fault-handling mechanisms", "References": [14279044, 8351582, 14279044, 2754640668]}, "2155370145": {"Year": 2009, "Title": "Characterizing flash memory: anomalies, observations, and applications", "References": [60379886, 1198936338]}, "2129889140": {"Year": 1996, "Title": "Assigning confidence to conditional branch predictions", "References": [1131341566, 148324379]}, "2054882590": {"Year": 2010, "Title": "Instruction Set Innovations for the Convey HC-1 Computer", "References": []}, "2130681828": {"Year": 2002, "Title": "Three extensions to register integration", "References": [59697426, 182003359, 59697426, 59697426]}, "2153631384": {"Year": 1974, "Title": "Some observations on modular design technology and the use of microprogramming", "References": [1203999783]}, "2098909011": {"Year": 1994, "Title": "Evolution of the PowerPC architecture", "References": [60379886, 157670870]}, "2099917337": {"Year": 1974, "Title": "A representation for the analysis of microprogram operation", "References": []}, "2125263803": {"Year": 1999, "Title": "Design challenges of technology scaling", "References": []}, "2139524927": {"Year": 2008, "Title": "Nanoscale Optical Computing Using Resonance Energy Transfer Logic", "References": [111155417, 67393510]}, "2025149901": {"Year": 2010, "Title": "Guest Editors' Introduction: Datacenter-Scale Computing", "References": []}, "295154441": {"Year": 1984, "Title": "Designed fornetwork applications, this system achieves fault tolerance byexploiting redundancies inherent instandard components. TheBasic Fault-tolerant System", "References": []}, "2113049982": {"Year": 1996, "Title": "RMP: fault-tolerant group communication", "References": [193109227, 1200222865, 118992489, 193109227, 1175089206]}, "71810690": {"Year": 2009, "Title": "Guest Editors' Introduction: Top Picks from the 2008 Computer Architecture Conferences.", "References": []}, "1516142763": {"Year": 1995, "Title": "/spl mu/ITRON for small-scale embedded systems", "References": [59697426]}, "2170935896": {"Year": 1974, "Title": "A virtual memory system for the Hewlett-Packard 2100A", "References": []}, "2009739781": {"Year": 1998, "Title": "Generating reliable embedded processors", "References": [73404582, 1186985151]}, "2034749070": {"Year": 1998, "Title": "Color processing in digital cameras", "References": []}, "2140515042": {"Year": 1994, "Title": "Minimizing register requirements under resource-constrained rate-optimal software pipelining", "References": [1160032607, 148324379, 1198129048, 81742775, 118992489, 59697426, 148324379]}, "1989386933": {"Year": 1996, "Title": "Patents on selling via the Net-really?", "References": []}, "2620051272": {"Year": 2005, "Title": "Characterizing recycled fumed silica slurries in ILD CMP applications", "References": []}, "2074217835": {"Year": 1977, "Title": "Operating system enhancement through firmware", "References": [122199241, 81742775]}, "2078201488": {"Year": 1983, "Title": "The MC68881 Floating-point Coprocessor", "References": []}, "159410687": {"Year": 1994, "Title": "The effects of predication on branch prediction", "References": []}, "2562859677": {"Year": 2016, "Title": "Keynotes: Internet of Things: History and hype, technology and policy", "References": []}, "2051069263": {"Year": 2014, "Title": "Hi-Rise: A High-Radix Switch for 3D Integration with Single-cycle Arbitration", "References": [1183230087, 60379886, 59697426, 1126329156, 1130451194, 60379886, 59697426, 60379886, 1183230087, 1126329156]}, "2130820665": {"Year": 2010, "Title": "Throughput-Effective On-Chip Networks for Manycore Accelerators", "References": [1159477486, 59697426, 59697426, 83637746, 60379886]}, "2134665172": {"Year": 1991, "Title": "Simulating a function of visual peripheral processes with an analog VLSI network", "References": []}, "2018227238": {"Year": 1999, "Title": "Real products, real technology [Guest Editor's Introduction]", "References": []}, "207116236": {"Year": 1993, "Title": "A BACK DOOR TO PROTECTING LOOK AND FEEL", "References": []}, "2020460319": {"Year": 2013, "Title": "Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", "References": [1137823534, 100835903, 1187904452, 1120728542, 59697426]}, "2093465006": {"Year": 1992, "Title": "Achieving supercomputer performane for neural net simulation with an array of digital signal processors", "References": [1127325140, 157670870]}, "2073022774": {"Year": 2002, "Title": "An implementable parallel scheduler for input-queued switches", "References": []}, "2023716278": {"Year": 2014, "Title": "RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks", "References": [1126329156, 59697426, 60379886, 193109227, 106390105]}, "1983257981": {"Year": 1998, "Title": "Wearable Computing: One man's mission", "References": []}, "2140211451": {"Year": 1993, "Title": "Micro Law: a guardedly cheerful note-for a change (computer program copyright)", "References": []}, "2124661536": {"Year": 1973, "Title": "Name resolutions using a microprogrammed interpretive technique", "References": []}, "2019289296": {"Year": 1995, "Title": "Winsocking the competition", "References": []}, "2086724906": {"Year": 2012, "Title": "Predicting Performance Impact of DVFS for Realistic Memory Systems", "References": [1136691831, 1195398546, 157670870, 157670870, 60379886, 59697426]}, "2117375648": {"Year": 1995, "Title": "Alternative implementations of hybrid branch predictors", "References": [1184001023, 59697426, 157670870, 60379886, 148324379]}, "2113814922": {"Year": 1990, "Title": "Interconnection synthesis with geometric constraints", "References": [1187904452, 100835903, 100835903]}, "2065044995": {"Year": 1993, "Title": "Reverse engineering for future compatibility", "References": []}, "2106563495": {"Year": 1996, "Title": "Speculative hedge: regulating compile-time speculation against profile variations", "References": [81742775, 59697426, 59697426, 59697426, 59697426]}, "106171756": {"Year": 2004, "Title": "Editor in Chief's Message: New Challenges and Burning Issues.", "References": []}, "2146330566": {"Year": 2008, "Title": "Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence", "References": [59697426, 60379886, 59697426, 148324379, 1134494671]}, "159974933": {"Year": 2009, "Title": "Guest Editors' Introduction: Hot Chips Turns 20", "References": []}, "2103851119": {"Year": 2006, "Title": "AN OVERVIEW OF THE MAIN SOURCES OF VARIABILITY AND SURVEYS VARIATION -TOLERANT CIRCUIT AND MICROARCHITECTURAL APPROACHES. IMPACT OF PARAMETER VARIATIONS ON CIRCUITS AND MICROARCHITECTURE", "References": [1126329156, 1120728542, 59697426, 83637746, 178916657]}, "2149833991": {"Year": 1992, "Title": "Hardware requirements for neural network pattern classifiers: a case study and implementation", "References": [79244937, 1127325140]}, "2138647432": {"Year": 2006, "Title": "Memory Protection through Dynamic Access Control", "References": [166774750, 2537594308, 1180274659]}, "91009409": {"Year": 1975, "Title": "Proceedings of the 8th annual workshop on Microprogramming", "References": []}, "104118945": {"Year": 2003, "Title": "Issues and Trends in High-Performance Processor Cores", "References": []}, "2051131850": {"Year": 2007, "Title": "Advice for Investigators", "References": []}, "2135005448": {"Year": 1995, "Title": "Register allocation for predicated code", "References": [193995496, 8351582, 1160032607, 148324379, 32326811, 81742775, 32326811, 59697426, 148324379, 148324379, 60379886]}, "1966785807": {"Year": 1998, "Title": "A new hierarchical disk architecture", "References": [148324379, 1126329156]}, "1986004968": {"Year": 2003, "Title": "The use and abuse of SPEC: An ISCA panel", "References": []}, "2040236374": {"Year": 1989, "Title": "Real-time implementation of the Newton-Euler equations of motion on the NEC mu PD77230 DSP", "References": [6068926, 76152103]}, "2161229588": {"Year": 1993, "Title": "Trends in low-cost, high-performance substrate technology", "References": []}, "2162047692": {"Year": 1996, "Title": "Instruction scheduling for the HP PA-8000", "References": [81742775]}, "2620320499": {"Year": 2006, "Title": "Developing a systematic approach to metal gates and high-k dielectrics in future-generation CMOS", "References": []}, "2138149927": {"Year": 1993, "Title": "Sparcle: an evolutionary processor design for large-scale multiprocessors", "References": [41449414, 148324379, 60379886, 2755927266, 2764967264]}, "2171148960": {"Year": 2007, "Title": "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs", "References": [123060138, 37538908, 1134494671, 148324379, 178916657, 59697426, 1120728542]}, "2020358881": {"Year": 2002, "Title": "Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture", "References": []}, "2043430816": {"Year": 1989, "Title": "The MC68332 microcontroller", "References": []}, "2056889047": {"Year": 1977, "Title": "Microprogram structures for high level language elements", "References": []}, "2565257681": {"Year": 2016, "Title": "NeSC: self-virtualizing nested storage controller", "References": [50071195, 2534597628]}, "2061769965": {"Year": 2002, "Title": "Competition policy for innovative industries", "References": []}, "1988767770": {"Year": 1985, "Title": "A customized control store design in microprogrammed control units", "References": [81742775, 157670870]}, "1983272330": {"Year": 1987, "Title": "An Application-Specific Coprocessor for High-Speed Cellular Logic Operations", "References": [199944782, 24688465, 24688465]}, "2135093596": {"Year": 1992, "Title": "A dynamic-programming technique for compacting loops", "References": [157670870, 148324379, 201849197, 59697426]}, "2014303186": {"Year": 1986, "Title": "The impact of VLSI on microprogramming", "References": [81742775]}, "2014721381": {"Year": 1984, "Title": "Design decisions influencing the microarchitecture for a Prolog machine", "References": [165364243]}, "2072730350": {"Year": 2008, "Title": "Architecting Efficient Interconnects for Large Caches with CACTI 6.0", "References": []}, "2127857039": {"Year": 1989, "Title": "A benchmark tutorial", "References": []}, "2015204010": {"Year": 1990, "Title": "Realizing the V80 and its system support functions", "References": [2754362366]}, "2011114771": {"Year": 1996, "Title": "Upgrading, catching up, and shooting for par [PC market economics]", "References": [103482838, 2623910026]}, "2102580681": {"Year": 2001, "Title": "Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", "References": [1126329156, 148324379, 60379886, 59697426, 148324379, 1155899826]}, "2140370341": {"Year": 2003, "Title": "The AMD Opteron processor for multiprocessor servers", "References": []}, "2035608983": {"Year": 1996, "Title": "Java [Micro Review]", "References": []}, "1997315494": {"Year": 1996, "Title": "Repetitive stress injuries", "References": []}, "2102976833": {"Year": 1989, "Title": "A microprogrammed interpreter for concurrent euclid", "References": [81742775]}, "2004807638": {"Year": 2012, "Title": "CoLT: Coalesced Large-Reach TLBs", "References": [2534597628, 54901669, 148324379, 1134494671, 60379886]}, "2040971003": {"Year": 1986, "Title": "Hardware Architecture Considerations in the WE32100 Chip Set", "References": [1183230087, 157670870]}, "1978352308": {"Year": 2007, "Title": "Thinking about Technology (Talbott, S.; 2007) [Book review]", "References": []}, "2104135477": {"Year": 2009, "Title": "A High-Speed Optical Multidrop Bus for Computer Interconnections", "References": [75679255, 175543413, 68686220]}, "216102782": {"Year": 1996, "Title": "The combination of scheduling, allocation, and mapping in a single algorithm", "References": []}, "2169625571": {"Year": 2009, "Title": "In-network coherence filtering: snoopy coherence without broadcasts", "References": []}, "1994338398": {"Year": 2013, "Title": "Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", "References": [60379886, 148324379]}, "2111093229": {"Year": 1973, "Title": "Organizing computer systems for learnability and useability", "References": [183285281]}, "1974121431": {"Year": 1989, "Title": "Effective VLSI processor architectures for HLL computers: the RISC approach", "References": [178916657, 1131341566, 103482838, 178916657]}, "2057604787": {"Year": 2008, "Title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part II: The \"Useful Arts\" Requirement", "References": []}, "2774900148": {"Year": 2005, "Title": "E-Manufacturing: Implementing fabwide process control systems with Interface-B APC solutions", "References": []}, "1974350084": {"Year": 1991, "Title": "Fun and games and microcomputer interfacing (laboratory exercises)", "References": []}, "229630678": {"Year": 2011, "Title": "VOLTAGE VARIATIONS ARE A MAJOR CHALLENGE IN PROCESSOR DESIGN .H ERE, RESEARCHERS CHARACTERIZE THE VOLTAGE NOISE CHARACTERISTICS OF PROGRAMS AS THEY RUN TO COMPLETION ON A PRODUCTION CORE 2D UO PROCESSOR. FURTHERMORE, THEY CHARACTERIZE THE IMPLICATIONS OF RESILIENT ARCHITECTURE DESIGN FOR VOLTAGE VARIATION IN FUTURE SYSTEMS.", "References": []}, "2151378366": {"Year": 1975, "Title": "Significance, benefits and pitfalls of microprogramming (Panel Session)", "References": []}, "1973248777": {"Year": 2009, "Title": "Revival: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", "References": [59697426, 1126329156]}, "2122975885": {"Year": 1997, "Title": "Designing an asynchronous processor using Petri nets", "References": [1162450063, 1204434967, 37538908, 1204434967]}, "2098764315": {"Year": 2009, "Title": "Tribeca: design for PVT variations with local recovery and fine-grained adaptation", "References": [59697426, 60379886]}, "2010175678": {"Year": 1993, "Title": "The development of ATM standards and technology: a retrospective", "References": []}, "2120974992": {"Year": 2008, "Title": "Temporal instruction fetch streaming", "References": [148324379, 148324379, 1203869711, 157670870, 60379886, 1126329156, 59697426, 59697426, 1176176731, 59697426, 59697426]}, "2001459549": {"Year": 2008, "Title": "Guest Editors' Introduction: Top Picks from the Computer Architecture Conferences of 2007", "References": []}, "2573660558": {"Year": 2000, "Title": "Living in the Era of Impatience", "References": []}, "2008533063": {"Year": 2006, "Title": "Five strategies for overcoming obviousness", "References": []}, "2121578356": {"Year": 1994, "Title": "Predicting and precluding problems with memory latency", "References": []}, "2002216891": {"Year": 1981, "Title": "Contrasting translation, verification and synthesis in software and firmware engineering", "References": [105431777]}, "2012194795": {"Year": 2012, "Title": "Optical high radix switch design", "References": [1153382799, 52123058, 196647941, 178776955]}, "2152423744": {"Year": 2000, "Title": "An empirical analysis of the IEEE-1394 serial bus protocol", "References": []}, "2111401634": {"Year": 2007, "Title": "Guest Editors' Introduction: On-Chip Interconnects for Multicores", "References": []}, "2169040609": {"Year": 1991, "Title": "Peripheral hardware and a hands-on multitasking lab", "References": []}, "2047223895": {"Year": 1989, "Title": "Requirements for high-surface electric fields for high-brightness FEL injectors", "References": [100016587]}, "1966431236": {"Year": 1984, "Title": "An automatic migration scheme based on modular microcode and structured firmware sequencing", "References": [81742775]}, "2094526959": {"Year": 2002, "Title": "The Quadrics network: high-performance clustering technology", "References": [59697426, 169320561]}, "1979072566": {"Year": 2000, "Title": "Itanium processor microarchitecture", "References": [59697426, 59697426, 178916657, 1183230087]}, "2055818721": {"Year": 2012, "Title": "FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", "References": [1183230087, 1126329156, 60379886, 1187160151, 2624381848]}, "2103060820": {"Year": 2010, "Title": "Server Engineering Insights for Large-Scale Online Services", "References": [50071195, 1163988186, 106296714]}, "1982583873": {"Year": 2010, "Title": "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford", "References": [148324379, 1138732554]}, "2612098703": {"Year": 1973, "Title": "A microprogrammed satellite graphics system", "References": [2626428507, 2626428507, 2626428507]}, "2103006842": {"Year": 2007, "Title": "Microarchitecture-Independent Workload Characterization", "References": [157670870, 1150919317, 182003359, 1134494671]}, "2040989226": {"Year": 2011, "Title": "What GPU Computing Means for High-End Systems", "References": [103482838, 59697426]}, "2104240303": {"Year": 1989, "Title": "Multiple operation memory structures", "References": [60379886]}, "1981408476": {"Year": 1999, "Title": "Environment for PowerPC microarchitecture exploration", "References": []}, "2027264202": {"Year": 1986, "Title": "The Design And Implementation of the MC68851 Paged Memory Management Unit", "References": [59697426, 59697426]}, "1984960905": {"Year": 1996, "Title": "Practical Unix and Internet Security, 2nd ed. [Books]", "References": []}, "2065694626": {"Year": 1980, "Title": "Some studies on microprogram optimization", "References": [1150208541, 158263287]}, "2031342720": {"Year": 2006, "Title": "The Mechanics of Filing a Patent", "References": []}, "2011993966": {"Year": 1999, "Title": "UltraSPARC-III: designing third-generation 64-bit performance", "References": []}, "2025082736": {"Year": 1986, "Title": "A Microprocessor-based Hypercube Supercomputer", "References": []}, "2133022205": {"Year": 1990, "Title": "Transputers-past, present and future", "References": [2622579721]}, "2028726038": {"Year": 1977, "Title": "MBALM/1700: A microprogrammed LISP machine for the Burroughs B1726", "References": [81742775, 148324379]}, "2533015806": {"Year": 1988, "Title": "Efficient macro-code emulation in hardwired pipelined processors", "References": [60379886]}, "2079195115": {"Year": 1995, "Title": "Optically interconnected multicomputers using inverted-graph topologies", "References": []}, "2034059960": {"Year": 2003, "Title": "Hot interconnects 10 - thinking beyond the internet", "References": []}, "2159449877": {"Year": 2004, "Title": "Conjoined-Core Chip Multiprocessing", "References": [59697426, 178916657, 1134494671, 182003359]}, "1986532645": {"Year": 2010, "Title": "The Next Chapter at Google [Micro Economics]", "References": []}, "2146292552": {"Year": 2010, "Title": "Ethernet for High-Performance Data centers: On the New IEEE Datacenter Bridging Standards", "References": [1130451194]}, "2034147186": {"Year": 2001, "Title": "Imagine: media processing with streams", "References": [148324379, 59697426]}, "24271774": {"Year": 1996, "Title": "Guest Editors' Introduction: Developing Interconnect Technology", "References": []}, "2163947040": {"Year": 2010, "Title": "Fractal Coherence: Scalably Verifiable Cache Coherence", "References": [1126329156, 120877133, 1163264588, 1159071770, 1169806927, 1186985151]}, "1991796240": {"Year": 1980, "Title": "Compressing control ROM for VLSI microprogrammed microprocessors", "References": [81742775]}, "2131783928": {"Year": 2008, "Title": "From SODA to scotch: The evolution of a wireless baseband processor", "References": []}, "2051927550": {"Year": 1981, "Title": "A Microcomputer-Based Controller for an Amusement Park Ride", "References": []}, "209897908": {"Year": 2003, "Title": "MARKET-RELATED TRENDS CONTINUE TO DRIVE INNOVATION IN THE SEMICONDUCTOR INDUSTRY . TODAY, THEY ARE PARTICULARLY DRIVING THE DESIGN OF SYSTEMS ON A CHIP , THE NEW BREED OF COMPLEX, HIGHLY INTEGRATED SYSTEMS . SYSTEM ON A CHIP: CHANGING IC DESIGN TODAY AND IN THE FUTURE", "References": []}, "2023972921": {"Year": 2006, "Title": "Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays", "References": [1126329156, 60379886]}, "2048110401": {"Year": 2010, "Title": "Scale-Out Networking in the Data Center", "References": [103482838, 1156688768, 1143723981, 103482838, 66039016]}, "2007636828": {"Year": 1994, "Title": "Guest Editor's Introduction: The PowerPC in Perspective", "References": []}, "2055877874": {"Year": 1987, "Title": "The Heidelberg Polyp System", "References": [14279044, 2624985437, 178916657, 142305363, 50451936, 157670870]}, "2135809601": {"Year": 2006, "Title": "Software Demand, Hardware Supply", "References": []}, "2009432695": {"Year": 2008, "Title": "FTC Sues N-Data for Violating Standards Commitment to IEEE", "References": []}, "2143807959": {"Year": 2006, "Title": "Die Stacking (3D) Microarchitecture", "References": [2623089141, 50071195, 1164762582, 2622702665, 1137823534, 1186985151]}, "1966565831": {"Year": 2008, "Title": "Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability", "References": []}, "2114978795": {"Year": 2005, "Title": "Improving Region Selection in Dynamic Optimization Systems", "References": [1129667634, 182003359, 59697426, 1127352206, 148324379, 1129667634]}, "2761710529": {"Year": 2017, "Title": "Beyond the socket: NUMA-aware GPUs", "References": [2597175965, 1126329156, 187377680, 59697426, 1203869711, 148324379]}, "2111927499": {"Year": 2002, "Title": "An interconnect architecture for networking systems on chips", "References": [1187904452, 1187904452, 59697426, 158797327, 81291924]}, "2082169047": {"Year": 1984, "Title": "An axiomatization of low-level parallelism in microarchitectures", "References": [103482838, 183285281, 63392143, 2755927266, 84409463]}, "2149051149": {"Year": 2003, "Title": "Fast path-based neural branch prediction", "References": [1134494671, 60379886, 148324379, 59697426, 193109227, 1161424158, 60379886]}, "2012616669": {"Year": 1983, "Title": "An Executive for Task-driven Multimicrocomputer Systems", "References": []}, "41978233": {"Year": 2001, "Title": "Hot chips 12", "References": []}, "1969885689": {"Year": 2004, "Title": "Transactional coherence and consistency: simplifying parallel hardware and software", "References": []}, "1972295129": {"Year": 2006, "Title": "Leveraging Wire Properties at the Microarchitecture Level", "References": [137773608, 59697426]}, "2137989868": {"Year": 2002, "Title": "Guest editor's introduction - systems on a chip: the next electronic design frontier", "References": []}, "2117516184": {"Year": 1994, "Title": "Analysis of the conditional skip instructions of the HP precision architecture", "References": []}, "2124369009": {"Year": 1990, "Title": "The 68040 processor. 2. Memory design and chip", "References": []}, "70089617": {"Year": 2000, "Title": "Performance in the New Millennium", "References": []}, "2006226132": {"Year": 1981, "Title": "General microprogram width reduction using generator sets", "References": [81742775, 157670870]}, "2131395890": {"Year": 1974, "Title": "Instruction decomposition and microprogramming by exception in a generalized processor", "References": []}, "2158554732": {"Year": 1992, "Title": "Enhanced region scheduling on a program dependence graph", "References": [148324379]}, "2059261620": {"Year": 2001, "Title": "Approximate fair dropping for variable length packets", "References": []}, "2123306899": {"Year": 1997, "Title": "Java-centric distributed computing", "References": [1171178643]}, "1980434088": {"Year": 1987, "Title": "A computer aided design automation system for developing microprogrammed processors: a design approach through HDLs", "References": [178916657, 68686220]}, "1973829506": {"Year": 2002, "Title": "Guest Editor's Introduction Hot Interconnects", "References": []}, "2115759758": {"Year": 1995, "Title": "Dynamic path-based branch correlation", "References": [157670870, 1183230087]}, "2145548053": {"Year": 1994, "Title": "Computer-aided hardware-software codesign", "References": [1187904452]}, "239012537": {"Year": 2003, "Title": "BY USING EXISTING PROCESSOR RESOURCES MORE EFFICIENTLY, HYPERTHREADING TECHNOLOGY IMPROVES PERFORMANCE AT LITTLE COST AND INCREASES CHIP SIZE BY LESS THAN 5 PERCENT. HYPERTHREADING TECHNOLOGY IN THE NETBURST MICROARCHITECTURE", "References": [60379886, 60379886, 60379886, 60379886, 178916657, 60379886]}, "2765771514": {"Year": 2017, "Title": "Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling", "References": [1176176731, 2625060797, 2626264198, 59697426, 100835903, 148324379, 185367456, 60379886, 59697426, 1126329156, 148324379, 2626264198, 2626264198]}, "1965659728": {"Year": 1996, "Title": "Microprocessors at 25", "References": []}, "2009425910": {"Year": 1995, "Title": "Virtual prototyping of embedded microcontroller-based DSP systems", "References": []}, "2051194878": {"Year": 1983, "Title": "Microcomputers, Slotcars, and Education", "References": []}, "2140057257": {"Year": 2004, "Title": "Dynamically Controlled Resource Allocation in SMT Processors", "References": [1136691831, 1134494671, 60379886, 60379886, 106296714, 1134494671, 60379886, 1126329156]}, "2107933985": {"Year": 1997, "Title": "Client-server computing on Shrimp", "References": [2606469623, 50071195]}, "2025178574": {"Year": 2007, "Title": "More Hot Stuff", "References": []}, "2069415493": {"Year": 2001, "Title": "A fast analog front-end processor for digital imaging systems", "References": []}, "2134049183": {"Year": 2007, "Title": "Research Challenges for On-Chip Interconnection Networks", "References": [59697426, 1159443246]}, "2132874735": {"Year": 2005, "Title": "Prefix segregation scheme for a TCAM-based IP forwarding engine", "References": [1143723981, 83637746, 1143723981, 1130451194]}, "2238595726": {"Year": 2015, "Title": "Large pages and lightweight memory management in virtualized environments: can you have it both ways?", "References": []}, "2105357761": {"Year": 1994, "Title": "Reducing memory traffic with CRegs", "References": [148324379]}, "2110792065": {"Year": 2008, "Title": "Testudo: Heavyweight security analysis via statistical sampling", "References": [148324379, 50071195, 59697426, 2537594308, 148324379, 1126329156]}, "2106570772": {"Year": 1990, "Title": "The selection of optimal cache lines for microprocessor-based controllers", "References": [60379886, 112676551, 1131341566, 178916657, 157670870, 60379886, 60379886, 60379886, 1155899826, 157670870]}, "2561995440": {"Year": 2016, "Title": "Co-designing accelerators and SoC interfaces using gem5-aladdin", "References": [60379886, 148324379, 60379886, 1203869711, 1183230087, 962203723, 1191474766, 60379886, 59697426]}, "2027177485": {"Year": 2011, "Title": "Pack & Cap: adaptive DVFS and thread packing under power caps", "References": [60379886, 1126329156, 1178330879, 59697426, 60379886, 1191753779, 1134494671, 1178330879, 59697426, 148324379, 50071195, 1120728542, 1120728542]}, "2165586255": {"Year": 2001, "Title": "Enhancing loop buffering of media and telecommunications applications using low-overhead predication", "References": [81742775, 60379886, 1178330879, 1150919317]}, "2096864363": {"Year": 2006, "Title": "SimFlex: Statistical Sampling of Computer System Simulation", "References": [1176176731, 178916657, 60379886]}, "2148354120": {"Year": 1992, "Title": "Toward zero-cost branches using instruction registers", "References": []}, "2563372635": {"Year": 2016, "Title": "MIMD synchronization on SIMT architectures", "References": [148324379, 1176176731, 1126329156, 59697426, 41449414, 131921510, 1203869711, 41449414, 60379886, 17643076, 1147236337]}, "2156250610": {"Year": 1998, "Title": "Evaluating MMX technology using DSP and multimedia applications", "References": [59697426, 148324379, 1190659448, 1161835747]}, "2107060232": {"Year": 1998, "Title": "Exploiting instruction level parallelism in geometry processing for three dimensional graphics applications", "References": [60379886]}, "2157110413": {"Year": 2010, "Title": "Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", "References": [54901669, 73404582, 60379886, 59697426]}, "2143994711": {"Year": 1974, "Title": "Teaching microprogramming(Panel Discussion)", "References": []}, "2076409189": {"Year": 1997, "Title": "Reducing system cost with software modems", "References": []}, "2258151456": {"Year": 2009, "Title": "Nuovo ritrovamento di bertrandite in Piemonte: cava Tignai, Bussoleno, Torino", "References": []}, "2063433820": {"Year": 1997, "Title": "The biology of technology", "References": []}, "2013735412": {"Year": 1990, "Title": "Compiler challenges with RISCs", "References": []}, "2042432783": {"Year": 2005, "Title": "Look-ahead architecture adaptation to reduce processor power consumption", "References": []}, "2071422945": {"Year": 2005, "Title": "Designing microprocessors with robust functionality and performance", "References": []}, "234615038": {"Year": 2000, "Title": "THIS ARTICLE PROVIDES AN INTRODUCTION TO THE MEMORY, I/O, AND GRAPHICS SUBSYSTEMS OF INTEL'S ITANIUM PROCESSOR CHIP SET AND DISCUSSES SEVERAL ASPECTS OF THE PROCESSOR BUS . THE 82460GX SERVER/ WORKSTATION CHIP SET", "References": []}, "2032227989": {"Year": 1986, "Title": "A dynamic very high-level debugger for low-level microprograms", "References": [157670870, 8351582, 157670870]}, "2025567168": {"Year": 2013, "Title": "Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency", "References": [1154737535, 59697426, 1128132410, 60379886, 59697426]}, "2103522716": {"Year": 1975, "Title": "Am2900 Bipolar Microprocessor family", "References": []}, "2066951238": {"Year": 2000, "Title": "The MAP1000A VLIM mediaprocessor", "References": [157670870]}, "2148708361": {"Year": 2001, "Title": "Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems", "References": [183885566, 1185109434, 1124527938, 1124527938, 1123349196, 1190910256]}, "2148642238": {"Year": 1974, "Title": "On improving operating system efficency through use of a microprogrammed, low-level environment", "References": []}, "2196951657": {"Year": 1988, "Title": "A data-flow driven resource allocation in a retargetable microcode compiler", "References": []}, "2011129011": {"Year": 1983, "Title": "Data Format and Bus Compatibility in Multiprocessors", "References": [178916657]}, "2103246828": {"Year": 2010, "Title": "Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", "References": [60379886, 1120728542, 59697426, 1134494671, 64721560]}, "2021397699": {"Year": 1986, "Title": "Application-Specific IC Design Technologies - A System Designer's Overview", "References": [60379886, 100835903]}, "2102112009": {"Year": 1990, "Title": "An application of L systems to local microcode synthesis", "References": []}, "1969006656": {"Year": 1985, "Title": "Real-Time Computing And the Engineering Support System", "References": []}, "2005487922": {"Year": 1999, "Title": "Micro-RISC architecture for the wireless market", "References": []}, "2154579949": {"Year": 1990, "Title": "Ideograph/ideogram: framework/hardware for eager evaluation", "References": [157670870, 60379886]}, "2166155386": {"Year": 2000, "Title": "Modulo scheduling for a fully-distributed clustered VLIW architecture", "References": [1136691831, 1131341566, 1155899826, 1176176731]}, "2142699925": {"Year": 2013, "Title": "Use it or lose it: wear-out and lifetime in future chip multiprocessors", "References": [1164253245, 83637746, 1187160151, 59697426, 1178330879, 60379886, 1178330879, 60379886, 2624381848, 1178330879, 1126329156, 1187904452]}, "2563305490": {"Year": 2016, "Title": "OSCAR: orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", "References": []}, "2009225651": {"Year": 2007, "Title": "Low-Power, High-Performance Architecture of the PWRficient Processor Family", "References": []}, "2015066180": {"Year": 2010, "Title": "Multicore: The View from Europe", "References": [1136691831, 1140070953]}, "2111397647": {"Year": 2000, "Title": "Eager writeback - a technique for improving bandwidth utilization", "References": []}, "2013281054": {"Year": 2012, "Title": "Composite Cores: Pushing Heterogeneity Into a Core", "References": [60379886, 178916657, 60379886, 1189675953, 1126329156, 60379886, 60379886, 59697426, 59697426, 148324379, 59697426]}, "2004447227": {"Year": 2007, "Title": "Mixing It Up", "References": []}, "2154876658": {"Year": 1993, "Title": "Micro law-glitches left in software copyright system", "References": []}, "2016137093": {"Year": 1994, "Title": "Portable electronics packaging technologies.", "References": []}, "2133066652": {"Year": 2014, "Title": "Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures", "References": [1153382799, 1178330879, 83637746, 54901669]}, "2096915853": {"Year": 1972, "Title": "Optimal selection of functional components for microprogrammable central processing units", "References": []}, "2565334518": {"Year": 2016, "Title": "Towards efficient server architecture for virtualized network function deployment: implications and implementations", "References": [59697426, 1134494671, 1198936338, 60379886, 1134494671, 50071195]}, "2007130930": {"Year": 2007, "Title": "Transactional Memory: An Overview", "References": [148324379, 1136074208]}, "2164215436": {"Year": 2002, "Title": "Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks", "References": []}, "2061923706": {"Year": 1981, "Title": "The Micro8 microcode assembler", "References": []}, "2064344201": {"Year": 2011, "Title": "Parallel application memory scheduling", "References": [157146593, 1134494671]}, "2011375610": {"Year": 1999, "Title": "Developing a 0.18-micron CMOS process", "References": []}, "2122866873": {"Year": 1985, "Title": "The Computer-aided Programming System - A Friendly Programming Environment", "References": [178916657, 8351582, 148324379]}, "2018867636": {"Year": 1995, "Title": "Advances in DRAM interfaces", "References": []}, "1997969822": {"Year": 2002, "Title": "FTC piles onto standardization Rambus' skullduggery", "References": []}, "2156823708": {"Year": 1974, "Title": "Modularity and multi-microprocessor structures", "References": [2626428507]}, "2099018580": {"Year": 2000, "Title": "Increasing the size of atomic instruction blocks using control flow assertions", "References": [60379886]}, "2168702624": {"Year": 1990, "Title": "A software pipelining based VLIW architecture and optimizing compiler", "References": [157670870]}, "2170881177": {"Year": 2013, "Title": "SAGE: self-tuning approximation for graphics engines", "References": [1199533187, 1127325140, 1174403976, 137030581, 148324379, 1136691831, 1126329156]}, "1988005842": {"Year": 2012, "Title": "Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", "References": [1136691831, 157670870, 1120728542, 122199241]}, "2118924037": {"Year": 1993, "Title": "Predictability of load/store instruction latencies", "References": [157146593, 60379886, 60379886, 1155899826, 122199241, 148324379, 1162793720]}, "2043340768": {"Year": 2010, "Title": "Power7: IBM's Next-Generation Server Processor", "References": [59697426, 2754119650]}, "2100157361": {"Year": 1992, "Title": "Microarchitecture support for dynamic scheduling of acyclic task graphs", "References": [60379886, 148324379, 2606469623, 112418432]}, "1971131355": {"Year": 1996, "Title": "Upgrade and Maintain Your PC, 2nd ed. [Books]", "References": []}, "2008379651": {"Year": 1984, "Title": "Word Processing with On-Line Script Recognition", "References": []}, "1974200321": {"Year": 1997, "Title": "Hardware-software interactions on Mpact", "References": []}, "2070775802": {"Year": 2004, "Title": "FTC turns back challenge on patent coverage", "References": []}, "2038266817": {"Year": 2003, "Title": "Code reading: The open source perspective [Book Review]", "References": []}, "2078399379": {"Year": 2006, "Title": "Legislating Entrepreneurship: An Oxymoron?", "References": []}, "1988664198": {"Year": 2008, "Title": "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications", "References": [83637746, 1128043032, 59933527, 106390105]}, "2035092409": {"Year": 1997, "Title": "Processor integration in a disk controller", "References": []}, "1982768168": {"Year": 2000, "Title": "Connecting the home with a phone line network chip set", "References": []}, "2087358668": {"Year": 2010, "Title": "Guest Editor's Introduction: Top Picks from the Computer Architecture Conferences of 2009", "References": []}, "1998040188": {"Year": 1992, "Title": "The message-driven processor: a multicomputer processing node with efficient mechanisms", "References": [157921468, 103482838, 178916657]}, "2112179997": {"Year": 1997, "Title": "Available paralellism in video applications", "References": [60379886]}, "1982738497": {"Year": 1996, "Title": "Upgrading, catching up, and shooting for par [Micro Economics]", "References": []}, "1977149250": {"Year": 2014, "Title": "Short-Circuiting Memory Traffic in Handheld Platforms", "References": [1178330879, 1138909778, 1136783206, 1137823534, 1126329156, 2624381848, 1160032607, 148324379]}, "2000321331": {"Year": 2013, "Title": "Trace based phase prediction for tightly-coupled heterogeneous cores", "References": [157670870, 59697426, 1126329156, 1126329156, 50071195, 60379886, 60379886, 60379886, 1187904452]}, "2764065518": {"Year": 2017, "Title": "Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", "References": [1185109434, 183285281, 1126329156, 59697426, 60379886, 148324379, 60379886, 1134494671, 59697426, 59697426, 60379886, 148324379, 1160224924, 1203869711, 148324379, 59697426]}, "2164881815": {"Year": 2001, "Title": "Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", "References": [2625883896, 83637746, 32326811, 1189675953]}, "304907564": {"Year": 2009, "Title": "42st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42 2009), December 12-16, 2009, New York, New York, USA", "References": []}, "2091742732": {"Year": 1987, "Title": "A Personal Computer-based Speech Analysis And Synthesis System", "References": [2755927266, 11296630]}, "2057822415": {"Year": 1989, "Title": "EMMA2: a high-performance hierarchical multiprocessor", "References": []}, "2124926188": {"Year": 1992, "Title": "The associative processor system CAPRA: architecture and applications", "References": []}, "2107376965": {"Year": 1989, "Title": "A functional model of clocked microarchitectures", "References": [92214702, 81742775, 178916657, 81742775]}, "2173779502": {"Year": 2001, "Title": "Optimizing polymers to increase pellicle lifetime and transmission for 157-nm lithography", "References": [105243760]}, "2137601248": {"Year": 2009, "Title": "Symptoms of Healthy Innovativeness", "References": []}, "1986128257": {"Year": 1985, "Title": "The Ampos Multiprocessor - A Computer System for Laboratory Use", "References": [127472826, 178916657]}, "2145035826": {"Year": 2008, "Title": "Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer", "References": [157670870, 59697426, 59697426, 1136691831, 193109227, 1126329156, 1126329156]}, "2098309982": {"Year": 1987, "Title": "Configuration of the CTRON* Kernel", "References": []}, "2003178100": {"Year": 2000, "Title": "Napster: a walking copyright infringement?", "References": []}, "2166781987": {"Year": 1995, "Title": "A system level perspective on branch architecture performance", "References": [1136691831, 148324379, 32326811, 60379886, 32326811]}, "2128633261": {"Year": 2005, "Title": "Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns", "References": [60379886, 60379886, 60379886, 17643076, 1136691831, 60379886]}, "2601573839": {"Year": 1992, "Title": "Atom probe field\u2013ion microscopy characterisation of ultra\u2013fine structures in maraging steels", "References": []}, "2002177359": {"Year": 2001, "Title": "Embedded system design computers as components: principles of enbedded computing system design [Book Reviews]", "References": []}, "2020671352": {"Year": 2004, "Title": "Seek and Show", "References": []}, "1981346158": {"Year": 2011, "Title": "A register-file approach for row buffer caches in die-stacked DRAMs", "References": []}, "2089131124": {"Year": 1998, "Title": "FX!32 a profile-directed binary translator", "References": [2759009781]}, "2066285554": {"Year": 1996, "Title": "Evaluating the Mflops measure", "References": [178916657, 60379886]}, "2022632182": {"Year": 2011, "Title": "A compile-time managed multi-level register file hierarchy", "References": [59697426, 50071195, 59697426, 181974911, 1131300907, 148324379, 1137823534, 1126329156, 1203869711]}, "2107283044": {"Year": 2002, "Title": "Reduced code size modulo scheduling in the absence of hardware support", "References": [32326811, 148324379, 59697426, 1134494671, 81742775]}, "2015618429": {"Year": 2003, "Title": "Weird turn of events in continuing rambus saga", "References": []}, "2073698215": {"Year": 1983, "Title": "The MOD Keyboard", "References": []}, "2124711255": {"Year": 1998, "Title": "Improving locality using loop and data transformations in an integrated framework", "References": [148324379, 148324379, 157670870, 1136691831, 157146593]}, "2150476673": {"Year": 2009, "Title": "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", "References": [50071195, 1198129048, 112708030, 59697426, 148324379, 178916657, 1120715160, 1134494671, 185367456, 148324379, 178916657]}, "2796773041": {"Year": 2018, "Title": "Productos de colaboraci\u00f3n BIM", "References": []}, "2029652462": {"Year": 1981, "Title": "The MC6809 In DMA Mode on the IEEE-488 Bus", "References": []}, "2295087662": {"Year": 2002, "Title": "Convergent scheduling", "References": [59697426, 81742775, 148324379, 3880285, 41449414, 148324379, 1126329156, 32326811]}, "2105808473": {"Year": 2003, "Title": "Exploiting value locality in physical register files", "References": [59697426, 60379886, 60379886, 50071195, 1134494671, 60379886]}, "2148570943": {"Year": 2003, "Title": "Macro-op scheduling: relaxing scheduling loop constraints", "References": [60379886, 60379886, 1126329156, 60379886, 60379886]}, "2160428323": {"Year": 2007, "Title": "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0", "References": [60379886, 59697426, 60379886, 1126329156, 1183230087, 60379886, 1186985151, 1164321581, 103482838, 59697426, 59697426, 59697426, 1143172275, 46058472]}, "2050204185": {"Year": 2000, "Title": "The broadband revolution", "References": []}, "2048207509": {"Year": 1974, "Title": "Microprogrammed significance arithmetic with tapered floating point representation", "References": []}, "2042681472": {"Year": 2014, "Title": "COMP: Compiler Optimizations for Manycore Processors", "References": [1134494671, 1136691831, 1129667634, 1134494671, 2626428507, 1195800536]}, "2092516345": {"Year": 2013, "Title": "BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment", "References": [60379886, 60379886, 1126329156, 103482838, 60379886, 60379886, 1136691831, 60379886]}, "2006501938": {"Year": 1998, "Title": "Microvias: the next generation of substrates and packages", "References": [66124381]}, "2116229235": {"Year": 1992, "Title": "A new approach to schedule operations across nested-ifs and nested-loops", "References": [60379886]}, "1968834151": {"Year": 1984, "Title": "A Proposed Radix- and Word-length-independent Standard for Floating-point Arithmetic", "References": [166129268, 163326656]}, "1999254879": {"Year": 1994, "Title": "Codesign of architectures for automotive powertrain modules", "References": [73404582, 123543520, 73404582]}, "1986097268": {"Year": 1996, "Title": "Industrial Strength SGML: An Introduction to Enterprise Publishing [Micro Review]", "References": []}, "109346042": {"Year": 1989, "Title": "Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture", "References": []}, "1982620925": {"Year": 1989, "Title": "Dark current in high-gradient accelerator", "References": []}, "2117269195": {"Year": 1991, "Title": "Executing loops on a fine-grained MIMD architecture", "References": [59697426, 8351582, 60379886]}, "2217374585": {"Year": 1999, "Title": "Dynamic memory disambiguation in the presence of out-of-order store issuing", "References": [60379886]}, "1991348960": {"Year": 2007, "Title": "Did the Price of the Internet Drop", "References": []}, "2153512189": {"Year": 2001, "Title": "Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", "References": [1126329156, 1120728542, 1126329156]}, "2053672241": {"Year": 1998, "Title": "Ties that bind: foreseeing foreclosure", "References": []}, "2150544120": {"Year": 1999, "Title": "CHALLENGES IN PROCESSOR MODELING AND VALIDATION", "References": []}, "2077139619": {"Year": 1986, "Title": "Microcode development tools for a capability-based processor", "References": []}, "2136998438": {"Year": 1991, "Title": "Implementation optimization techniques for architecture synthesis of application-specific processors", "References": [98930721, 60379886, 1198129048]}, "1974508055": {"Year": 1980, "Title": "Heuristics for the global optimization of microprograms", "References": [122199241]}, "2000335122": {"Year": 2010, "Title": "The GPU Computing Era", "References": [189701308]}, "2057406057": {"Year": 1981, "Title": "Hardware microcontrol schemes using PLAs", "References": [59697426, 81742775, 157670870, 172998616, 157670870, 157670870]}, "2115153748": {"Year": 1997, "Title": "MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems", "References": [1187904452, 1186985151, 59697426, 59697426]}, "2082684520": {"Year": 2008, "Title": "The Long Arc Behind Bill Gates' Wealth", "References": []}, "2029032478": {"Year": 1984, "Title": "A Smart Digital-Readout Circuit for a Capacitive Microtransducer", "References": [83637746]}, "2235375535": {"Year": 2015, "Title": "Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", "References": [1165622107, 59697426, 1126329156, 1187904452, 1120728542, 60379886, 1131300907]}, "2045325972": {"Year": 1984, "Title": "MASCO: An academic exercise in computer design using microprogramming", "References": []}, "2000038758": {"Year": 2009, "Title": "Memory Subsystems in High-End Routers", "References": [1135265656, 157670870]}, "2027985800": {"Year": 1990, "Title": "Hierarchical discrete-event simulation on hypercube architectures", "References": [157921468, 178916657, 59697426, 1131341566]}, "2148425700": {"Year": 2004, "Title": "Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", "References": [60379886, 97130795, 1134494671, 60379886]}, "2009886843": {"Year": 1984, "Title": "Migration implementation by integrating microprogramming and HLL programming", "References": [81742775, 81742775, 178916657, 148324379]}, "1570355134": {"Year": 2000, "Title": "Antigen retrieval on formaldehyde - fixed paraffin sections: its potential drawbacks and optimizatio", "References": []}, "2033030972": {"Year": 1987, "Title": "A visual microprogramming system", "References": []}, "2116170858": {"Year": 2008, "Title": "Copy or Discard execution model for speculative parallelization on multicores", "References": [1203869711, 59697426, 1136691831, 59697426, 59697426]}, "2082265286": {"Year": 1996, "Title": "MicroUnity's MediaProcessor architecture", "References": [2765071011]}, "2032482282": {"Year": 2007, "Title": "Wagging Wikipedia's long tail", "References": []}, "2137453738": {"Year": 2014, "Title": "Random Fill Cache Architecture", "References": [1159443246, 1195398546, 2764847869, 1126329156, 60379886, 2760694600, 157921468, 60379886, 59697426, 962203723]}, "2095586631": {"Year": 1992, "Title": "Consumer applications: a driving force for high-level synthesis of signal-processing architectures", "References": [1187904452, 1192710900, 1128132410, 126824455, 37538908]}, "2104809773": {"Year": 2005, "Title": "Continuous Path and Edge Profiling", "References": [148324379, 148324379, 59697426, 1129667634]}, "2076662080": {"Year": 2010, "Title": "Hardware Support for Relaxed Concurrency Control in Transactional Memory", "References": [60379886]}, "2138803271": {"Year": 1996, "Title": "Compiler synthesized dynamic branch prediction", "References": [59697426, 148324379, 59697426, 1126329156]}, "2092864686": {"Year": 2014, "Title": "Bias-Free Branch Predictor", "References": [1134494671, 60379886]}, "1994722246": {"Year": 1989, "Title": "Field-emission loading of superconducting accelerator cavities at L- and S-band frequencies", "References": [14279044]}, "1972399889": {"Year": 1999, "Title": "Balance scheduling: weighting branch tradeoffs in superblocks", "References": [125775545, 105046310, 157670870, 148324379, 41449414]}, "2554770544": {"Year": 2016, "Title": "Efficient kernel synthesis for performance portable programming", "References": [1129667634, 59697426]}, "2146038860": {"Year": 1989, "Title": "Definition of elementary arithmetic operations by using ACM", "References": []}, "2000570463": {"Year": 2010, "Title": "Building Broadband Ahead of Digital Demand", "References": []}, "2047688118": {"Year": 2002, "Title": "CAN for critical embedded automotive networks", "References": []}, "2113054025": {"Year": 1982, "Title": "Crossing the machine interface", "References": []}, "2053746940": {"Year": 1989, "Title": "The data-driven microprocessor", "References": [157670870, 1183230087, 1155899826, 103482838, 103482838]}, "2164352308": {"Year": 1989, "Title": "A CMOS neural network for pattern association", "References": [1161424158, 125754415]}, "2132671631": {"Year": 2000, "Title": "FIRST-YEAR GRADUATE DESIGN STUDENTS LEARN TO QUICKLY EVALUATE COMPLICATED COST -PERFORMANCE PROCESSOR TRADE-OFFS USING SIMPLE DESIGN TOOLS . USING SIMPLE TOOLS TO EVALUATE COMPLEX ARCHITECTURAL TRADE-OFFS", "References": []}, "2107518675": {"Year": 1993, "Title": "Instruction scheduling for the Motorola 88110", "References": [2754362366, 2754362366]}, "2103437529": {"Year": 1992, "Title": "Architecture and implementation of ICs for a DSC-HDTV video decoder system", "References": []}, "2050432237": {"Year": 2004, "Title": "A multilevel computing architecture for embedded multimedia applications", "References": [1178330879, 1187904452, 148324379]}, "1608421832": {"Year": 1996, "Title": "The microprocessor today", "References": []}, "2087685335": {"Year": 1997, "Title": "ANSI's role in standards development", "References": []}, "2062534367": {"Year": 2006, "Title": "Patent Claims Revisited: Examiners and Trolls", "References": []}, "2002057133": {"Year": 2011, "Title": "Big Chips and Beyond", "References": []}, "2765234579": {"Year": 2017, "Title": "DRISA: a DRAM-based Reconfigurable In-Situ Accelerator", "References": [3880285, 37538908, 1126329156, 2597175965, 60379886, 60379886, 60379886, 60379886, 1189675953, 1141854641, 139392130, 59697426, 2596710496, 17643076, 103482838, 17643076, 2624381848, 1178330879, 2754119650]}, "2071568619": {"Year": 1996, "Title": "Tuning the Pentium Pro microarchitecture", "References": []}, "2102088355": {"Year": 2004, "Title": "Itanium 2 processor 6M: higher frequency and larger L3 cache", "References": [83637746]}, "2164055186": {"Year": 1991, "Title": "ALPS: an algorithm for pipeline data path synthesis", "References": [100835903, 1192710900]}, "2004595362": {"Year": 1984, "Title": "A Reduced High-Level-Language Instruction Set", "References": [60379886, 148324379, 60379886, 103482838]}, "2082955408": {"Year": 1988, "Title": "GaAs microprocessors and digital systems: an overview of R&D efforts", "References": [178916657, 178916657, 92214702]}, "2113001268": {"Year": 1988, "Title": "Realization of Gmicro/200", "References": []}, "2140992341": {"Year": 1996, "Title": "Tango: a hardware-based data prefetching technique for superscalar processors", "References": [81742775, 157670870]}, "2269611829": {"Year": 1999, "Title": "The use of multithreading for exception handling", "References": [59697426, 60379886, 1126329156, 1134494671, 60379886, 148521650, 60379886]}, "2048178014": {"Year": 1979, "Title": "Design and implementation of a flexible and interactive microprogram simulator", "References": [122199241]}, "2766440306": {"Year": 2017, "Title": "TMI: thread memory isolation for false sharing repair", "References": [148324379, 148324379, 1129667634, 148324379]}, "2107757489": {"Year": 1991, "Title": "Software pipelining for transport-triggered architectures", "References": [178916657]}, "2045121596": {"Year": 2005, "Title": "Standardization skullduggery update: UMTS standard", "References": []}, "2089186670": {"Year": 1983, "Title": "A Performance Comparison of Three Contemporary 16-bit Microprocessors", "References": [157670870]}, "1976649568": {"Year": 2010, "Title": "SARC Coherence: Scaling Directory Cache Coherence in Performance and Power", "References": [60379886, 178916657, 157146593]}, "2135517221": {"Year": 2003, "Title": "Microlithography: trends, challenges, solutions, and their impact on design", "References": []}, "2565851976": {"Year": 2016, "Title": "Cambricon-x: an accelerator for sparse neural networks", "References": [59697426, 2597175965, 60379886, 1154737535, 1127325140, 68686220, 1164975091, 60379886, 55818814, 1126329156, 1194094125]}, "195077365": {"Year": 2004, "Title": "Automated microaxial tomography of cell nuclei after specific labelling by fluorescence in situ hybr", "References": []}, "2561860907": {"Year": 2016, "Title": "Approxilyzer: towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", "References": [1187160151, 148324379, 60379886, 2755154462, 60379886, 187377680, 148324379, 59697426, 1126329156]}, "2110038806": {"Year": 2000, "Title": "Efficient checker processor design", "References": [60379886, 99781599]}, "1923874077": {"Year": 2004, "Title": "Hot chips 15 - scaling the silicon mountain", "References": []}, "1978187377": {"Year": 2004, "Title": "Managing Wire Delay in Large Chip-Multiprocessor Caches", "References": [60379886, 148324379, 59697426, 60379886, 83637746, 59697426, 106296714, 1126329156, 120877133]}, "2070328746": {"Year": 2012, "Title": "SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", "References": [1126329156, 59697426, 1176176731, 148324379, 60379886, 2764454831]}, "1967786262": {"Year": 1986, "Title": "The NS32081 Floating-point Unit", "References": []}, "2161948491": {"Year": 2009, "Title": "Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip", "References": [83637746, 59697426, 54901669, 1134494671]}, "221961267": {"Year": 2012, "Title": "FREE-P\u2014FINE-GRAINED REMAPPING WITH ERROR CHECKING AND CORRECTING (ECC) AND EMBEDDED POINTERS\u2014REMAPS WORN-OUT NONVOLATILE RAM (NVRAM) BLOCKS AT A FINE GRANULARITY WITHOUT REQUIRING LARGE DEDICATED STORAGE AND PROTECTS NVRAM AGAINST BOTH HARD AND SOFT ERRORS .F URTHERMORE ,F REE-P CAN BE IMPLEMENTED PURELY IN THE MEMORY CONTROLLER, AVOIDING CUSTOM NVRAM DEVICES.", "References": [148324379]}, "2100909259": {"Year": 2009, "Title": "Characterizing the resource-sharing levels in the UltraSPARC T2 processor", "References": [62238642, 2764967264, 1203869711, 60379886, 60379886, 50071195]}, "2042844055": {"Year": 1994, "Title": "Hardware approaches to cache coherence in shared-memory multiprocessors, Part 1", "References": [60379886, 2754330098, 60379886, 60379886, 157670870, 193109227, 97130795, 60379886, 50071195, 60379886, 157146593, 59697426, 178916657, 178916657, 148324379, 60379886, 178916657]}, "2145964949": {"Year": 1988, "Title": "Organization of array data for concurrent memory access", "References": []}, "2015507393": {"Year": 2001, "Title": "COM+ [Book Review]", "References": []}, "1985767278": {"Year": 1984, "Title": "Fault Tolerance Achieved in VLSI", "References": []}, "2028958197": {"Year": 1996, "Title": "Anti-knockoff article protection law", "References": []}, "2052201685": {"Year": 2013, "Title": "Linearly compressed pages: a low-complexity, low-latency main memory compression framework", "References": [1126329156, 157670870, 60379886, 148324379, 60379886]}, "2005724636": {"Year": 1989, "Title": "Analog VLSI synaptic matrices as building blocks for neural networks", "References": []}, "2059885033": {"Year": 1982, "Title": "A Unique Microprcessor Instruction Set", "References": [103482838, 103482838]}, "2170273569": {"Year": 1974, "Title": "A probabilistic model for the evaluation of microprogram performance", "References": [157670870, 157670870]}, "2016701352": {"Year": 1979, "Title": "Virtual I/O, an experiment", "References": []}, "2117252459": {"Year": 1995, "Title": "An investigation of the performance of various instruction-issue buffer topologies", "References": [1164519180, 59697426, 178916657]}, "2160233634": {"Year": 2004, "Title": "Architecture for a hardware-based, TCP/IP content-processing system", "References": [1171922823, 1171922823]}, "2523266937": {"Year": 2006, "Title": "Meeting the future challenges of high-k gate dielectrics and metal gates", "References": []}, "2158433051": {"Year": 1976, "Title": "A microprogrammed machine architecture for efficient matrix multiplication", "References": []}, "2114471081": {"Year": 1995, "Title": "Visual inspection in industrial manufacturing", "References": [66124381]}, "2564806818": {"Year": 1995, "Title": "A general-purpose fuzzy inference processor", "References": []}, "2064820548": {"Year": 1984, "Title": "Transparent microprogramming in support of abstract type oriented dynamic vertical migration", "References": [148324379]}, "1966316532": {"Year": 2002, "Title": "Markets for technology", "References": []}, "44116013": {"Year": 1996, "Title": "E cient Path Pro ling", "References": []}, "2801655955": {"Year": 2018, "Title": "Colecci\u00f3n para arquitectura, ingenier\u00eda y construcci\u00f3n", "References": []}, "2215868337": {"Year": 1999, "Title": "Read-after-read memory dependence prediction", "References": [59697426, 59697426, 59697426]}, "2101562312": {"Year": 1991, "Title": "Viewing instruction set design as an optimization problem", "References": [148324379, 83637746, 1128132410, 2626428507]}, "2039754715": {"Year": 1983, "Title": "Binary-Decision-Based Programmable Controllers", "References": [103482838, 127472826, 157670870, 199543014, 157670870]}, "2766138099": {"Year": 2017, "Title": "Efficient support of position independence on non-volatile memory", "References": [1175089206, 1136631244]}, "2033257806": {"Year": 1984, "Title": "A model of clocked micro-architectures for firmware engineering and design automation applications", "References": [1131341566, 157670870]}, "2065731981": {"Year": 1996, "Title": "Compiling C on a multiple-stack architecture", "References": []}, "2101867036": {"Year": 2005, "Title": "Accelerating next-generation public-key cryptosystems on general-purpose CPUs", "References": [1166388686, 106296714, 148324379, 1153524033]}, "1982125317": {"Year": 2007, "Title": "AVIO: Detecting Atomicity Violations via Access-Interleaving Invariants", "References": [148324379, 148324379, 148324379, 148324379]}, "2010656677": {"Year": 2002, "Title": "Essential Java Style: Patterns for Implementation [Book Review]", "References": []}, "1967925841": {"Year": 2008, "Title": "MetaTM/TxLinux: Transactional Memory for an Operating System", "References": [148324379, 60379886, 148324379, 148324379, 60379886, 50071195]}, "2086322743": {"Year": 2010, "Title": "Challenges and Opportunities for Extremely Energy-Efficient Processors", "References": [96198239, 68686220, 103482838]}, "2048379626": {"Year": 2002, "Title": "Time-triggered architecture: a consistent computing platform", "References": [41449414]}, "2145576674": {"Year": 1972, "Title": "Ternary computers: part 2: emulation of a ternary computer", "References": []}, "1969470998": {"Year": 2002, "Title": "Model-based system development", "References": []}, "2150776253": {"Year": 1993, "Title": "Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors", "References": [157670870, 1131341566, 106390105, 1136691831]}, "2080689221": {"Year": 2006, "Title": "Format wars all over again", "References": []}, "1990669810": {"Year": 2009, "Title": "One of the Last Updates on Rambus Standardization Skullduggery", "References": []}, "2171546589": {"Year": 2005, "Title": "Automatic Thread Extraction with Decoupled Software Pipelining", "References": [148324379, 97130795, 106296714, 148324379]}, "2159066595": {"Year": 1982, "Title": "Assessing RJSCs In High-Level Language Support", "References": [1160032607, 1183230087, 178916657, 66124381]}, "2164821858": {"Year": 1993, "Title": "GPMB\u2014software pipelining branch-intensive loops", "References": [81742775, 148324379, 157670870, 92214702]}, "2112441694": {"Year": 1997, "Title": "Spider: a high-speed network interconnect", "References": []}, "2146743175": {"Year": 2007, "Title": "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors", "References": [59697426, 37538908, 1164253245, 60379886, 1164253245, 1120728542, 60379886, 83637746, 14676311, 83637746, 60379886, 1126329156]}, "2134723611": {"Year": 1973, "Title": "Memory utilization for a dynamically microprogrammed computer", "References": [157670870]}, "2187230075": {"Year": 2012, "Title": "Neural Acceleration for General-Purpose Approximate Programs", "References": [157670870, 1170695740, 1158833223, 1161424158, 59697426, 414566, 148324379, 143190592, 59697426, 1126329156, 60379886, 1174403976]}, "1985669264": {"Year": 1987, "Title": "A Distributed System for Real-Time Applications", "References": [157921468]}, "2033701696": {"Year": 1997, "Title": "Bebop Bytes Back: An Unconventional Guide To Computers", "References": []}, "2159324394": {"Year": 1998, "Title": "Effective cluster assignment for modulo scheduling", "References": [59697426, 112676551, 106296714, 106390105]}, "2171539112": {"Year": 2009, "Title": "Portable compiler optimisation across embedded programs and microarchitectures using machine learning", "References": [1129667634, 50071195, 1126329156, 148324379, 148324379, 59697426]}, "2086824047": {"Year": 1989, "Title": "An extensible DBMS for small and medium systems", "References": [1175089206, 90119964]}, "2010007067": {"Year": 1995, "Title": "The PTO on software patents", "References": []}, "2563678330": {"Year": 2016, "Title": "Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", "References": [1178330879, 60379886, 59697426, 59697426, 1164253245, 1153382799, 1126329156, 1126329156, 1187904452, 148324379, 60379886, 59697426, 59697426, 60379886, 148324379, 1187904452, 1129667634, 60379886]}, "2165111606": {"Year": 1989, "Title": "Abstract computing machines", "References": []}, "2050470968": {"Year": 1986, "Title": "Design and realization of MLM: a multilingual machine", "References": [157921468, 103482838, 103482838, 2626428507, 122199241]}, "2156143487": {"Year": 1993, "Title": "Software report-completely automated assembly", "References": []}, "2077192574": {"Year": 2003, "Title": "Nonuniform cache architectures for wire-delay dominated on-chip caches", "References": [60379886, 178916657]}, "2112085716": {"Year": 2003, "Title": "Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction", "References": [60379886, 17643076, 83637746, 59697426, 59697426, 1126329156]}, "2136973043": {"Year": 1985, "Title": "Electronic Scanners with Speech Output - A Communication System for the Physically Handicapped And Mentally Retarded", "References": [59697426]}, "2073176498": {"Year": 1977, "Title": "The Burroughs B1800 microprogrammed measurement system: A hybrid hardware/software approach", "References": []}, "2100124318": {"Year": 2007, "Title": "Spatial Sampling and Regression Strategies", "References": [1134494671, 60379886]}, "1968590262": {"Year": 1985, "Title": "Hardware acceleration of logic simulation using a data flow microarchitecture", "References": [1187904452, 1187904452]}, "2140712297": {"Year": 1994, "Title": "Minimum register requirements for a module schedule", "References": [2606469623, 60379886, 60379886]}, "1981247067": {"Year": 2009, "Title": "Guest Editors' Introduction: Hot Interconnects", "References": []}, "2103078980": {"Year": 2000, "Title": "Two-level hierarchical register file organization for VLIW processors", "References": [148324379, 148324379, 59697426, 59697426, 106390105]}, "2239446053": {"Year": 2015, "Title": "Enabling portable energy efficiency with memory accelerated library", "References": [148324379, 83637746, 59697426, 68686220, 60606485, 60379886]}, "2112878711": {"Year": 2009, "Title": "Optimizing shared cache behavior of chip multiprocessors", "References": [148324379, 1150208541, 1128132410, 106296714, 1129667634]}, "2008028606": {"Year": 1997, "Title": "Content providers: \"I was framed\" [copyright]", "References": []}, "2102388010": {"Year": 1997, "Title": "Streamlining inter-operation memory communication via data dependence prediction", "References": [148324379, 60379886, 59697426, 106390105, 60379886, 59697426, 2606469623, 59697426]}, "2101134669": {"Year": 1996, "Title": "Efficient path profiling", "References": [59697426, 41449414]}, "2002401344": {"Year": 1984, "Title": "Applications of pipelining to firmware", "References": []}, "2125445813": {"Year": 1995, "Title": "Partitioned register file for TTAs", "References": [103482838]}, "2161402454": {"Year": 2013, "Title": "Efficient management of last-level caches in graphics processors for 3D scene rendering workloads", "References": [59697426, 60379886, 1164321581, 60379886, 1134494671, 59697426, 60379886, 1164321581, 59504999, 1164321581, 60379886, 1164321581]}, "2088537257": {"Year": 1994, "Title": "Transient fault tolerance in digital systems", "References": [2754640668, 2754640668, 92214702, 1165622107, 2756320274, 157670870, 178916657, 1186985151, 1165622107, 157670870, 2754640668]}, "2050414404": {"Year": 2004, "Title": "Guest Editor's Introduction: Micro's Top Picks from Microarchitecture Conferences", "References": []}, "2120339890": {"Year": 2009, "Title": "A QVGA-Size Pixel-Parallel Image Processor for 1,000-fps Vision", "References": [199944782, 4502562]}, "2091022368": {"Year": 1981, "Title": "A Performance Study of a Microcomputer-Implemented FSK Receiver", "References": [70909456]}, "2087069511": {"Year": 2006, "Title": "Court Dismisses \"Copyright Champion's\" Source Code Copyright Suit", "References": []}, "1993337189": {"Year": 2007, "Title": "You're Invited to a Party! (How To Hold a Collaborative IP-Development Session)", "References": []}, "2119629105": {"Year": 1993, "Title": "Architecture of the Pentium microprocessor", "References": [2754362366]}, "2087349459": {"Year": 2007, "Title": "Reinventing Entrepreneurial Inventing for the 21st Century", "References": []}, "2238800873": {"Year": 2015, "Title": "Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems", "References": [1186985151, 34995574, 148324379, 157670870, 60379886, 1175089206, 97130795, 106296714, 103482838]}, "1994805710": {"Year": 2014, "Title": "Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", "References": [59697426, 1183230087, 1120728542, 1128132410, 1120728542, 1183230087, 138446831, 2622615189, 60379886, 1120728542, 106390105, 59697426, 59697426, 60379886, 83637746, 138446831, 60379886]}, "2117552728": {"Year": 2014, "Title": "A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events", "References": [1187904452, 163644703, 1136691831, 1153524033, 2537594308, 166774750, 59697426, 63392143, 12529635, 1126329156, 60379886, 1129385027, 163644703, 1127098075, 59697426, 60379886, 60379886, 59697426, 178916657, 60379886, 1198471430]}, "2004646314": {"Year": 1984, "Title": "TDL: A hardware/microcode test language interpreter", "References": [81742775, 81742775, 81742775]}, "2162777718": {"Year": 1997, "Title": "Path-based next trace prediction", "References": [60379886, 59697426, 59697426]}, "2023654661": {"Year": 1980, "Title": "The ECLIPSE\u00ae MV/8000 Microsequencer", "References": []}, "2105864407": {"Year": 2010, "Title": "Scalable Speculative Parallelization on Commodity Clusters", "References": [1155899826, 1126329156, 1147236337, 1129667634, 148324379, 1134494671]}, "217252022": {"Year": 2003, "Title": "ENERGY AND DELAY TRADEOFFS OCCUR WHEN A DESIGN MOVES SOME OR ALL LOCAL STORAGE OUT OF THE EMBEDDED DEVICE AND INTO A REMOTE SERVER . USING THE NETWORK TO ACCESS REMOTE STORAGE IN LIEU OF LOCAL MEMORY CAN RESULT IN SIGNIFICANT POWER SAVINGS . ENERGY-EFFICIENT NETWORK MEMORY FOR UBIQUITOUS DEVICES", "References": [148324379, 36560696, 2534597628, 1188024106, 2755546534, 83637746]}, "1967779563": {"Year": 1987, "Title": "Introduction to ITRON the Industry-oriented Operating System", "References": []}, "2053931413": {"Year": 1994, "Title": "A new PC parallel interface standard [IEEE Std 1284-1994]", "References": []}, "2114185860": {"Year": 2003, "Title": "Jumping on bandwagons", "References": []}, "2235673048": {"Year": 2015, "Title": "DCS: a fast and scalable device-centric server architecture", "References": [193109227, 1185109434, 60379886, 1126329156]}, "2068723426": {"Year": 1998, "Title": "Return Of The Jaded", "References": []}, "1500324516": {"Year": 2006, "Title": "Siliceous spicules in marine demosponges (example Suberites domuncula)", "References": [139399906, 6191820, 2765019254, 3880285, 171911960, 125754415, 136634221, 193677276]}, "1984561473": {"Year": 1974, "Title": "An integrated approach to the design of fault tolerant computing systems.", "References": [66124381, 172998616]}, "1982330718": {"Year": 1999, "Title": "Performance analysis and validation of the picoJava processor", "References": [1187904452, 60379886, 178916657]}, "2147378257": {"Year": 2009, "Title": "Execution leases: a hardware-supported mechanism for enforcing strong non-interference", "References": [2760694600, 148324379, 73404582, 106296714, 166774750, 1124964101, 1185109434, 59697426]}, "2099135670": {"Year": 2008, "Title": "Tradeoffs in designing accelerator architectures for visual computing", "References": [1203869711, 59697426, 59697426, 59697426, 1131341566, 97130795, 97130795, 59697426, 2754119650, 1197111096, 1150919317]}, "1971929086": {"Year": 1999, "Title": "Building the virtual world", "References": []}, "2165284728": {"Year": 2008, "Title": "Prefetch-Aware DRAM Controllers", "References": [106390105, 1131341566, 1126329156, 157670870, 60379886, 59697426, 60379886]}, "2235158524": {"Year": 2015, "Title": "Locking down insecure indirection with hardware-based control-data isolation", "References": [1198471430, 2537594308, 1163618098, 1186985151, 157670870]}, "2164549443": {"Year": 1991, "Title": "A Futurebus interface from off-the-shelf parts", "References": [1162793720, 59697426]}, "2072199147": {"Year": 2011, "Title": "Effective Communication [review of \".....Trees, Maps, and Theorems: Effective Commuincation for Rational Minds\" (Doumont, J.-L.; 2009)]", "References": []}, "2611152015": {"Year": 1999, "Title": "Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "2053833907": {"Year": 1985, "Title": "The design of an interactive compiler for optimizing microprograms", "References": [157921468]}, "2007787415": {"Year": 2004, "Title": "Asynchronous interconnect for synchronous SoC design", "References": [2759856744, 2755509037]}, "2146655423": {"Year": 2008, "Title": "A distributed processor state management architecture for large-window processors", "References": [60379886, 59697426, 59697426, 182003359, 1136691831, 1136691831]}, "2095993144": {"Year": 2011, "Title": "Beyond Traditional Microprocessors for Geoscience High-Performance Computing Applications", "References": []}, "2144159141": {"Year": 2009, "Title": "Using Intradisk Parallelism to Build Energy-Efficient Storage Systems", "References": []}, "2158251925": {"Year": 1988, "Title": "The proposal of a computing model for prototypes of microprogrammed machines solving complex problems", "References": [59697426]}, "2074425214": {"Year": 1993, "Title": "Spearmints: hardware support for performance measurements in distributed systems", "References": [178916657]}, "110621905": {"Year": 2000, "Title": "Falling Through the Cracks at Microsoft.", "References": []}, "2122418911": {"Year": 1996, "Title": "Combining loop transformations considering caches and scheduling", "References": [41449414, 148324379, 157146593]}, "2267940146": {"Year": 1992, "Title": "Proceedings of the 25th annual international symposium on Microarchitecture", "References": []}, "2151746018": {"Year": 2000, "Title": "Very low power pipelines using significance compression", "References": [83637746, 60379886, 81742775, 59697426]}, "2563863648": {"Year": 2016, "Title": "Dynamic error mitigation in NoCs using intelligent prediction techniques", "References": [1187904452, 60379886, 83637746, 14676311, 2623119252, 1134494671, 1187160151]}, "2067248311": {"Year": 1998, "Title": "Replica management for fault-tolerant systems", "References": [8351582, 148324379, 2754640668]}, "1992557321": {"Year": 1984, "Title": "Fault-Tolerant Microprocessor-Based Systems", "References": [157670870, 68686220, 68686220, 193624734]}, "1968907423": {"Year": 2000, "Title": "Validating trace-driven microarchitectural simulations", "References": [103482838, 1126329156, 2754650055, 1153926724]}, "2110177017": {"Year": 1974, "Title": "Emulation of computer networks by microprogrammable microcomputers", "References": [60379886]}, "2112324761": {"Year": 1992, "Title": "Partitioned register files for VLIWs: a preliminary analysis of tradeoffs", "References": [1189675953]}, "2003102128": {"Year": 1987, "Title": "Architecture of the TRON VLSI CPU", "References": []}, "2562493099": {"Year": 2016, "Title": "Exploiting semantic commutativity in hardware speculation", "References": [1153382799, 1126329156, 1185109434, 60379886, 1126463254, 59697426, 60379886, 157670870]}, "2093615975": {"Year": 1983, "Title": "Floppy Disk Data Transfer Techniques", "References": []}, "2138138067": {"Year": 1974, "Title": "A survey of techniques to reduce/minimize the control part/rom of a microprogrammed digital computer", "References": [1150208541]}, "1999193585": {"Year": 1997, "Title": "Division and square root: choosing the right implementation", "References": [157921468, 1197111096]}, "2078284647": {"Year": 1997, "Title": "IEEE Standards Development", "References": []}, "2019656987": {"Year": 2014, "Title": "Compiler Support for Optimizing Memory Bank-Level Parallelism", "References": [2626753082, 148324379, 1129667634, 1190910256, 59697426, 60379886, 1126329156]}, "2094315941": {"Year": 2001, "Title": "Design and verification of a stack processor virtual component", "References": []}, "1991724453": {"Year": 1991, "Title": "The Gmicro/100 32-bit microprocessor", "References": []}, "2068219292": {"Year": 2005, "Title": "Year-end cleanup", "References": []}, "2075002925": {"Year": 1995, "Title": "The RISC penalty", "References": []}, "2139353707": {"Year": 1998, "Title": "Large chip vs. MCM for a high-performance system", "References": [3606648, 2624381848, 68686220]}, "2097273347": {"Year": 2003, "Title": "Optimum power/performance pipeline depth", "References": [157146593, 19681352]}, "2163567705": {"Year": 1989, "Title": "A comparison of RISC architectures", "References": [1131341566, 60379886, 1131341566, 178916657]}, "1534618087": {"Year": 2005, "Title": "Not a mellifluous march to maturity [computer market]", "References": []}, "2129655902": {"Year": 2001, "Title": "Dual use of superscalar datapath for transient-fault detection and recovery", "References": [1131341566, 1170566876, 59697426]}, "2101315616": {"Year": 1974, "Title": "Dynamic instruction set evaluation", "References": []}, "2103698047": {"Year": 1993, "Title": "Measuring limits of parallelism and characterizing its vulnerability to resource constraints", "References": [1131341566, 60379886, 157670870, 60379886]}, "2171134329": {"Year": 1974, "Title": "An approach to optimization of horizontal microprograms", "References": [157670870, 50071195]}, "1981432979": {"Year": 2007, "Title": "On-Chip Optical Technology in Future Bus-Based Multicore Designs", "References": [2307745, 68686220]}, "2094147541": {"Year": 1981, "Title": "Using an oracle to measure potential parallelism in single instruction stream programs", "References": [157670870, 103482838, 157670870]}, "2052145604": {"Year": 1988, "Title": "Processor architecture considerations for embedded controller applications", "References": [2739583531, 157670870]}, "2080130190": {"Year": 1998, "Title": "Chip-package codesign for high-frequency circuits and systems", "References": [102439543, 1183230087]}, "294596674": {"Year": 2003, "Title": "SORTING AND SEARCHING ARE CLASSIC PROBLEMS IN COMPUTING. ALTHOUGH SEVERAL RAM-BASED SOLUTIONS EXIST, ALGORITHMS USING TERNARY CONTENT -ADDRESSABLE MEMORIES OFFER PERFORMANCE BENEFITS. USING THESE ALGORITHMS , A TCAM CAN SORT IN O(N) MEMORY CYCLES. SORTING AND SEARCHING USING", "References": []}, "2029337124": {"Year": 2012, "Title": "Godson-T: An Efficient Many-Core Processor Exploring Thread-Level Parallelism", "References": []}, "2136178925": {"Year": 1976, "Title": "Certification of microprograms by an algebraic method", "References": [59933527]}, "2109442995": {"Year": 2000, "Title": "Accurate and efficient predicate analysis with binary decision diagrams", "References": [1187904452, 60379886, 1128132410, 1136691831, 59697426, 60379886]}, "2170859464": {"Year": 1998, "Title": "Analyzing the working set characteristics of branch execution", "References": [1126329156, 60379886, 148324379, 59697426, 59697426]}, "2091018751": {"Year": 1986, "Title": "Data flow graph partitioning to reduce communication cost", "References": [178916657]}, "3021800": {"Year": 1989, "Title": "APPROPRIATE AND INAPPROPRIATE LEGAL PROTECTION OF USER INTERFACES AND SCREEN DISPLAYS .4. SCREEN DIS", "References": []}, "1999140870": {"Year": 1978, "Title": "Microprogrammed spectrum analysis", "References": [66124381, 70909456]}, "2078787346": {"Year": 2010, "Title": "3D Stacked Microprocessor: Are We There Yet?", "References": []}, "2084753239": {"Year": 1998, "Title": "To have and to have not [techno-haves and have-nots]", "References": []}, "2246623112": {"Year": 1997, "Title": "Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "1970468470": {"Year": 1982, "Title": "Microcode compaction via microblock definition", "References": [81742775, 122199241]}, "2032279137": {"Year": 1990, "Title": "Hot chips and soggy software", "References": []}, "2119306084": {"Year": 2009, "Title": "Low Vccmin fault-tolerant cache with highly predictable performance", "References": [73404582, 59697426, 106390105, 59697426]}, "2765095808": {"Year": 2017, "Title": "Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", "References": [59697426, 59697426, 148324379, 148324379, 1136691831, 60379886, 60379886, 59697426, 148324379, 1121227772, 1159477486, 1155899826]}, "2095739974": {"Year": 1994, "Title": "Portable electronic storage systems", "References": [66124381]}, "1985148487": {"Year": 2001, "Title": "Pinnacle: IBM MXT in a memory controller chip", "References": []}, "2074023483": {"Year": 2011, "Title": "Are Field-Programmable Gate Arrays Ready for the Mainstream?", "References": [112809824, 194867674, 1136755600, 2625909334, 73404582, 1171922823]}, "2048850946": {"Year": 1987, "Title": "VLSI And System Performance Modeling", "References": []}, "1987275546": {"Year": 2004, "Title": "QoS for high-performance SMT processors in embedded systems", "References": [1191753779]}, "2156635522": {"Year": 2011, "Title": "Medical Ultrasound Imaging: To GPU or Not to GPU?", "References": [2622579721, 168745376, 2622579721, 2754644355]}, "2162875803": {"Year": 2007, "Title": "Guest Editors' Introduction: Micro's Top Picks from the Microarchitecture Conferences", "References": []}, "2084211779": {"Year": 2003, "Title": "CSIDC: Competing students design real-world systems", "References": []}, "268123805": {"Year": 2004, "Title": "EMERGING HYBRID CHIPS CONTAINING CPU AND FPGA COMPONENTS ARE AN EXCITING NEW DEVELOPMENT PROMISING COMMERCIAL OFF -THE-SHELF ECONOMIES OF SCALE , WHILE ALSO SUPPORTING HARDWARE CUSTOMIZATION. PROGRAMMING MODELS FOR HYBRID FPGA-CPU COMPUTATIONAL COMPONENTS: A MISSING LINK", "References": [1191753779, 1190910256]}, "2089690415": {"Year": 2008, "Title": "On-Chip Memory System Optimization Design for the FT64 Scientific Stream Accelerator", "References": [60379886, 940282142, 60379886]}, "2003627221": {"Year": 2003, "Title": "Customizing the branch predictor to reduce complexity and energy consumption", "References": [60379886, 60379886, 60379886, 1134494671, 1120728542]}, "2613129406": {"Year": 2013, "Title": "Vigezzite ricca in Y e Si e a basso contenuto di tantalio: primo ritrovamento per Baveno.", "References": []}, "236456052": {"Year": 2000, "Title": "INTRODUCING THE FR500 EMBEDDED MICROPROCESSOR DEVELOPED FOR DIGITAL CONSUMER PRODUCTS, THE FR500 MICRO- PROCESSOR ISSUES FOUR INSTRUCTIONS SIMULTANEOUSLY AND CAN BE CONFIGURED IN A SMALL -SCALE CIRCUIT, MAKING IT POSSIBLE TO IMPLEMENT A LOW -COST, HIGH-PERFORMANCE SYSTEM.", "References": [32326811]}, "1970437456": {"Year": 2003, "Title": "Too much internet backbone", "References": []}, "2157168538": {"Year": 1995, "Title": "Systematically testing a real-time operating system", "References": [8351582]}, "2084388011": {"Year": 1987, "Title": "A Low-Cost Distributed Architecture for Telecommunicaion Systems", "References": [196647941]}, "2020221661": {"Year": 1984, "Title": "Patchable control store for reduced microcode risk in a VLSI VAX microcomputer", "References": []}, "2049393851": {"Year": 2002, "Title": "C# Essentials [Book Review]", "References": []}, "2133092990": {"Year": 2011, "Title": "Performance Implications of Nonuniform Device Topologies in Scalable Heterogeneous Architectures", "References": [21117631]}, "2152422320": {"Year": 2004, "Title": "Microarchitecture and Design Challenges for Gigascale Integration", "References": []}, "2027483675": {"Year": 1991, "Title": "A RISC processor for embedded applications within an ASIC", "References": [59697426]}, "2149047095": {"Year": 1999, "Title": "Compiler-driven cached code compression schemes for embedded ILP processors", "References": [1192710900, 1131341566, 32326811, 118992489, 106296714, 59697426, 148324379]}, "2521042077": {"Year": 2016, "Title": "Poisonivy: safe speculation for secure memory", "References": [1184048318, 100835903, 50071195, 59697426, 148324379, 60379886, 59697426, 1126329156, 50071195]}, "2062327110": {"Year": 1986, "Title": "A Facility for Simulating Multiprocessors", "References": [2626428507, 1200222865]}, "2095284861": {"Year": 1978, "Title": "Design objectives for high level microprogramming languages", "References": [2626428507]}, "2613742529": {"Year": 1973, "Title": "The Datasaab FCPU microprogramming language", "References": [118992489]}, "2087490419": {"Year": 1978, "Title": "Experience with an interactive basic machine implemented using the Burroughs B1700", "References": []}, "2145483435": {"Year": 2006, "Title": "NoSQ: Store-Load Communication without a Store Queue", "References": [60379886, 60379886, 59697426, 59697426, 60379886, 1126329156]}, "2136233929": {"Year": 2008, "Title": "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology", "References": [1126329156, 106390105, 60379886, 60379886, 37538908, 2624381848, 1189675953]}, "2156191262": {"Year": 2003, "Title": "LLVA: a low-level virtual instruction set architecture", "References": [157670870, 59697426, 59697426, 148324379]}, "2043649403": {"Year": 2003, "Title": "Power- and complexity-aware issue queue designs", "References": [60379886, 1136691831, 1120728542, 1128953550, 1136691831, 81742775, 1153382799, 60379886, 1186985151, 59697426, 1120728542, 59697426, 60379886]}, "2152587966": {"Year": 1992, "Title": "A dynamic associative processor for machine vision applications", "References": [68686220]}, "2011491452": {"Year": 2014, "Title": "Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", "References": [148324379, 60379886, 26056741, 1198121106, 1126329156]}, "2563587242": {"Year": 2016, "Title": "Stripes: bit-serial deep neural network computing", "References": [2597175965, 37538908, 2597173376, 60379886, 59697426, 2597175965, 148324379, 157670870, 83637746, 2597173376, 1136691831, 1121227772, 59697426, 1178330879, 1192710900]}, "2021446749": {"Year": 2005, "Title": "Long-term workload phases: duration predictions and applications to DVFS", "References": [1134494671, 1178330879, 37538908]}, "2567655207": {"Year": 2016, "Title": "A patch memory system for image processing and computer vision", "References": [1198936338]}, "2052661439": {"Year": 1982, "Title": "Structured Programming Can Be Applied to Microprocessors-Even by Novices", "References": []}, "2135116365": {"Year": 1995, "Title": "A cost-effective RISC/DSP microprocessor for embedded systems", "References": [103482838, 59697426, 103482838]}, "1498007934": {"Year": 1997, "Title": "EELS in the STEM: Determination of Materials Properties on the Atomic Scale", "References": [150871906]}, "2067575922": {"Year": 2014, "Title": "Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations", "References": [1129667634, 148324379, 1129667634, 60379886, 1129667634, 1153382799, 2764830807, 122199241, 1134494671]}, "2136444750": {"Year": 2009, "Title": "Improving cache lifetime reliability at ultra-low voltages", "References": [2624381848, 2624381848, 2902260, 106390105, 106390105, 83637746, 59697426, 60379886, 1137823534, 1190659448, 1197805753, 106390105]}, "1964328427": {"Year": 1986, "Title": "The MC68824 Token Bus Controller VLSI for the Factory LAN", "References": []}, "1972083965": {"Year": 1994, "Title": "Developing a parallel-readout optical-disk system", "References": [180314335, 83637746]}, "2135838575": {"Year": 2005, "Title": "Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities", "References": [1203869711, 1136691831, 59697426, 171741597, 1129667634]}, "2107679945": {"Year": 1988, "Title": "Multiple instruction issue and single-chip processors", "References": [81742775, 60379886, 83637746, 1131341566, 1131341566, 1136691831, 83637746]}, "2026124977": {"Year": 1997, "Title": "The software industry through an academic looking glass", "References": []}, "2149193801": {"Year": 1990, "Title": "A weighted technique for programmable logic devices minimization", "References": [157670870, 1150208541]}, "278249465": {"Year": 2004, "Title": "XDSPCORE IS A DIGITAL SIGNAL PROCESSOR (DSP) ARCHITECTURE THAT ENABLES TIME - AND SPACE-EFFICIENT EXECUTION OF TYPICAL DIGITAL SIGNAL APPLICATIONS WRITTEN IN HIGH -LEVEL LANGUAGES. OUR EVALUATION SHOWS THAT THE CORRESPONDING COMPILER CAN USE ALL THE DSP FEATURES AS EFFICIENTLY AS A PROGRAMMER CODING IN ASSEMBLY LANGUAGE . XDSPCORE: A COMPILER-BASED CONFIGURABLE DIGITAL SIGNAL PROCESSOR", "References": [2754781246]}, "2127760483": {"Year": 1997, "Title": "Tuning compiler optimizations for simultaneous multithreading", "References": [148324379, 97130795, 60379886, 148324379]}, "2090016851": {"Year": 1985, "Title": "An Interactive Debugging Environment", "References": [1200222865]}, "2531106878": {"Year": 2016, "Title": "SABRes: atomic object reads for in-memory rack-scale computing", "References": [59697426, 1171178643, 148324379, 3880285, 59697426, 59697426, 1173393762, 60379886, 60379886, 1158363782, 60379886]}, "2129821461": {"Year": 2011, "Title": "Standardization Skullduggery Revisited", "References": []}, "2009695704": {"Year": 1984, "Title": "The IEEE Softwae Engineering Stanldards Process", "References": []}, "1997117854": {"Year": 1997, "Title": "SLDRAM: high-performance, open-standard memory", "References": [59697426]}, "2062664368": {"Year": 2009, "Title": "Mixed-Signal Approximate Computation: A Neural Predictor Case Study", "References": [73404582]}, "259104825": {"Year": 2006, "Title": "LEAKAGE CURRENT IN THE NANOMETER REGIME HAS BECOME A SIGNIFICANT PORTION OF POWER DISSIPATION IN CMOS CIRCUITS AS THRESHOLD VOLTAGE, CHANNEL LENGTH, AND GATE OXIDE THICKNESS SCALE DOWNWARD. VARIOUS TECHNIQUES ARE AVAILABLE TO REDUCE LEAKAGE POWER IN HIGH- PERFORMANCE SYSTEMS. LEAKAGE POWER ANALYSIS AND REDUCTION FOR NANOSCALE CIRCUITS", "References": [83637746, 37538908]}, "2138815064": {"Year": 2011, "Title": "Scaling with Design Constraints: Predicting the Future of Big Chips", "References": [60379886, 60379886]}, "2148589677": {"Year": 2003, "Title": "The performance of runtime data cache prefetching in a dynamic optimization system", "References": [148324379, 1136691831, 1134494671, 60379886, 1129667634, 59697426, 148324379]}, "2090529881": {"Year": 2001, "Title": "Hardware/software cost analysis of interrupt processing strategies", "References": [157670870, 157670870]}, "2065718838": {"Year": 1996, "Title": "Bulletin boards and net sites", "References": []}, "2046574526": {"Year": 2007, "Title": "Processor Design in 3D Die-Stacking Technologies", "References": [148324379, 1138909778, 60379886, 1186985151]}, "2162630919": {"Year": 2010, "Title": "Adaptive and Speculative Slack Simulations of CMPs on CMPs", "References": [60379886, 60379886, 97130795, 1126329156, 60379886, 1176176731, 1149327232, 8351582]}, "2060527779": {"Year": 2004, "Title": "Speculative incoherent cache protocols", "References": [59697426, 148324379, 178916657, 60379886]}, "2064237566": {"Year": 1995, "Title": "Micro Standards: preparing for global participation", "References": []}, "1996842419": {"Year": 1995, "Title": "A Beam-and-Ball Controller Prototype", "References": []}, "1976155468": {"Year": 1985, "Title": "A microprogrammable architecture with quasi time-transparent structured control", "References": [60379886]}, "2020517863": {"Year": 2014, "Title": "Load Value Approximation", "References": [60379886, 148324379, 165973286, 1126329156, 68686220, 1176176731, 1203869711]}, "2766040387": {"Year": 2017, "Title": "Summarizer: trading communication with computing near storage", "References": [34995574, 2625747718, 1126329156]}, "1981719014": {"Year": 1985, "Title": "A Performance Study of Mutual Exclusion/Synchronization Mechanisms in an IEEE 796 Bus Multiprocessor", "References": [32573412]}, "2130401966": {"Year": 1992, "Title": "Exploiting instruction-level parallelism: the multithreaded approach", "References": []}, "2155064649": {"Year": 1973, "Title": "Micro emulation: When to do it and when not to do it", "References": []}, "2065911229": {"Year": 2009, "Title": "Survey and performance evaluation of real-time operating systems (RTOS) for small microcontrollers", "References": [59697426]}, "2157277461": {"Year": 2005, "Title": "The Future Evolution of High-Performance Microprocessors", "References": []}, "2159334994": {"Year": 1994, "Title": "Height reduction of control recurrences for ILP processors", "References": [1198129048, 2606469623, 1198129048, 60379886, 60379886]}, "2170212840": {"Year": 1992, "Title": "A VLIW architecture for optimal execution of branch-intensive loops", "References": [60379886, 81742775, 59697426, 60379886, 59697426]}, "2157447136": {"Year": 2007, "Title": "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", "References": [1184001023, 143190592, 128536549, 83637746, 4502562, 37538908, 1120728542, 1183230087, 1186985151, 148324379, 2624381848, 178916657, 60379886, 59697426, 87725633]}, "2054669265": {"Year": 2004, "Title": "Guest Editors' Introduction: Opportunities and Challenges in Embedded Systems", "References": []}, "1975698617": {"Year": 2014, "Title": "Transparent Hardware Management of Stacked DRAM as Part of Memory", "References": [59697426, 60379886, 50071195, 157670870, 60379886, 1134494671, 59697426, 59697426, 1191753779, 60379886, 1153382799, 59697426]}, "2011973943": {"Year": 2006, "Title": "The future will soon be here", "References": []}, "2167678606": {"Year": 2007, "Title": "Self-calibrating Online Wearout Detection", "References": [59697426, 169988927, 1187160151, 2622339228]}, "2072170610": {"Year": 1981, "Title": "Development tools for user microprogramming", "References": []}, "2766463593": {"Year": 2017, "Title": "Architectural opportunities for novel dynamic EMI shifting (DEMIS)", "References": [59697426, 148324379, 148324379, 1176176731]}, "2092143766": {"Year": 2011, "Title": "Automated Full-System Power Characterization", "References": []}, "2765174675": {"Year": 2017, "Title": "PARSNIP: performant architecture for race safety with no impact on precision", "References": [59697426, 1177184315, 1129667634, 60379886, 148324379, 148324379, 148324379, 1126329156, 148324379, 148324379, 178916657]}, "1987110977": {"Year": 1977, "Title": "MICROSIM: A microinstruction simulator for teaching microprogramming and emulation", "References": []}, "1985337831": {"Year": 1996, "Title": "King of the Seven Dwarfs: General Electric's Ambiguous Challenge to the Computer Industry [Books]", "References": []}, "2017472544": {"Year": 2006, "Title": "Dynamic-Compiler-Driven Control for Microprocessor Energy and Performance", "References": [148324379, 60379886, 1129667634]}, "2002148112": {"Year": 2006, "Title": "Opportunistic Transient-Fault Detection", "References": [59697426, 60379886, 60379886, 60379886, 60379886]}, "2156868652": {"Year": 1976, "Title": "Design problems in emulating the MIX computer on the Microdata 1600", "References": []}, "2120812270": {"Year": 2004, "Title": "Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", "References": [47508943, 59697426, 59697426]}, "1965386007": {"Year": 2007, "Title": "Innovation or Notoriety", "References": []}, "1974764041": {"Year": 2008, "Title": "Evolutionary Benchmark Subsetting", "References": [54901669, 103482838, 60379886, 1134494671, 1126329156, 1187904452]}, "2092114222": {"Year": 1982, "Title": "The \u201ccultures\u201d of microprogramming", "References": []}, "1538245821": {"Year": 2011, "Title": "Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture", "References": []}, "2032504524": {"Year": 2009, "Title": "Guest Editors' Introduction: Cool Chips", "References": []}, "1521382069": {"Year": 2005, "Title": "Update on the antitrust ghost in the standard-setting machine [patents]", "References": []}, "1671479386": {"Year": 2009, "Title": "Low Vccmin fault-tolerant cache with highly predictable performance", "References": []}, "2057623340": {"Year": 2004, "Title": "PivotPoint: clockless crossbar switch for high-performance embedded systems", "References": []}, "2050106351": {"Year": 2007, "Title": "Characterizing the Cell EIB On-Chip Network", "References": [59697426]}, "1996224929": {"Year": 2005, "Title": "Dynamic zero-sensitivity scheme for low-power cache memories", "References": [1120728542, 27810338]}, "2112068366": {"Year": 1994, "Title": "Reconfiguring fault-tolerant two-dimensional array architectures", "References": [157670870]}, "2170879098": {"Year": 1998, "Title": "A bandwidth-efficient architecture for media processing", "References": [178916657, 59697426]}, "2127724264": {"Year": 1994, "Title": "An analog systolic neural processing architecture", "References": [83637746, 1161424158]}, "2044568154": {"Year": 1994, "Title": "Designing, packaging, and testing a 300-MHz, 115 W ECL microprocessor", "References": []}, "2154715237": {"Year": 1984, "Title": "Microcode verification using SDVS-the method and a case study", "References": []}, "1830651304": {"Year": 2008, "Title": "Guest Editor's Introduction: Existential Architectures:The Metaphysics of Computer Design", "References": []}, "1990336181": {"Year": 2011, "Title": "Attaining Single-Chip, High-Performance Computing through 3D Systems with Active Cooling", "References": [19887683, 1122418201, 37538908, 1128132410, 1137823534, 1120728542]}, "2107773544": {"Year": 2008, "Title": "CPR: Composable performance regression for scalable multiprocessor models", "References": [148324379, 1134494671]}, "2122095039": {"Year": 1992, "Title": "Executing compressed programs on an embedded RISC architecture", "References": [157670870, 60379886]}, "1977593790": {"Year": 2005, "Title": "Communications consolidation after an era of no restraints", "References": []}, "2010185999": {"Year": 2004, "Title": "Transforming binary code for low-power embedded processors", "References": [1150919317, 1189675953, 37538908]}, "2034919323": {"Year": 2000, "Title": "Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors", "References": [83637746, 37538908]}, "2149813938": {"Year": 2003, "Title": "Runtime power monitoring in high-end processors: methodology and empirical data", "References": [60379886, 1134494671, 2623246904, 60379886, 37538908, 2736009659]}, "2236177250": {"Year": 2015, "Title": "Prediction-guided performance-energy trade-off for interactive applications", "References": [123849098, 136160450, 176643777, 1126329156, 1126329156, 1126329156, 2624024286]}, "2021918757": {"Year": 2001, "Title": "Radio frequency identification and the electronic product code", "References": []}, "2042227081": {"Year": 1998, "Title": "Virtual memory in contemporary microprocessors", "References": [1185109434, 50071195]}, "2104069935": {"Year": 1996, "Title": "Optimization of machine descriptions for efficient use", "References": [148324379, 2606469623, 59697426, 68686220, 1160032607, 59697426, 59697426, 148521650, 59697426, 2754362366, 59697426, 148324379, 59697426]}, "2049114603": {"Year": 2007, "Title": "Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors", "References": [1120728542, 59697426, 1187904452, 1187904452, 60379886]}, "2034822545": {"Year": 2014, "Title": "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", "References": [127472826, 96198239, 2755031506, 1134494671, 60379886, 1128132410, 1126329156, 1186985151, 59697426, 59697426, 73404582, 148324379, 60379886, 60379886]}, "2122545654": {"Year": 1998, "Title": "Task selection for a multiscalar processor", "References": [148324379, 1126329156]}, "2140557450": {"Year": 2006, "Title": "Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection", "References": [148324379, 59697426, 11781297]}, "2154172818": {"Year": 1994, "Title": "Register file port requirements of transport triggered architectures", "References": [60379886]}, "2237820244": {"Year": 2015, "Title": "Self-contained, accurate precomputation prefetching", "References": [186921487, 1126329156, 1203869711, 62148650, 60379886, 163326656, 1153382799, 148324379, 1136691831, 41449414, 106296714, 1136691831, 60379886, 106296714, 60379886]}, "2055519213": {"Year": 2002, "Title": "Critical embedded automotive networks", "References": [106296714]}, "2145874611": {"Year": 1993, "Title": "Clocked and asynchronous instruction pipelines", "References": [60379886, 1131341566, 60379886]}, "2028652857": {"Year": 2011, "Title": "Digital Dark Matter", "References": []}, "2566009320": {"Year": 2016, "Title": "Improving energy efficiency of DRAM by exploiting half page row access", "References": [59697426, 1187160151, 157670870, 1183230087, 26056741]}, "2139129122": {"Year": 1988, "Title": "An operating system for a fault-tolerant multiprocessor controller", "References": [46300952, 2626428507]}, "2092268996": {"Year": 1980, "Title": "Design of a microcode link editor", "References": []}, "2153977458": {"Year": 2003, "Title": "Flexible compiler-managed L0 buffers for clustered VLIW processors", "References": [1120728542, 59697426, 1198936338]}, "2052027912": {"Year": 2003, "Title": "JavaServer pages developer's handbook [Book Review]", "References": []}, "1973633562": {"Year": 1987, "Title": "The Cordic Magnification Function", "References": [172998616]}, "2051265155": {"Year": 2003, "Title": "A power model for routers: modeling Alpha 21364 and InfiniBand routers", "References": []}, "2140351961": {"Year": 2001, "Title": "Performance characterization of a hardware mechanism for dynamic optimization", "References": [60379886, 148521650, 60379886]}, "2007432590": {"Year": 1988, "Title": "Implementation of the V60/V70 and its FRM function", "References": [2758340722]}, "2135611509": {"Year": 1991, "Title": "Increasing user interaction during high-level synthesis", "References": [1187904452, 1187904452, 1187904452, 100835903]}, "1986714128": {"Year": 2009, "Title": "Micro Review: Twitter", "References": []}, "2092703362": {"Year": 2011, "Title": "PEPPHER: Efficient and Productive Usage of Hybrid Computing Systems", "References": [11065456, 148324379, 148324379, 1147236337, 1120715160, 50071195]}, "197040804": {"Year": 1994, "Title": "Minimal register requirements under resource-constrained software pipelining", "References": []}, "2567398608": {"Year": 2016, "Title": "Continuous runahead: transparent hardware acceleration for memory intensive workloads", "References": [1134494671, 1126329156, 60379886, 59697426, 60379886, 1126329156, 60379886, 60379886, 60379886, 60379886]}, "2009765002": {"Year": 1990, "Title": "Comments on 'A comparison of RISC architectures' by R.S. Piepho and W.S. Wu", "References": []}, "2144789413": {"Year": 2006, "Title": "LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", "References": [148324379, 1160032607, 103482838, 142627899, 50071195, 103482838]}, "2093030849": {"Year": 1988, "Title": "A tutorial on CRC computations", "References": []}, "2097229901": {"Year": 1992, "Title": "On the limits of program parallelism and its smoothability", "References": [60379886, 157670870, 1160032607, 60379886]}, "2141618784": {"Year": 2008, "Title": "Verification of chip multiprocessor memory systems using a relaxed scoreboard", "References": [60379886, 1126329156, 1126329156, 1162450063, 178916657, 73404582]}, "2098640075": {"Year": 1997, "Title": "Transmitter equalization for 4-Gbps signaling", "References": []}, "2118468509": {"Year": 1984, "Title": "A Microprocessor-controlled Message Display System", "References": []}, "2139965703": {"Year": 1973, "Title": "The application of programming language techniques to the design and development of microprogramming languages", "References": [131000517, 157670870, 103482838, 157670870, 81742775]}, "1985463181": {"Year": 1999, "Title": "Wavefront scheduling: path based data representation and scheduling of subgraphs", "References": [81742775, 59697426]}, "2014271889": {"Year": 2005, "Title": "Kilo-instruction processors: overcoming the memory wall", "References": [2626326608, 50071195, 26056741, 1126329156]}, "2060416441": {"Year": 2012, "Title": "The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", "References": [59697426, 59697426, 1186985151, 1178330879, 182003359, 60379886, 37538908, 195663827, 1122418201, 106296714]}, "2149780082": {"Year": 1998, "Title": "UltraSPARC-II/: expanding the boundaries of a system on a chip", "References": []}, "2143668295": {"Year": 2002, "Title": "Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction", "References": []}, "2023629890": {"Year": 1984, "Title": "Motorola's MC68HC11: Definition and Design of a VLSI Microprocessor", "References": []}, "2118329536": {"Year": 2008, "Title": "Dependence-aware transactional memory for increased concurrency", "References": [59697426, 26056741, 60379886, 1147236337, 148324379]}, "2029293935": {"Year": 2010, "Title": "Gate-Level Information-Flow Tracking for Secure Architectures", "References": [60379886]}, "2017539926": {"Year": 1972, "Title": "An annotated bibliography on microprogramming: late 1969 -- early 1972", "References": [157670870, 81742775, 157670870, 157670870, 17910731, 2626428507, 157670870, 157670870, 81742775, 81742775, 157670870, 157670870, 157670870, 157670870, 157921468, 103482838, 81742775, 157670870, 157670870, 157921468, 103482838, 1187904452, 157670870, 2626428507]}, "2585431056": {"Year": 1995, "Title": "Low-latency communication over ATM networks using active messages", "References": []}, "2049897518": {"Year": 2008, "Title": "The Long Arc Behind Bill Gates' Wealth, Part 2", "References": []}, "2131507936": {"Year": 2000, "Title": "A static power model for architects", "References": [162355128, 1187904452, 1128132410, 1126329156, 1120728542, 2624381848, 81291924, 83637746]}, "2121256363": {"Year": 2009, "Title": "Improving memory bank-level parallelism in the presence of prefetching", "References": [157670870, 59697426, 106390105, 1126329156, 1126329156, 157670870, 1131341566]}, "2140091608": {"Year": 1994, "Title": "Optical correlators for space applications: prospects and problems", "References": [180314335, 183492911]}, "1975778724": {"Year": 2001, "Title": "An earful about Zvi's e-mail", "References": []}, "2030560673": {"Year": 2007, "Title": "Building Ultralow-Latency Interconnection Networks Using Photonic Integration", "References": [62427620, 1126463254, 120392215, 178776955, 2621451516]}, "2149811350": {"Year": 1997, "Title": "M32R/D-integrating DRAM and microprocessor", "References": [1183230087]}, "2128811553": {"Year": 1973, "Title": "A microprogramming language for the B-1726", "References": []}, "2020106107": {"Year": 1984, "Title": "Fault Tolerance in Regular Network Architectures", "References": [178916657, 157670870, 63392143, 183285281]}, "2114522727": {"Year": 2007, "Title": "A 5-GHz Mesh Interconnect for a Teraflops Processor", "References": [59697426, 1178330879, 1183230087, 83637746, 1187904452, 2624381848, 2624024286, 59697426]}, "2119966667": {"Year": 1990, "Title": "High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator", "References": [1186985151, 1121227772, 81742775, 148324379, 73404582, 8351582, 1165622107, 157670870]}, "2612567500": {"Year": 1973, "Title": "Towards a specification of syntax and semantics for languages for horizontally microprogrammed machines", "References": [103482838]}, "2146844574": {"Year": 1991, "Title": "On reconfigurable on-chip data caches", "References": [157670870]}, "2125002353": {"Year": 1998, "Title": "Better global scheduling using path profiles", "References": [59697426, 60379886, 1140657324, 148324379, 157670870, 59697426, 59697426]}, "2156304699": {"Year": 1973, "Title": "Recursive microprogramming in a syntax recognizer", "References": []}, "1993980790": {"Year": 2013, "Title": "MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP", "References": [60379886, 59697426]}, "147638783": {"Year": 2001, "Title": "Pricing Internet Access (Micro Economics).", "References": []}, "1994609733": {"Year": 2010, "Title": "ArchExplorer for Automatic Design Space Exploration", "References": [148324379, 100835903, 54901669, 69036484, 60379886, 178916657, 1203869711, 1126329156, 1178330879, 60379886, 17643076, 157921468]}, "2112959014": {"Year": 2010, "Title": "Register Cache System Not for Latency Reduction Purpose", "References": [59697426]}, "2234646418": {"Year": 2015, "Title": "CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface", "References": [1155899826, 1134494671]}, "2094158961": {"Year": 1995, "Title": "Hauling manufacturers into the ITC [US International Trade commission]", "References": []}, "1986537102": {"Year": 1981, "Title": "High-level microprogramming with APL syntax", "References": [81742775]}, "2766026515": {"Year": 2017, "Title": "How secure is your cache against side-channel attacks?", "References": [1126329156, 190936789, 1153524033, 2622505021, 60379886, 106296714, 2537594308, 1198471430, 1195398546, 2625987502, 2764847869, 2626381505, 1163618098, 59697426, 166774750]}, "2159589058": {"Year": 2000, "Title": "Compiler controlled value prediction using branch predictor based confidence", "References": [60379886, 59697426, 50071195, 122199241, 60379886, 59697426, 60379886, 60379886]}, "2012037458": {"Year": 1984, "Title": "A \u201cmetasimulator\u201d for microcoded processors", "References": [157670870, 73404582]}, "2089711105": {"Year": 1981, "Title": "Considerations for local compaction of nanocode for the nanodata QM-1", "References": [59697426, 102439543, 81742775, 81742775]}, "2139559762": {"Year": 2002, "Title": "A faster optimal register allocator", "References": [122199241, 41449414, 1130177464, 153560523]}, "2030256757": {"Year": 2007, "Title": "Transactional Memory: The Hardware-Software Interface", "References": [148324379, 45584542, 60379886, 1126329156, 148324379]}, "2162018717": {"Year": 1998, "Title": "Simple vector microprocessors for multimedia applications", "References": [178916657]}, "2162055502": {"Year": 2011, "Title": "Architectural support for secure virtualization under a vulnerable hypervisor", "References": [1198471430, 50071195, 1187160151, 50071195, 1171178643, 60379886]}, "2146002348": {"Year": 1994, "Title": "IBM's ES/9000 Model 982's fault-tolerant design for consolidation", "References": [106390105, 106390105]}, "2062730631": {"Year": 1978, "Title": "Towards a microprogramming language schema", "References": [157670870, 102439543, 8351582]}, "2111676570": {"Year": 1990, "Title": "Software pipelining: a comparison and improvement", "References": [148324379, 81742775, 1198129048, 148324379]}, "2002631594": {"Year": 1985, "Title": "Engineering Support Systems for Engineering Managers", "References": []}, "2040832575": {"Year": 2011, "Title": "Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", "References": [37538908, 60379886, 186266167, 59697426, 143190592, 1136691831]}, "1970263836": {"Year": 1978, "Title": "A comparison of the code space and execution time required for FORTRAN assignment statements on six computer architectures", "References": [148324379, 181974911]}, "2146115859": {"Year": 2009, "Title": "Reducing peak power with a table-driven adaptive processor core", "References": [178916657, 1178330879, 1187904452, 59697426, 1134494671, 59697426, 59697426]}, "2085123463": {"Year": 1978, "Title": "A technique of global optimization of microprograms", "References": [157670870]}, "1998163254": {"Year": 1981, "Title": "Toward user sharing of the microprogramming level under UNIX on the Perkin-Elmer 3220", "References": [81742775, 2764830807]}, "1996790705": {"Year": 1978, "Title": "Microprogrammed implementation of a single chip microprocessor", "References": [81742775, 157921468]}, "2136000882": {"Year": 2003, "Title": "An era of error", "References": []}, "2163870456": {"Year": 2005, "Title": "Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution", "References": [1126329156]}, "1986616364": {"Year": 1996, "Title": "BIOLOGY INSPIRED CIRCUITS [Guest Editors' Introduction]", "References": []}, "2164608857": {"Year": 1999, "Title": "Core technologies in hardware and software", "References": []}, "1988132189": {"Year": 2014, "Title": "Arbitrary Modulus Indexing", "References": [60379886, 60379886, 60379886, 157670870, 60379886]}, "2003522363": {"Year": 2006, "Title": "Looking briefly back, and then forward...", "References": []}, "2032829170": {"Year": 2009, "Title": "Godson-3: A Scalable Multicore RISC Processor with x86 Emulation", "References": [59697426, 60379886]}, "2085872434": {"Year": 1987, "Title": "Exploiting horizontal and vertical concurrency via the HPSm microprocessor", "References": [83637746]}, "2113032649": {"Year": 2009, "Title": "Photonic NoCs: System-Level Design Exploration", "References": [120392215, 2736209372, 60379886, 1159443246]}, "1989183996": {"Year": 1991, "Title": "Three-dimensional optical architecture and data-parallel algorithms for massively parallel computing", "References": [157670870, 180314335, 180314335, 68686220, 180314335, 68686220, 180314335]}, "2059703973": {"Year": 2010, "Title": "The Future of Architectural Simulation", "References": []}, "2109143222": {"Year": 2004, "Title": "A Hardware-Software Platform for Intrusion Prevention", "References": [186921487]}, "95323810": {"Year": 1997, "Title": "Alternative fetch and issue techniques from the trace cache mechanism", "References": []}, "2145178748": {"Year": 1994, "Title": "Optical neural chips", "References": [180314335, 83637746]}, "2043466604": {"Year": 2001, "Title": "EasyRide: active transponders for a fare collection system", "References": []}, "2084372587": {"Year": 1997, "Title": "Celebrating Chips and Architectures [Guest Editor's Introduction]", "References": []}, "2114152766": {"Year": 1995, "Title": "A neural network accelerator for image analysis", "References": [1183230087, 199944782, 83637746]}, "2079726719": {"Year": 2006, "Title": "Cell Multiprocessor Communication Network: Built for Speed", "References": [157670870, 106390105, 59697426, 1126329156]}, "2165409783": {"Year": 1985, "Title": "FERMTOR: A Tunable Multiprocessor Architecture", "References": [157670870, 157670870, 178916657, 178916657]}, "2055828486": {"Year": 1981, "Title": "MIDL - a microinstruction description language", "References": [81742775, 2626428507, 59697426, 81742775]}, "2053735247": {"Year": 2011, "Title": "Security Refresh: Protecting Phase-Change Memory against Malicious Wear Out", "References": [128556326, 60379886]}, "2097276655": {"Year": 2004, "Title": "Communication versus Computation", "References": []}, "2071469142": {"Year": 2001, "Title": "Cached DRAM for ILP processor memory access latency reduction", "References": [59697426, 59697426]}, "2015602520": {"Year": 1995, "Title": "Micro standards: IEEE std P1394", "References": []}, "2022208615": {"Year": 1998, "Title": "Capturing images with digital still cameras", "References": []}, "2065305597": {"Year": 2006, "Title": "Guest Editor's Introduction: Micro's Top Picks from Microarchitecture Conferences", "References": []}, "2075721224": {"Year": 2006, "Title": "Four nightmares for net neutrality", "References": []}, "2025482730": {"Year": 1981, "Title": "S*(QM-1): An instantiation of the high level microprogramming language scheme S* for the nanodata QM-1 1", "References": [178916657, 157921468]}, "2148760485": {"Year": 1974, "Title": "LSI microprocessors and microprograms for user-oriented machines", "References": [103482838, 157921468, 83637746]}, "2134737446": {"Year": 1972, "Title": "Microprogramming as a technique to minimize card types in high performance machine design", "References": []}, "2045835111": {"Year": 2005, "Title": "Guest Editor's Introduction: Reliability-Aware Microarchitecture", "References": []}, "2003760666": {"Year": 2007, "Title": "Federal Appeals Court Sees Potential Antitrust Violation in Standardization Skullduggery", "References": []}, "2085763634": {"Year": 1984, "Title": "Sequential Prolog machine: Image and host architectures", "References": []}, "2039847992": {"Year": 1993, "Title": "HDTV research in Japan", "References": []}, "1988251819": {"Year": 1987, "Title": "Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer", "References": [83637746]}, "2154421062": {"Year": 1997, "Title": "A time-multiplexed reconfigurable neuroprocessor", "References": []}, "2765313912": {"Year": 2017, "Title": "Incidental computing on IoT nonvolatile processors", "References": [1120728542, 148324379, 1199710238, 2625909334, 59697426, 60379886, 185806230, 60379886, 1126329156, 162355128, 58031724, 136160450, 1120728542, 193109227, 60379886, 162355128, 1128132410, 2736041878]}, "2132466197": {"Year": 2011, "Title": "Resilient microring resonator based photonic networks", "References": [106390105, 59697426, 68686220, 27723657, 60379886, 120853306, 185806230]}, "2132269953": {"Year": 2007, "Title": "Informed Microarchitecture Design Space Exploration Using Workload Dynamics", "References": [134818455, 118992489, 1126329156, 148324379, 59697426, 1136691831, 1126329156, 60379886]}, "2798086173": {"Year": 2018, "Title": "Arquitectura Ingenier\u00eda Construcci\u00f3n Dise\u00f1o Y Manufactura de Productos", "References": []}, "2053464325": {"Year": 2014, "Title": "Loop-Aware Memory Prefetching Using Code Block Working Sets", "References": [81742775, 1136691831, 59697426, 60379886, 60379886, 1126329156]}, "2166213383": {"Year": 2003, "Title": "TLC: transmission line caches", "References": [59697426, 60379886, 54901669, 60379886, 2624381848, 178916657, 59697426, 148324379]}, "2033246809": {"Year": 2003, "Title": "Adobe Acrobat 6.0 standard classroom in a book [Book Review]", "References": []}, "2130703378": {"Year": 1992, "Title": "Interlock collapsing ALU for increased instruction-level parallelism", "References": [157670870, 2755531077]}, "2163045483": {"Year": 2002, "Title": "Pointer cache assisted prefetching", "References": [1126329156, 60379886, 106390105, 157670870, 1136691831, 60379886]}, "2049935578": {"Year": 1981, "Title": "Issues of the design of a low level microprogramming language for global microcode compaction", "References": [2764831066, 157921468, 81742775, 157670870, 103482838, 157670870, 157921468]}, "2001205841": {"Year": 1981, "Title": "Sequence Controllers with Standard Hardware and Custom Firmware", "References": []}, "2237339430": {"Year": 2015, "Title": "Execution time prediction for energy-efficient hardware accelerators", "References": [59697426, 1187904452, 2764851895]}, "2095359628": {"Year": 1995, "Title": "Vertical processing systems: a survey", "References": [35593046, 68686220, 178916657]}, "1742277530": {"Year": 1998, "Title": "Meld scheduling: a technique for relaxing scheduling constraints", "References": [59697426, 81742775]}, "2123015889": {"Year": 1997, "Title": "Alternative fetch and issue policies for the trace cache fetch mechanism", "References": [59697426, 59697426, 1136691831]}, "2024394927": {"Year": 2012, "Title": "An 8-bit AVR-Based Elliptic Curve Cryptographic RISC Processor for the Internet of Things", "References": [102439543, 2535638237, 2535638237, 1122308263]}, "1995374271": {"Year": 1987, "Title": "Microcode compaction with timing constraints", "References": [157670870, 81742775]}, "2012735665": {"Year": 2005, "Title": "Low-power design approach of 11FO4 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor", "References": [2624024286]}, "2015708983": {"Year": 1989, "Title": "The transputer T414 instruction set", "References": [92214702, 59697426]}, "2068334544": {"Year": 2009, "Title": "Coherency Hub Design for Multisocket Sun Servers with CoolThreads Technology", "References": []}, "2138082612": {"Year": 2005, "Title": "Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors", "References": [1135638846, 59697426, 178916657, 106390105, 26056741, 1155899826, 166774750, 1131341566, 1126329156, 59697426, 1126329156]}, "2167871406": {"Year": 2002, "Title": "Dynamic addressing memory arrays with physical locality", "References": [2624381848, 1126329156]}, "2057423947": {"Year": 1984, "Title": "An improvement of trace scheduling for global microcode compaction", "References": [157670870, 60379886]}, "2164999310": {"Year": 1997, "Title": "Using the Memory Channel Network", "References": [166774750]}, "2069672710": {"Year": 2001, "Title": "Red Hot Chili Papers", "References": []}, "2155647795": {"Year": 1990, "Title": "Hardware implementation of a general multi-way jump mechanism", "References": [60379886]}, "1996141406": {"Year": 2011, "Title": "A Solid Past, A Vital Future", "References": [83637746]}, "2130045455": {"Year": 1973, "Title": "Microprogramming in large scale architecture", "References": []}, "2131789575": {"Year": 1997, "Title": "picoJava-I: the Java virtual machine in hardware", "References": []}, "2005163176": {"Year": 2001, "Title": "More standardization skullduggery", "References": []}, "2171874008": {"Year": 1984, "Title": "The implementation of the attributed recursive descent architecture in VAX-11/780 microcode", "References": [81742775, 60379886]}, "2154595530": {"Year": 2002, "Title": "Which industries use the internet", "References": [99067594, 103482838, 72880728, 203860005, 169221615]}, "2010936210": {"Year": 1998, "Title": "New Route In System Integration: Chip-Package Codesign", "References": []}, "2111447644": {"Year": 1993, "Title": "Superblock formation using static program analysis", "References": [148324379, 148324379, 59697426, 3880285, 148324379]}, "1987581466": {"Year": 1999, "Title": "Introducing cool chips", "References": [83637746, 1183230087]}, "2120190219": {"Year": 2004, "Title": "FEATURING SINGLE- AND MULTITHREADED EXECUTION, THE POWER5 PROVIDES HIGHER PERFORMANCE IN THE SINGLE-THREADED MODE THAN ITS POWER4 PREDECESSOR AT EQUIVALENT FREQUENCIES. ENHANCEMENTS INCLUDE DYNAMIC RESOURCE BALANCING TO EFFICIENTLY ALLOCATE SYSTEM RESOURCES TO EACH THREAD , SOFTWARE-CONTROLLED THREAD PRIORITIZATION , AND DYNAMIC POWER MANAGEMENT TO REDUCE POWER CONSUMPTION WITHOUT AFFECTING PERFORMANCE . IBM POWER5 CHIP: A DUAL-CORE", "References": [1131341566, 60379886, 1183230087]}, "2011414393": {"Year": 1994, "Title": "Disassembling object code: a misdeed", "References": []}, "2153478340": {"Year": 2006, "Title": "Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units", "References": [68686220, 1126329156]}, "1984660158": {"Year": 2012, "Title": "Designing a Multicore and Multiprocessor Individual-Based Simulation Engine", "References": [131921510]}, "2110957281": {"Year": 1993, "Title": "A survey of encryption standards", "References": [4502562, 68686220]}, "2011498410": {"Year": 1999, "Title": "When is two too many? [standards]", "References": []}, "2078584104": {"Year": 2006, "Title": "Wish Branches: Enabling Adaptive and Aggressive Predicated Execution", "References": [1126329156, 178916657]}, "2073699645": {"Year": 1994, "Title": "Micro view. Clipper: soon a de facto standard?", "References": []}, "2164407684": {"Year": 1998, "Title": "Improving I/O performance with a conditional store buffer", "References": []}, "2150139096": {"Year": 2011, "Title": "Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", "References": [1128043032, 148324379, 54901669, 54901669, 1176176731, 1134494671, 1134494671, 60379886]}, "1899747462": {"Year": 2003, "Title": "Looking Forward to Bright New Beginnings", "References": []}, "2056874822": {"Year": 1997, "Title": "Superscalar instruction issue", "References": [106390105, 59697426, 2754362366, 178916657, 2754362366, 59697426, 157670870, 157670870, 2754362366, 32326811, 106390105, 59697426]}, "2554192763": {"Year": 2016, "Title": "Zorua: a holistic approach to resource virtualization in GPUs", "References": [26056741, 1126329156, 60379886, 59697426, 1203869711, 1126329156, 2760443345, 1134494671, 97130795, 1126329156, 148324379, 59697426, 60379886, 59697426, 59697426]}, "2018774435": {"Year": 1983, "Title": "The Microprocessor Universal Format for Object Modules", "References": []}, "2566158619": {"Year": 2016, "Title": "CANDY: enabling coherent DRAM caches for multi-node systems", "References": [1155899826, 59697426, 1120715160, 59697426, 59697426]}, "2106561538": {"Year": 2005, "Title": "How to Fake 1000 Registers", "References": [1136691831, 1126329156, 59697426, 148324379]}, "2044798219": {"Year": 1984, "Title": "The Advancing Technology of Motorola's Microprocessors and Microcomputers", "References": []}, "2007511350": {"Year": 2014, "Title": "Multi-GPU System Design with Memory Networks", "References": [1176176731, 60379886, 1194851604]}, "2132292283": {"Year": 2006, "Title": "Scalable Cache Miss Handling for High Memory-Level Parallelism", "References": [2606469623, 157670870]}, "1986939059": {"Year": 1991, "Title": "KMDS: an expert system for integrated hardware/software design of microprocessor-based digital systems", "References": [178916657]}, "2020165975": {"Year": 2011, "Title": "Coordinating DRAM and Last-Level-Cache Policies with the Virtual Write Queue", "References": []}, "2014168931": {"Year": 1990, "Title": "Designing a custom DSP circuit using VHDL", "References": [178916657, 73404582]}, "2027806965": {"Year": 2014, "Title": "Adaptive Cache Management for Energy-Efficient GPU Computing", "References": [112676551, 60379886, 1176176731, 1126329156, 1128132410]}, "2089779788": {"Year": 1993, "Title": "Cooperation: Japan's new watchword? (software industry)", "References": []}, "46728371": {"Year": 1989, "Title": "Appropriate and inappropriate legal protection of user interfaces and screen displays. 3. Copyright law, the courts, and the copyright office", "References": [59697426]}, "2095113196": {"Year": 2012, "Title": "Top Picks from Hot Interconnects 2011: Petascale Network Architectures", "References": []}, "1997760553": {"Year": 2011, "Title": "Energy-Aware Accounting and Billing in Large-Scale Computing Facilities", "References": [178916657, 17643076, 1141913819]}, "2130641028": {"Year": 1992, "Title": "Translation hint buffers to reduce access time of physically-addressed instruction caches", "References": []}, "1982385223": {"Year": 2006, "Title": "MRF Reinforcer: A Probabilistic Element for Space Redundancy in Nanoscale Circuits", "References": [137773608, 59697426]}, "163755200": {"Year": 1979, "Title": "A procedure for evalu-ation of significant structural differences between related arrays of protein", "References": []}, "2003787354": {"Year": 2003, "Title": "Power consumption modeling and characterization of the TI C6201", "References": [1120728542, 37538908]}, "317453926": {"Year": 2006, "Title": "TRANSACTIONAL MEMORY SHOULD BE VIRTUALIZED TO SUPPORT TRANSACTIONS OF ARBITRARY FOOTPRINT AND DURATION . UNBOUNDED TRANSACTIONAL -MEMORY ARCHITECTURES CAN ACHIEVE HIGH PERFORMANCE IN THE COMMON CASE OF SMALL TRANSACTIONS , WITHOUT SACRIFICING CORRECTNESS IN LARGE TRANSACTIONS . UNBOUNDED TRANSACTIONAL MEMORY", "References": [1162793720, 1140070953]}, "2013395246": {"Year": 2014, "Title": "B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", "References": [60379886, 1176176731, 50071195, 60379886, 60379886, 1126329156]}, "2115164075": {"Year": 1999, "Title": "Detour: informed Internet routing and transport", "References": []}, "2036476516": {"Year": 2009, "Title": "A New 40-nm FPGA and ASIC Common Platform", "References": [1191474766]}, "2085567179": {"Year": 2012, "Title": "Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", "References": [60379886, 1198936338, 59697426, 72873717]}, "2767020560": {"Year": 2017, "Title": "Using branch predictors to predict brain activity in brain-machine implants", "References": [1126329156, 117485531, 59697426, 60379886, 60379886, 148324379, 3880285, 1120728542, 8119441, 98183460, 170822592, 2232857946, 60379886, 142952003, 5555990, 59697426]}, "2087591847": {"Year": 1978, "Title": "EMMY/360: An emulation of System/360 for the Stanford EMMY", "References": []}, "350567910": {"Year": 1998, "Title": "A FEW KEY CONCEPTS EXPLAIN LONG-RUN ECONOMIC FORCES FOR STRUCTURAL CHANGE AND STASIS IN THE PLATFORMS AND CLIENT -SERVERS THAT GOVERN PAST , PRESENT, AND FUTURE BEHAVIOR IN THE COMPUTER INDUSTRY. INDUSTRIAL ECONOMICS AND STRATEGY: COMPUTING PLATFORMS", "References": [2764445472, 116712389]}, "2002085343": {"Year": 1980, "Title": "A meta-assembler for highly-parallel microprogrammable systems", "References": []}, "2152077064": {"Year": 1997, "Title": "Out-of-order vector architectures", "References": [59697426, 166774750]}, "2107333973": {"Year": 2009, "Title": "Complexity effective memory access scheduling for many-core accelerator architectures", "References": [157146593, 60379886, 185367456]}, "2171697422": {"Year": 2000, "Title": "Xtensa: a configurable and extensible processor", "References": [1183230087]}, "2064342710": {"Year": 2011, "Title": "New Blood, Cool Chips, and Heterogeneous Designs", "References": []}, "2614134877": {"Year": 2014, "Title": "Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture", "References": []}, "2103512791": {"Year": 2005, "Title": "Hot Chips 16: Power, Parallelism, and Memory Performance", "References": []}, "2140314844": {"Year": 1989, "Title": "Information flow in digital metal-oxide semiconductor circuits", "References": [1187904452]}, "2489529491": {"Year": 2016, "Title": "vDNN: virtualized deep neural networks for scalable, memory-efficient neural network design", "References": [148324379, 2597175965, 2597175965, 2596710496, 60379886, 60379886, 2596710496, 59697426, 2597175965]}, "2009950351": {"Year": 2004, "Title": "Collecting patent infringement damages on unpatented products", "References": []}, "2097656838": {"Year": 2005, "Title": "Efficient Use of Invisible Registers in Thumb Code", "References": [1178330879, 50071195, 1150919317, 1176176731, 136160450]}, "2169227623": {"Year": 2006, "Title": "PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", "References": [50368787, 60379886, 148324379, 1136691831, 60379886, 148324379, 1126329156]}, "2085022426": {"Year": 2010, "Title": "Energy-Efficient Fast Fourier Transforms for Cognitive Radio Systems", "References": [70909456]}, "1980242590": {"Year": 2012, "Title": "MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", "References": [1126329156, 59697426, 60379886, 148324379, 26056741]}, "2107331101": {"Year": 1987, "Title": "Performance Analysis of Unix-based Network File Systems", "References": []}, "2103945103": {"Year": 1974, "Title": "Microprogramming concepts - a step towards structured hardware design", "References": []}, "2564479312": {"Year": 2016, "Title": "Spectral profiling: observer-effect-free profiling by monitoring EM emanations", "References": [2622505021, 163644703]}, "1973456473": {"Year": 1999, "Title": "Using term rewriting systems to design and verify processors", "References": [60379886, 1162450063, 37538908]}, "2151840865": {"Year": 1972, "Title": "Microprogrammed implementation of computer measurement techniques", "References": [157670870]}, "2011795536": {"Year": 1987, "Title": "Fault Tolerance in Process Control: An Overview And Examples of European Products", "References": []}, "2137910855": {"Year": 2003, "Title": "Integrating nonelectronic components into electronic microsystems", "References": []}, "2081569295": {"Year": 1999, "Title": "MASSC: a generic architecture for multiapplication smart cards", "References": []}, "2076414055": {"Year": 2005, "Title": "Transnational electronic systems and patent infringement", "References": []}, "2077455789": {"Year": 1998, "Title": "Digital watermarks: Shedding light on the invisible", "References": [126824455, 1163163559]}, "2023525829": {"Year": 2004, "Title": "Vicarious liability for infringement", "References": []}, "2129276112": {"Year": 1997, "Title": "Resource-sensitive profile-directed data flow analysis for code optimization", "References": [1140657324, 2756067413, 157670870, 148324379, 103482838, 148324379, 1198129048, 60379886]}, "2066503894": {"Year": 2006, "Title": "Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance", "References": [60379886, 60379886, 59697426, 59697426, 1136691831, 17643076]}, "1990015116": {"Year": 1999, "Title": "IBM's Deep Blue Chess grandmaster chips", "References": [83637746]}, "2133133739": {"Year": 2009, "Title": "Cost-Efficient Dragonfly Topology for Large-Scale Systems", "References": [153560523, 60379886, 59697426, 2606469623]}, "2031930889": {"Year": 2001, "Title": "A self-repairing execution unit for microprogrammed processors", "References": []}, "2158327580": {"Year": 1973, "Title": "Main memory for user microprogram residence - an analysis", "References": [59697426]}, "2025922761": {"Year": 2007, "Title": "A Top-Down Approach to Architecting CPI Component Performance Counters", "References": []}, "2237082146": {"Year": 2015, "Title": "Efficiently enforcing strong memory ordering in GPUs", "References": [1176176731, 148324379, 41449414, 1195800536, 60379886, 1126329156, 60379886, 50071195]}, "2074220706": {"Year": 1998, "Title": "The Gnat versus the Borg [Microsoft]", "References": []}, "2143443573": {"Year": 2007, "Title": "Emulating Optimal Replacement with a Shepherd Cache", "References": []}, "2102481695": {"Year": 2006, "Title": "Serialization-Aware Mini-Graphs: Performance with Fewer Resources", "References": [60379886, 1129667634, 1150919317, 59697426, 59697426, 105046310]}, "1985038066": {"Year": 1994, "Title": "RoboHELP 2.6 / ForeHelp 1.0 / FrameMaker Version 4 for Macintosh or windows [Micro Review]", "References": []}, "2107462225": {"Year": 1990, "Title": "Using a lookahead window in a compaction-based parallelizing compiler", "References": [157670870]}, "2137586998": {"Year": 1973, "Title": "Architectural flexibility in microprogramming", "References": [60436882]}, "2046689294": {"Year": 2012, "Title": "Hot Chips 23", "References": []}, "2047171058": {"Year": 2003, "Title": "Measuring architectural vulnerability factors", "References": [14279044, 59697426]}, "2170241157": {"Year": 2009, "Title": "Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", "References": []}, "2140402731": {"Year": 1991, "Title": "Architecture and programming of a VLIW style programmable video signal processor", "References": []}, "2001370043": {"Year": 2001, "Title": "Wearable information devices", "References": []}, "2149144703": {"Year": 1974, "Title": "Procedure for testing microprograms", "References": [157921468]}, "2123763261": {"Year": 1996, "Title": "The performance potential of data dependence speculation & collapsing", "References": []}, "590095378": {"Year": 2008, "Title": "Hierarchical Agent Architecture for Scalable NoC Design with Online Monitoring Services", "References": [1183230087, 83637746]}, "2237622290": {"Year": 2015, "Title": "Control flow coalescing on a hybrid dataflow/von Neumann GPGPU", "References": [41449414, 97130795, 60379886, 60379886]}, "2049352023": {"Year": 1979, "Title": "Towards an efficient, machine-independent language for microprogramming", "References": []}, "2766166018": {"Year": 2017, "Title": "Versapipe: a versatile programming framework for pipelined computing on GPU", "References": [185367456, 117727964, 1134494671, 1131341566, 1164321581]}, "2013411409": {"Year": 2006, "Title": "Pre-Silicon Modeling and Analysis: Impact On Real Design", "References": []}, "2128809627": {"Year": 1996, "Title": "Design decisions influencing the UltraSPARC's instruction fetch architecture", "References": []}, "2163444931": {"Year": 1996, "Title": "The GigaRing channel", "References": []}, "1514636123": {"Year": 2005, "Title": "The anatomy of foresight traps [foresight management]", "References": []}, "2101738713": {"Year": 2006, "Title": "Memory Prefetching Using Adaptive Stream Detection", "References": [106390105, 60379886, 1136691831, 1186985151]}, "339179065": {"Year": 2002, "Title": "A NEW COMPUTING FABRIC IS WELL SUITED TO DIGITAL SIGNAL PROCESSING AND IMAGE PROCESSING APPLICATIONS . THE AUTHORS DESCRIBE ITS IMPLEMENTATION ON A SYSTEM ON A PROGRAMMABLE CHIP .", "References": [32326811]}, "2239144794": {"Year": 2015, "Title": "Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance", "References": [60606485, 1126329156, 103482838, 106296714, 1126329156, 54901669, 1203869711, 1166388686, 60379886, 1134494671, 1132231445]}, "2143241834": {"Year": 1993, "Title": "Speculative execution exception recovery using write-back suppression", "References": [157670870, 60379886, 1155899826, 148324379, 60379886, 81742775, 193109227]}, "2094710396": {"Year": 2014, "Title": "Execution Drafting: Energy Efficiency Through Computation Deduplication", "References": [59697426, 60379886, 2758502524, 60379886, 59697426, 26056741, 60379886, 205899252, 103482838, 2534597628, 60379886, 2534597628]}, "2051407019": {"Year": 2013, "Title": "Linearizing irregular memory accesses for improved correlated prefetching", "References": [54901669, 1203869711, 60379886, 1126329156, 60379886, 60379886, 1126329156, 59697426, 1126329156, 1126329156, 178916657]}, "2152870111": {"Year": 2002, "Title": "Exploiting data-width locality to increase superscalar execution bandwidth", "References": [59697426, 59697426, 60379886, 60379886, 59697426, 148324379, 83637746, 59697426]}, "2144551216": {"Year": 1974, "Title": "Microprogramming and its relationship to emulation and technology", "References": [103482838, 157921468, 2626428507, 157670870]}, "2004873947": {"Year": 2009, "Title": "From the Editor in Chief: Welcome A-Board", "References": []}, "2157648135": {"Year": 1995, "Title": "Fuzzy Hardware Challenges", "References": []}, "2096040478": {"Year": 1994, "Title": "A software-hardware cosynthesis approach to digital system simulation", "References": []}, "2294139653": {"Year": 2014, "Title": "Giumeglio, Piteglio (Pistoia, Toscana). La miniera di piombo della Val di Lima", "References": []}, "2149412408": {"Year": 1997, "Title": "The design and performance of a conflict-avoiding cache", "References": [2606469623, 157670870, 60379886, 1136691831]}, "2100741459": {"Year": 2010, "Title": "Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", "References": [60379886, 60379886, 59697426, 60379886]}, "1893235846": {"Year": 2009, "Title": "Micro Economics: Does Google Have Too Much Money?", "References": []}, "1976666123": {"Year": 2000, "Title": "Authenticating network attached storage", "References": []}, "2032796800": {"Year": 1986, "Title": "A High-Level-Language Programmable Controller", "References": [59697426]}, "2122963045": {"Year": 2003, "Title": "Hardware support for control transfers in code caches", "References": [1129667634, 59697426, 50071195, 32326811, 148324379]}, "2088249423": {"Year": 2006, "Title": "Old and New", "References": []}, "2008194116": {"Year": 1985, "Title": "Microcode and the protection of intellectual effort", "References": []}, "2152659795": {"Year": 2009, "Title": "Coordinated control of multiple prefetchers in multi-core systems", "References": [60379886, 1126329156, 148521650, 148324379]}, "2081121375": {"Year": 1996, "Title": "HTML 3.2 & CGI Unleashed [Micro Review]", "References": []}, "2256673779": {"Year": 1999, "Title": "Dynamic 3D graphics workload characterization and the architectural implications", "References": [60379886]}, "1988241919": {"Year": 2000, "Title": "PCs, the Internet, and you", "References": []}, "2045587521": {"Year": 2013, "Title": "Crank it up or dial it down: coordinated multiprocessor frequency and folding control", "References": [59697426, 59697426, 59697426, 1151161434, 106390105]}, "2277948880": {"Year": 2013, "Title": "Antica miniera della Bellagarda nella valle di Locana, Torino", "References": []}, "2119822514": {"Year": 1984, "Title": "A History of Calculating Machines", "References": []}, "25771257": {"Year": 2006, "Title": "La cava di diorite \"Tomaino\" di Traversella", "References": []}, "2021954733": {"Year": 1998, "Title": "Standards And The Market", "References": []}, "1487200611": {"Year": 2005, "Title": "/spl mu/Complexity: estimating processor design effort", "References": [1128132410]}, "2017890720": {"Year": 1993, "Title": "Message-routing systems for transputer-based multicomputers", "References": [59697426]}, "2612927242": {"Year": 1995, "Title": "Investigating a trans-dichloroethylene vapor cleaning process.", "References": []}, "2145527178": {"Year": 1993, "Title": "The Gmicro/500 superscalar microprocessor with branch buffers", "References": [2624024286, 103482838]}, "2061523716": {"Year": 1982, "Title": "An Advanced-Architectur CMOS/SOS Microprocessor", "References": [60379886]}, "2111984394": {"Year": 1989, "Title": "\u201cCombining\u201d as a compilation technique for VLIW architectures", "References": [81742775]}, "2162626314": {"Year": 2011, "Title": "Multi-GPU DGEMM and High Performance Linpack on Highly Energy-Efficient Clusters", "References": []}, "2141463837": {"Year": 2007, "Title": "Implementing Signatures for Transactional Memory", "References": [60379886, 60379886, 1159477486, 60379886, 60379886, 59697426, 103482838, 60379886, 157670870]}, "2017445257": {"Year": 2009, "Title": "MPA: Parallelizing an Application onto a Multicore Platform Made Easy", "References": [106390105, 1183230087]}, "2099661996": {"Year": 1984, "Title": "PC Stat Packages", "References": []}, "2096046208": {"Year": 2002, "Title": "Efficient randomized algorithms for input-queued switch scheduling", "References": [62238642, 1143723981]}, "2112234014": {"Year": 1974, "Title": "Microprogrammed subprocessors for compilation and execution of high-level languages", "References": [103482838]}, "2565956617": {"Year": 2016, "Title": "Snatch: opportunistically reassigning power allocation between processor and memory in 3D stacks", "References": [59697426, 2624557529, 1120728542, 68686220, 1187904452, 2622970900, 138446831, 1195800536]}, "1490789535": {"Year": 1999, "Title": "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies.", "References": []}, "2168992868": {"Year": 1990, "Title": "Realistic scheduling: compaction for pipelined architectures", "References": [81742775]}, "1976309468": {"Year": 1995, "Title": "Pentium FDIV flaw-lessons learned", "References": []}, "1975992431": {"Year": 1992, "Title": "The V.42bis standard for data-compressing modems", "References": [1159477486, 196647941, 178916657]}, "2112348432": {"Year": 1973, "Title": "An interactive debugger for software and firmware", "References": []}, "2158967724": {"Year": 1997, "Title": "The HP PA-8000 RISC CPU", "References": [1183230087, 1183230087]}, "2120904798": {"Year": 1997, "Title": "The ChARM tool for tuning embedded systems", "References": [68686220, 97130795]}, "2135543753": {"Year": 2001, "Title": "Cool-cache for hot multimedia", "References": [59697426, 2626232658]}, "2119480056": {"Year": 2010, "Title": "Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks", "References": [17643076, 59697426, 59697426, 59697426, 148324379, 1186985151, 60379886]}, "2125785581": {"Year": 1991, "Title": "Efficient DAG construction and heuristic calculation for instruction scheduling", "References": [2754362366, 41449414, 1136691831]}, "2156139954": {"Year": 2005, "Title": "The TM3270 Media-Processor", "References": [115173108, 115173108, 120977877, 59697426, 178916657, 59697426]}, "2164281146": {"Year": 1997, "Title": "Initial results on the performance and cost of vector microprocessors", "References": [59697426, 60379886, 157921468, 178916657, 60379886]}, "2238100542": {"Year": 2015, "Title": "Long term parking (LTP): criticality-aware resource allocation in OOO processors", "References": [60379886, 59697426, 60379886, 59697426, 60379886, 59697426, 1187904452, 26056741, 60379886, 1134494671]}, "1986805195": {"Year": 2002, "Title": "Mica: a wireless platform for deeply embedded networks", "References": [1193719506, 196647941]}, "2118483404": {"Year": 1995, "Title": "Virtual-memory-mapped network interfaces", "References": [1159477486, 2626104003]}, "2010594191": {"Year": 1985, "Title": "Second-sourcing CPUs - Emulation, Ethics, And Electropolitics", "References": [103482838, 103482838]}, "2562294437": {"Year": 2016, "Title": "An ultra low-power hardware accelerator for automatic speech recognition", "References": [59697426, 1155899826]}, "2042754189": {"Year": 2007, "Title": "10-Gigabit Ethernet Connectivity for Computer Servers", "References": [178916657, 59697426, 158797327, 59697426, 2534597628]}, "279107623": {"Year": 2003, "Title": "ELECTRONIC COMPONENTS ARE NOW ESSENTIAL TO CONTROL A CAR'S MOVEMENTS AND CHEMICAL , MECHANICAL, AND ELECTRICAL PROCESSES; TO PROVIDE ENTERTAINMENT AND COMMUNICATION; AND TO ENSURE SAFETY . A NEW, PLATFORM-BASED METHODOLOGY CAN REVOLUTIONIZE THE WAY A CAR IS DESIGNED . ELECTRONIC-SYSTEM DESIGN IN THE AUTOMOBILE INDUSTRY", "References": []}, "1585789882": {"Year": 2003, "Title": "How the internet works, 7th ed. [Book Review]", "References": []}, "2031637603": {"Year": 2003, "Title": "Micro's top picks from microarchitecture conferences", "References": []}, "2110216881": {"Year": 1974, "Title": "On storage optimization of horizontal microprograms", "References": [157670870]}, "2117231660": {"Year": 1974, "Title": "The development of user microprogramming: A survey and status report", "References": [103482838, 157670870, 157921468]}, "2009507747": {"Year": 2003, "Title": "Windows XP hacks: 100 industrial strength tips and tools [Book Review]", "References": []}, "1997817684": {"Year": 2006, "Title": "Exploiting Workload Parallelism for Performance and Power Optimization in Blue Gene", "References": [1191753779, 1128953550, 2606469623]}, "2172229451": {"Year": 2011, "Title": "Address Translation Aware Memory Consistency", "References": [60379886, 1159477486, 178916657]}, "2131284883": {"Year": 2007, "Title": "Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", "References": [148324379]}, "2144755609": {"Year": 1993, "Title": "Efficient scheduling of fine grain parallelism in loops", "References": [81742775, 81742775, 81742775, 106390105, 148324379, 81742775]}, "2082437541": {"Year": 2011, "Title": "PACMan: prefetch-aware cache management for high performance caching", "References": [59697426, 1176176731, 60379886, 60379886, 1134494671, 60379886, 59697426, 157670870, 59697426, 59697426]}, "2092776177": {"Year": 2009, "Title": "Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors", "References": [1178330879]}, "2091458639": {"Year": 1998, "Title": "Commercializing the Internet", "References": []}, "2101084218": {"Year": 1997, "Title": "The multicluster architecture: reducing cycle time through partitioning", "References": [59697426, 60379886, 41449414]}, "2136077520": {"Year": 1975, "Title": "Some classical mathematical results related to the problems of the firmware/hardware interface", "References": [137773608]}, "2238992335": {"Year": 2015, "Title": "GPU register file virtualization", "References": [59697426, 59697426, 59697426, 1187904452, 1183230087, 1129667634, 59697426, 59697426]}, "1998466309": {"Year": 1999, "Title": "When technologies converge", "References": []}, "2056403256": {"Year": 1986, "Title": "A case study in signal processing microprogramming using the URPR software pipelining technique", "References": []}, "2140384194": {"Year": 1997, "Title": "ProfileMe : hardware support for instruction-level profiling on out-of-order processors", "References": [60379886, 148324379, 148324379]}, "2086635713": {"Year": 1975, "Title": "A network of dynamically microprogrammable machines", "References": []}, "2052285795": {"Year": 1997, "Title": "Microcontroller design advantages for portable computing", "References": []}, "2091771637": {"Year": 2007, "Title": "Single-Threaded vs. Multithreaded: Where Should We Focus?", "References": []}, "2133604028": {"Year": 1994, "Title": "Cache designs with partial address matching", "References": [1186985151, 83637746]}, "2766032408": {"Year": 2017, "Title": "Exploiting heterogeneity for tail latency and energy efficiency", "References": [60379886, 1173393762, 1134494671, 59697426, 1120728542, 1120384002, 1186985151, 59697426]}, "2133545950": {"Year": 1998, "Title": "A safe, accurate intravenous infusion control system", "References": [2626551074]}, "2564856904": {"Year": 2016, "Title": "Jump over ASLR: attacking branch predictors to bypass ASLR", "References": [1126329156, 1163618098, 157146593, 59697426, 1198471430, 2537594308, 2595770078, 1198471430, 2537594308, 2760694600, 2537594308, 2625298891, 1198471430, 1133148025, 60379886, 2626381505, 2756208652, 1180274659, 1195398546, 2537594308]}, "2111545894": {"Year": 2006, "Title": "Authentication Control Point and Its Implications For Secure Processor Design", "References": [118992489, 148324379, 190936789, 1136691831, 59697426]}, "2127845988": {"Year": 2005, "Title": "Inventions and the creative process", "References": []}, "2134018842": {"Year": 1992, "Title": "An efficient architecture for loop based data preloading", "References": [60379886]}, "2083526830": {"Year": 1978, "Title": "A methodology for programming a pipeline array processor", "References": []}, "2126268725": {"Year": 2001, "Title": "Modulo schedule buffers", "References": [148521650, 60379886]}, "2002281184": {"Year": 1987, "Title": "The IMS T800 Transputer", "References": []}, "2157579806": {"Year": 1974, "Title": "A microprogrammed storage management system for a paged stack machine", "References": [103482838]}, "230987786": {"Year": 2004, "Title": "MANY ALGORITHMS USE THRESHOLDS TO CONTROL A MEMORY OR DISK'S POWER MODE , WHICH CAN DEGRADE PERFORMANCE PAST AN ACCEPTABLE LIMIT AND REQUIRE PAINSTAKING PARAMETER TUNING . THESE DRAWBACKS MAKE THEM IMPRACTICAL FOR MANY REAL SYSTEMS . PERFORMANCE- DIRECTED ALGORITHMS OVERCOME BOTH THESE OBSTACLES. PERFORMANCE-DIRECTED ENERGY MANAGEMENT FOR STORAGE SYSTEMS", "References": [60379886]}, "2051792158": {"Year": 1996, "Title": "Single-chip H.324 videoconferencing", "References": [105380075]}, "2128784961": {"Year": 2009, "Title": "Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics", "References": []}, "2172212694": {"Year": 2002, "Title": "The Raw microprocessor: a computational fabric for software circuits and general-purpose programs", "References": []}, "1778454354": {"Year": 2001, "Title": "Measure for Measure in the New Economy", "References": []}, "2117285153": {"Year": 1997, "Title": "MediaBench: a tool for evaluating and synthesizing multimedia and communications systems", "References": [1186985151, 1121227772, 103482838, 1128132410, 81742775, 59697426]}, "2164426808": {"Year": 1996, "Title": "Optimization for a superscalar out-of-order machine", "References": []}, "1972532352": {"Year": 1995, "Title": "A high-speed, reconfigurable fuzzy logic controller", "References": [179157397, 192650101, 192650101]}, "2013809430": {"Year": 1997, "Title": "A high-speed wireless LAN", "References": [158797327, 90422530, 149016011, 2622908915]}, "2154201233": {"Year": 1995, "Title": "Fuzzy inference on an analog fuzzy chip", "References": [76152103, 192650101, 76152103]}, "1996341418": {"Year": 2004, "Title": "A chip multithreaded processor for network-facing workloads", "References": [59697426, 83637746]}, "2048310061": {"Year": 2011, "Title": "The Direction of Broadband Spillovers", "References": []}, "2156697270": {"Year": 1995, "Title": "Superscalar instruction execution in the 21164 Alpha microprocessor", "References": []}, "2118034614": {"Year": 1991, "Title": "Genetic algorithms and instruction scheduling", "References": [2753970243, 2753970243, 157670870]}, "127076408": {"Year": 2000, "Title": "IP-Related Refusals to Deal-Part 2: Pretext and Misconduct as Standards", "References": []}, "1981616947": {"Year": 1981, "Title": "A proposed standard for extending high-level languages for microprocessors - IEEE Task P755", "References": []}, "2097914781": {"Year": 1990, "Title": "Automatic synthesis of a dual-PLA controller with a counter", "References": [100835903, 1187904452]}, "2126395735": {"Year": 1991, "Title": "Workload and implementation considerations for dynamic base register caching", "References": []}, "1764493129": {"Year": 2008, "Title": "Accelerator Architectures", "References": [1147236337]}, "2060241714": {"Year": 2004, "Title": "A novel processor architecture with exact tag-free pointers", "References": [178916657, 178916657, 1162793720, 193109227]}, "2108658213": {"Year": 1992, "Title": "Tradeoffs in processor/memory interfaces for superscalar processors", "References": [1131341566]}, "1990818350": {"Year": 1981, "Title": "Intel Local Network Architecture", "References": [1152462849, 196647941]}, "2141008123": {"Year": 1993, "Title": "An analysis of dynamic scheduling techniques for symbolic applications", "References": [59697426, 60379886, 60379886, 60379886, 178916657]}, "105989590": {"Year": 1997, "Title": "Exploiting Instruction and Data Level Parallelism in Future High Performance Processors", "References": []}, "2164276691": {"Year": 2002, "Title": "Vacuum packing: extracting hardware-detected program phases for post-link optimization", "References": [148324379, 157670870, 17643076, 59697426, 148521650, 60379886, 59697426, 59697426]}, "2121025859": {"Year": 1988, "Title": "An advanced database accelerator", "References": [78926909, 183285281, 2754330098, 1163988186]}, "2063773589": {"Year": 2000, "Title": "Classifying packets with hierarchical intelligent cuttings", "References": [110520077]}, "41977418": {"Year": 2000, "Title": "Hung up on AT&T", "References": []}, "2010406306": {"Year": 1989, "Title": "VLSI technologies for artificial neural networks", "References": [1189675953, 137773608, 192650101, 123019304, 66124381, 178916657, 83637746]}, "2019517211": {"Year": 1999, "Title": "Implementing Neon: a 256-bit graphics accelerator", "References": [105380075, 131921510, 2764364775]}, "2149966724": {"Year": 1998, "Title": "Split-path enhanced pipeline scheduling for loops with control flows", "References": [81742775]}, "2109449515": {"Year": 2002, "Title": "Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors", "References": [83637746]}, "2121319784": {"Year": 2007, "Title": "Revisiting the Sequential Programming Model for Multi-Core", "References": [1134494671, 60379886, 1147236337, 50071195, 148324379, 26056741, 1165622107, 59697426, 148324379, 59697426]}, "2545648915": {"Year": 2004, "Title": "MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms", "References": [81742775, 1126329156, 1120728542, 60379886, 1155899826]}, "2113278782": {"Year": 1988, "Title": "A fault-tolerant multiprocess controller for magnetic bearings", "References": []}, "2168885191": {"Year": 2006, "Title": "CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs", "References": [54901669, 41449414, 2606469623, 60379886, 1147236337, 60379886, 60379886]}, "2099586373": {"Year": 1996, "Title": "What RISC penalty? [Micro View]", "References": []}, "2154424790": {"Year": 2002, "Title": "Instruction fetch deferral using static slack", "References": [59697426]}, "2139928929": {"Year": 2003, "Title": "Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", "References": [60379886, 78926909, 148324379]}, "2171791894": {"Year": 1995, "Title": "Performance issues in correlated branch prediction schemes", "References": [16540516, 60379886, 16540516, 148324379, 148324379, 1131341566]}, "2144416297": {"Year": 1998, "Title": "Improving prediction for procedure returns with return-address-stack repair mechanisms", "References": [60379886, 59697426, 59697426, 59697426]}, "2151945646": {"Year": 1990, "Title": "An evaluation of functional unit lengths for single-chip processors", "References": [103482838]}, "1986508208": {"Year": 2008, "Title": "The Paradigms, They Are A-Changin'", "References": []}, "2166918318": {"Year": 2010, "Title": "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", "References": [81742775, 50071195, 1134494671, 60379886, 1126329156, 60379886, 59697426]}, "2001482485": {"Year": 2006, "Title": "Adaptive History-Based Memory Schedulers for Modern Processors", "References": [1126329156, 60379886]}, "2169725869": {"Year": 2005, "Title": "Stream Programming on General-Purpose Processors", "References": [148324379, 157670870, 60379886, 166774750, 1129667634, 59697426, 157670870, 1134494671, 1186985151, 1160032607, 50071195, 1126329156]}, "2153680929": {"Year": 1973, "Title": "A microprogrammed data communications procedure controller", "References": []}, "2120107834": {"Year": 2007, "Title": "Innovation at the Edges", "References": [175759345, 175672440]}, "2130618989": {"Year": 2006, "Title": "Fire-and-Forget: Load/Store Scheduling with No Store Queue at All", "References": [60379886, 178916657, 148324379, 59697426, 60379886]}, "2100335359": {"Year": 1997, "Title": "Limited bandwidth to affect processor design", "References": []}, "2005464712": {"Year": 1985, "Title": "An interactive diagnostic/debugging subsystem for bit-slice processors", "References": []}, "2114549758": {"Year": 1975, "Title": "A microinstruction sequencer and language package for structured microprogramming", "References": []}, "1982463304": {"Year": 2014, "Title": "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", "References": [60379886, 2622970900, 60379886, 1187904452, 37538908, 1183230087, 60379886, 1189675953]}, "2052763019": {"Year": 1978, "Title": "Improving the performance of interpretive hierarchies by the introduction of local hardware", "References": []}, "2127731413": {"Year": 2009, "Title": "BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support", "References": [148324379, 60379886, 59697426, 17643076, 41449414, 1136074208, 157670870, 157146593, 60379886]}, "2030779358": {"Year": 2009, "Title": "Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs", "References": []}, "2792487428": {"Year": 2013, "Title": "Macfallite: secondo ritrovamento italiano a Prabornaz", "References": []}, "2038322990": {"Year": 2008, "Title": "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems", "References": [50071195, 1126463254]}, "2131401514": {"Year": 1974, "Title": "Design of a microprogrammed alphanumeric terminal", "References": [59697426]}, "2098335003": {"Year": 2012, "Title": "Dark Silicon and the End of Multicore Scaling", "References": [17643076]}, "2136029852": {"Year": 1995, "Title": "EOS: a real-time operating system adapts to application architectures", "References": [92214702, 183885566]}, "1975295215": {"Year": 2009, "Title": "The BubbleWrap many-core: popping cores for sequential acceleration", "References": [1120728542, 2624381848, 2624381848, 1187904452, 1126329156, 60379886, 1187904452, 162355128, 106390105]}, "2139192374": {"Year": 1973, "Title": "Correctness and equivalence of straight line microprograms", "References": []}, "2056529372": {"Year": 1986, "Title": "The microarchitecture of a capability-based computer", "References": [103482838, 103482838, 2755927266]}, "2125155855": {"Year": 1988, "Title": "Evaluation of a concurrent error detection method for microprogrammed control units", "References": [157670870, 157670870]}, "1995880285": {"Year": 1997, "Title": "How coinvention shapes our market", "References": []}, "2020153182": {"Year": 2003, "Title": "ASP.NET in a nutshell [Book Review]", "References": []}, "2148307588": {"Year": 2003, "Title": "Calisto: A low-power single-chip multiprocessor communications platform", "References": []}, "2145064068": {"Year": 1999, "Title": "IBM's S/390 G5 microprocessor design", "References": [1186985151]}, "2104966361": {"Year": 2012, "Title": "Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", "References": [1162450063, 41449414, 148324379, 60379886, 157670870, 1129667634, 148324379, 60379886, 60379886, 1126329156, 60379886, 1134494671, 157146593, 1136691831]}, "2029061630": {"Year": 1987, "Title": "SPAM: a microcode based tool for tracing operating system events", "References": []}, "1972773565": {"Year": 1982, "Title": "MDS: An improved total system for firmware development", "References": [1187904452]}, "1975147763": {"Year": 2004, "Title": "Optimization and benchmark of cryptographic algorithms on network processors", "References": []}, "2565964892": {"Year": 2016, "Title": "Data-centric execution of speculative parallel programs", "References": [60379886, 1159477486, 1191753779, 60379886, 59697426, 59697426, 60379886, 148324379, 1126329156, 59697426, 1136691831, 148324379]}, "2142918473": {"Year": 1993, "Title": "Prophetic branches: a branch architecture for code compaction and efficient execution", "References": [168680287, 60379886, 60379886]}, "2041361960": {"Year": 2006, "Title": "The best patents of all", "References": []}, "2120465823": {"Year": 1993, "Title": "Techniques for extracting instruction level parallelism on MIMD architectures", "References": [60379886, 148324379, 148324379]}, "2146331648": {"Year": 1996, "Title": "Global predicate analysis and its application to register allocation", "References": [178916657, 81742775, 60379886]}, "2765329037": {"Year": 2017, "Title": "Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", "References": [97130795, 97130795, 148521650, 59697426]}, "2091968665": {"Year": 2011, "Title": "CogniServe: Heterogeneous Server Architecture for Large-Scale Recognition", "References": [60379886]}, "1999335592": {"Year": 1985, "Title": "Some experiments in global microcode compaction", "References": [81742775, 157921468, 81742775]}, "2171164959": {"Year": 2006, "Title": "ASR: Adaptive Selective Replication for CMP Caches", "References": [178916657, 59697426, 60379886, 1126329156, 60379886, 60379886]}, "2151032144": {"Year": 2009, "Title": "A tagless coherence directory", "References": [19474917, 178916657, 1155899826]}, "2140369700": {"Year": 1990, "Title": "An evaluation system for application specific architectures", "References": [1150919317, 157670870]}, "2051683019": {"Year": 1993, "Title": "Dream chip 1: a timed priority queue", "References": []}, "2125269644": {"Year": 2012, "Title": "NOC-Out: Microarchitecting a Scale-Out Processor", "References": [59697426]}, "2133181071": {"Year": 2000, "Title": "A framework for dynamic energy efficiency and temperature management", "References": [83637746, 83637746, 60379886, 1183230087, 59697426, 1120728542]}, "2562506265": {"Year": 2016, "Title": "The bunker cache for spatio-value approximation", "References": [60379886, 59697426, 187377680, 59697426, 60379886, 148324379, 59697426, 1126329156, 1134494671, 60379886, 1134494671, 59697426, 60379886, 148324379, 1134494671, 1126329156, 60379886, 60379886, 59697426, 1136691831]}, "2129975056": {"Year": 1992, "Title": "The Scalable Coherent Interface and related standards projects", "References": [2756320274]}, "2076081806": {"Year": 1981, "Title": "Micro-Cobol: A Data Processing Language for Microprocessor Systems", "References": []}, "2046467601": {"Year": 1985, "Title": "Engineering Support System Software", "References": []}, "2150290060": {"Year": 2010, "Title": "AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", "References": [103482838, 148324379]}, "2091118875": {"Year": 1982, "Title": "The \u03bc Project: An Experience with a Multimicroprocessor System", "References": [157670870]}, "1999962090": {"Year": 1985, "Title": "Design and specification of microprogrammed computer architectures", "References": [103482838, 81742775, 2626428507]}, "2072557004": {"Year": 2005, "Title": "Wireless access and electrical markets: Becoming similar?", "References": []}, "2564028299": {"Year": 2016, "Title": "Evaluating programmable architectures for imaging and vision applications", "References": [59697426, 2754119650, 1136755600, 2754119650, 157670870, 59697426, 105046310]}, "2166759407": {"Year": 2000, "Title": "Breathing life into a paper tiger (keynote session)", "References": []}, "2134407162": {"Year": 1977, "Title": "Microprogrammed control for signal processing", "References": []}, "2014305844": {"Year": 1978, "Title": "MICOS: A microprogrammed hierarchical operating system nucleus and its performance comparison", "References": []}, "2112833506": {"Year": 1996, "Title": "The Mips R10000 superscalar microprocessor", "References": []}, "1725788138": {"Year": 2001, "Title": "IEEE Preventing Abuse of IEEE Standards Policy", "References": []}, "2043570975": {"Year": 1981, "Title": "Digital Filter Implementation on 16-Bit Microcomputers", "References": []}, "2128125273": {"Year": 1995, "Title": "An effective programmable prefetch engine for on-chip caches", "References": [148324379, 1180629300, 60379886, 83637746, 60379886, 148324379, 81742775]}, "2100416723": {"Year": 2006, "Title": "Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", "References": [1136691831, 127660348]}, "2167312446": {"Year": 2001, "Title": "The impact of If-conversion and branch prediction on program execution on the Intel/sup R/ Itanium/sup TM/ processor", "References": [81742775, 59697426, 103482838]}, "1982405273": {"Year": 1977, "Title": "A microprogrammed keyword transformation unit for a database computer", "References": [103482838]}, "2567435594": {"Year": 2016, "Title": "HARE: hardware accelerator for regular expressions", "References": [1171922823, 1126329156, 59697426, 34995574]}, "2530742736": {"Year": 2016, "Title": "C 3 D: mitigating the NUMA bottleneck via coherent DRAM caches", "References": [60379886, 50071195, 1126329156, 59697426, 1134494671, 60379886, 1134494671, 1134494671, 148324379, 59697426]}, "2030680937": {"Year": 2011, "Title": "A new case for the TAGE branch predictor", "References": [1120728542, 60379886, 60379886, 60379886, 59697426, 1126329156]}, "2040347939": {"Year": 1986, "Title": "Structured Design for Testability in Semicustom VLSI", "References": []}, "1993663046": {"Year": 2007, "Title": "Supreme Court to Hear Semiconductor Chip Patent \"Exhaustion\" Case", "References": []}, "2091356762": {"Year": 2014, "Title": "Futility Scaling: High-Associativity Cache Partitioning", "References": [1126329156, 1134494671, 1153382799, 59697426, 60379886, 1187904452, 1134494671, 1126329156, 60379886, 59697426, 1134494671]}, "1982106660": {"Year": 1986, "Title": "URPR\u2014An extension of URCR for software pipelining", "References": [157670870, 2626428507, 178916657]}, "1552045557": {"Year": 2004, "Title": "Some trends in microscope image processing", "References": [196366644, 141109035, 27731274, 123019304, 168975578, 141109035, 137436721, 75647499, 25538012, 45497385, 180314335, 89954039, 54187857, 2764830807, 137773608, 75647499, 103229351, 70686401, 168975578, 199538632, 177430994, 168975578, 46058472, 137865625, 168975578, 2764628455, 89954039, 98085912, 102859716, 54187857, 137436721, 168975578, 168975578, 185008460, 168975578, 137146891, 187187948, 168975578, 27731274, 199538632, 168309380, 87357125, 168975578, 10082577, 168975578, 199538632, 168975578, 125754415, 12065667, 74465066, 137773608, 198743898, 123019304, 69755223, 109682412, 414566, 168975578, 191963794, 26208059, 67831204, 168975578, 70686401, 2755996747, 137436721]}, "2149178124": {"Year": 1989, "Title": "Incremental foresighted local compaction", "References": []}, "2001371292": {"Year": 2004, "Title": "The diamond-wafer paradox: a modern mystery", "References": [23254222]}, "2111386530": {"Year": 2010, "Title": "ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", "References": [1136755600, 60379886, 1134494671, 1129667634, 1120715160, 1191474766, 50071195, 1136755600, 2606469623, 1130347816, 1171922823, 1134494671]}, "2766369723": {"Year": 2017, "Title": "Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", "References": [1120728542, 1186985151, 26056741, 2754119650, 1192710900, 1186985151, 148324379, 1126329156, 1187904452, 59697426, 2625909334]}, "2045115736": {"Year": 2008, "Title": "Fault-Tolerant Design of the IBM Power6 Microprocessor", "References": [106390105, 106390105, 106390105]}, "2167295610": {"Year": 2005, "Title": "Address-Indexed Memory Disambiguation and Store-to-Load Forwarding", "References": [59697426, 60379886, 59697426]}, "2130401729": {"Year": 1982, "Title": "MIPS: A microprocessor architecture", "References": [60379886, 1160032607]}, "2139802090": {"Year": 2001, "Title": "Modulo scheduling with integrated register spilling for clustered VLIW architectures", "References": [81742775, 178916657, 32326811]}, "2047995149": {"Year": 2002, "Title": "TCP switching: exposing circuits to IP", "References": [62238642]}, "2024820457": {"Year": 2012, "Title": "Power analysis of hardware implementations protected with secret sharing", "References": [106296714, 1127098075]}, "2284520268": {"Year": 2013, "Title": "Nov\u00e1\u010dekite-II: novit\u00e0 uranifera alla cava Rocche Grana di Montoso", "References": []}, "2157323200": {"Year": 2003, "Title": "IPStash: a power-efficient memory architecture for IP-lookup", "References": [1143723981, 1143723981, 1143723981, 60379886]}, "2062626232": {"Year": 2005, "Title": "FTC cracks down on spyware and PC hijacking, but not true lies", "References": []}, "1998961563": {"Year": 2006, "Title": "An Extreme Processor for an Extreme Experiment", "References": [131663046]}, "2003029272": {"Year": 1989, "Title": "An overview of the BTRON/286 specification", "References": []}, "1976171662": {"Year": 2005, "Title": "A hardware-accelerated system for real-time worm detection", "References": [62238642, 54901669, 1160604004, 59697426, 66039016]}, "2028802049": {"Year": 2010, "Title": "Phase-Change Technology and the Future of Main Memory", "References": [2624024286, 83637746]}, "2094957448": {"Year": 1978, "Title": "Implementation of high speed data sets with microprogrammable data processors", "References": []}, "2087476542": {"Year": 2012, "Title": "Transactional Memory Architecture and Implementation for IBM System Z", "References": [41449414, 59697426, 2754119650, 1126329156]}, "2119471616": {"Year": 1990, "Title": "Multiplexed buses: the endian wars continue", "References": [59697426, 178916657]}, "2115015193": {"Year": 2009, "Title": "Finding concurrency bugs with context-aware communication graphs", "References": [148324379, 60379886, 60379886]}, "1994999141": {"Year": 1990, "Title": "Architectures within the ESPRIT SPAN project", "References": [178916657]}, "2128071473": {"Year": 1997, "Title": "Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order", "References": [60379886, 60379886, 148521650]}, "2155316442": {"Year": 2008, "Title": "SHARK: Architectural support for autonomic protection against stealth by rootkit exploits", "References": [2537594308, 166774750, 50071195, 60379886]}, "2087329614": {"Year": 2001, "Title": "Data cache and direct memory access in programming mediaprocessors", "References": [19741831, 158511090, 19741831]}, "2237415205": {"Year": 2015, "Title": "Doppelg\u00e4nger: a cache for approximate computing", "References": [60379886, 148324379, 1186985151, 59697426, 60379886, 59697426, 37538908, 59697426, 157670870, 59697426, 962203723, 60379886, 60379886, 59697426, 1136691831]}, "2092589611": {"Year": 1987, "Title": "A Synthetic Instruction Mix for Evaluating Microprocessor Performance", "References": [122199241, 44643521, 122199241, 59697426, 103482838, 178916657]}, "1976136846": {"Year": 2004, "Title": "Helper threads via virtual multithreading", "References": [148324379, 60379886, 1153926724, 1126329156, 47508943]}, "2069922301": {"Year": 1989, "Title": "Pulse arithmetic in VLSI neural networks", "References": [83637746]}, "2129130866": {"Year": 1989, "Title": "Design methodology and microdiagnostics development for a self-checking microprocessor", "References": [157670870, 68686220]}, "2044575415": {"Year": 1981, "Title": "An Architectural Comparison of Contemporary 16-Bit Microprocessors", "References": []}, "1990759612": {"Year": 1985, "Title": "A Performance Analysis of MC68020-based Systems", "References": []}, "2013870550": {"Year": 1988, "Title": "A digital signal processor with IEEE floating-point arithmetic", "References": [59697426, 68686220, 157670870, 157670870]}, "2157229543": {"Year": 2012, "Title": "Sparc T4: A Dynamically Threaded Server-on-a-Chip", "References": [193109227]}, "2115401821": {"Year": 2009, "Title": "Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers", "References": [59697426, 106390105]}, "2064262365": {"Year": 2001, "Title": "The IA-64 Itanium processor cartridge", "References": [2623246904, 1183230087]}, "2109332769": {"Year": 1995, "Title": "Modulo scheduling with multiple initiation intervals", "References": [59697426, 1164519180, 59697426, 59697426, 81742775, 60379886, 32326811, 148324379, 148324379, 59697426, 148324379, 83637746]}, "2763025241": {"Year": 2017, "Title": "Pipelining a triggered processing element", "References": [45584542, 1183230087, 2624381848, 59697426, 112809824, 1120728542, 83637746]}, "2106617337": {"Year": 1995, "Title": "A modified approach to data cache management", "References": [148324379, 148324379, 148324379]}, "2023226170": {"Year": 2010, "Title": "Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?", "References": [1143959562, 59697426, 97130795, 148324379]}, "2060794220": {"Year": 1983, "Title": "Magnitude Approximations for Microprocessor Implementation", "References": []}, "1523708034": {"Year": 2001, "Title": "Some efficient methods to correct confocal images for easy interpretation", "References": []}, "1999235268": {"Year": 2002, "Title": "Guest Editors' Introduction: Hot Chips 18", "References": []}, "2084642970": {"Year": 2004, "Title": "End-to-end performance of 10-gigabit Ethernet on commodity systems", "References": [1191753779]}, "1985349959": {"Year": 2000, "Title": "High availability and reliability in the itanium processor", "References": [106390105]}, "1990128826": {"Year": 1994, "Title": "Pulse stream VLSI neural networks", "References": [1164762582, 42080949]}, "2135747627": {"Year": 1991, "Title": "DISC: dynamic instruction stream computer", "References": [60379886, 178916657, 148324379]}, "1979486932": {"Year": 1994, "Title": "Hardware-software codesign of embedded systems", "References": [178916657, 2758012628, 100835903, 68686220, 59933527]}, "2130983588": {"Year": 1996, "Title": "Modulo scheduling of loops in control-intensive non-numeric programs", "References": [148324379, 59697426, 59697426, 122199241, 2606469623, 81742775]}, "2115971347": {"Year": 1994, "Title": "Static branch frequency and program profile analysis", "References": [1160032607, 157670870, 148324379, 60379886]}, "1591164836": {"Year": 2003, "Title": "The iCore 520-MHz synthesisable CPU core", "References": []}, "2170329246": {"Year": 1974, "Title": "Microprogramming of a burst structure", "References": [125499977]}, "2036348615": {"Year": 2004, "Title": "Creative destruction and deconstruction [microeconomics]", "References": []}, "2133240127": {"Year": 1993, "Title": "An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors", "References": [178916657, 157921468, 1187904452, 60379886, 59697426, 178916657]}, "57774551": {"Year": 2000, "Title": "Developing New Computer Architectures", "References": []}, "1975239940": {"Year": 2007, "Title": "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators", "References": [60379886, 38703467, 60379886, 2534597628, 37538908, 1155899826, 178916657, 54901669, 148324379]}, "2001055007": {"Year": 2010, "Title": "Google-Wide Profiling: A Continuous Profiling Infrastructure for Data Centers", "References": [193109227]}, "2045215983": {"Year": 2011, "Title": "Introducing the Adaptive Energy Management Features of the Power7 Chip", "References": [106390105, 1183230087]}, "2041152112": {"Year": 1999, "Title": "Licensing IP embodied in standards, Part 2", "References": []}, "2105300060": {"Year": 2004, "Title": "Reducing the soft-error rate of a high-performance microprocessor", "References": [83637746, 59697426, 157670870]}, "2005128309": {"Year": 1996, "Title": "VIS speeds new media processing", "References": [2754362366, 59697426, 2754362366, 68686220]}, "2162154969": {"Year": 2009, "Title": "Using a configurable processor generator for computer architecture prototyping", "References": [59697426, 59697426, 1187904452, 1134494671, 54901669]}, "2152291652": {"Year": 1995, "Title": "Efficient instruction scheduling using finite state automata", "References": [148324379, 148324379, 60606485, 148324379, 148324379]}, "2082301131": {"Year": 2012, "Title": "Predicting Coherence Communication by Tracking Synchronization Points at Run Time", "References": [1159443246, 60379886, 60379886, 60379886, 178916657, 2626326608, 1134494671, 1120728542, 59697426, 60379886, 50071195, 60379886, 1186985151, 1134494671, 2606469623]}, "2120007026": {"Year": 2009, "Title": "Architecting Storage for the Cloud Computing Era", "References": [2534597628, 50071195, 60379886]}, "2621476936": {"Year": 2008, "Title": "La pirargirite della miniera del Bottino", "References": []}, "2108516447": {"Year": 1986, "Title": "Multibug: Interative Debugging in Distributed Systems", "References": [122199241]}, "1988633817": {"Year": 1999, "Title": "Innovations in a technology museum", "References": []}, "110566777": {"Year": 2001, "Title": "Who Invented Hyperlinks? (Micro Law).", "References": []}, "2090307418": {"Year": 1998, "Title": "Starting an international standard", "References": []}, "2112742198": {"Year": 1973, "Title": "The SPS-41 and SPS-81 programmable digital signal processors", "References": []}, "2166665311": {"Year": 1992, "Title": "Dominator-path scheduling: a global scheduling method", "References": []}, "2054678174": {"Year": 1985, "Title": "Critical issues regarding HPS, a high performance microarchitecture", "References": []}, "1965693583": {"Year": 2012, "Title": "Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", "References": [41449414, 178916657, 1147236337, 148324379, 1129667634, 1163264588, 1176176731]}, "2009873484": {"Year": 2005, "Title": "Energy awareness and uncertainty in microarchitecture-level design", "References": [1187904452, 37538908, 59697426]}, "2052939792": {"Year": 1999, "Title": "Entertainment and Edutainment", "References": []}, "2121398690": {"Year": 1995, "Title": "Stage scheduling: a technique to reduce the register requirements of a module schedule", "References": [59697426, 60379886, 148324379, 1136691831, 2606469623, 59697426]}, "2010840089": {"Year": 2012, "Title": "NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", "References": [1155899826, 97130795, 1120728542, 178916657, 1186985151, 97130795]}, "2093464190": {"Year": 2009, "Title": "Building Broadband as Economic Stimulus", "References": []}, "1971014079": {"Year": 2010, "Title": "Tuple Pruning Using Bloom Filters for Packet Classification", "References": [59697426, 62238642, 1137827009]}, "2170794761": {"Year": 2013, "Title": "Meet the walkers: accelerating index traversals for in-memory databases", "References": [60379886, 59697426, 60379886, 59697426]}, "2096696871": {"Year": 2006, "Title": "Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", "References": [68686220, 1187904452, 27723657, 2624024286, 2623329905, 1126329156, 1192710900, 180314335, 60379886, 137773608]}, "2015891299": {"Year": 2011, "Title": "Steve Jobs and the Economics of One Entrepreneur", "References": []}, "1969837132": {"Year": 1990, "Title": "A model for the high-level description and simulation of VLSI networks", "References": [103482838, 196647941, 1199667400]}, "2150978150": {"Year": 1992, "Title": "Analog VLSI neural networks for impact signal processing", "References": [1127325140]}, "1966549563": {"Year": 2002, "Title": "Learning hardware using multiple-valued logic - Part 1: introduction and approach", "References": [1187904452, 2623982781, 127660348, 5301423, 1160062895, 99781599]}, "2124023481": {"Year": 1986, "Title": "Anetwork for acritical application keeps its performance high andits downtime low. Howdidits designers enable ittodoboth? Performance andAvailability inaNetwork File Server", "References": [193109227]}, "2032740149": {"Year": 1990, "Title": "Appropriate and inappropriate legal protection of user interfaces and screen displays. V. How different forms of copyright protection interact with policy", "References": []}, "2072045990": {"Year": 2003, "Title": "Where we're going", "References": []}, "2161133056": {"Year": 1994, "Title": "Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution", "References": []}, "2133866970": {"Year": 2012, "Title": "Top Picks from the 2011 Computer Architecture Conferences", "References": []}, "2236373029": {"Year": 2015, "Title": "TimeTrader: exploiting latency tail to save datacenter energy for online search", "References": [148324379, 157670870, 66039016, 1126329156, 60379886, 66039016, 2758276400, 66039016, 1126937784]}, "2029683391": {"Year": 2011, "Title": "Peach: A Multicore Communication System on Chip with PCI Express", "References": [83637746]}, "2097974535": {"Year": 1988, "Title": "A microcoded real-time executive for numeric support nodes distributed within embedded networks", "References": []}, "129154857": {"Year": 2004, "Title": "Minos: Architectural Sup-port for Software Security Through Control Data Integrity", "References": []}, "2047760158": {"Year": 1975, "Title": "Bell Labs microcode for the IBM 360/67", "References": []}, "2109779054": {"Year": 2010, "Title": "Erasing Core Boundaries for Robust and Configurable Performance", "References": [73404582, 1187160151, 1126329156, 59697426, 193109227, 59697426, 60379886, 59697426, 59697426, 60379886]}, "57913437": {"Year": 1996, "Title": "Dynamic path-based branch prediction", "References": []}, "2125502827": {"Year": 1992, "Title": "Associative processors and memories: a survey", "References": [83637746, 157670870, 83637746, 2626428507, 83637746]}, "1968266249": {"Year": 1984, "Title": "A New Peripheral for Three-Dimensional Computer Input", "References": [60779006, 17421805]}, "2073010676": {"Year": 2004, "Title": "The paradox of commodities", "References": []}, "1990897099": {"Year": 1993, "Title": "Improving the reliability and safety of automotive electronics", "References": [149016011, 162355128, 19887683, 59697426]}, "2123972306": {"Year": 1997, "Title": "AFAN: tool for optimizing fuzzy controllers", "References": [180314335]}, "2137286389": {"Year": 1974, "Title": "Languages for direct execution", "References": [2755927266, 103482838]}, "1988124065": {"Year": 1994, "Title": "Designing the PowerPC 60X bus", "References": []}, "2143739758": {"Year": 1992, "Title": "Modifying VM hardware to reduce address pin requirements", "References": [59697426]}, "106147927": {"Year": 2007, "Title": "The Impact of Optical Technology in Bus-based Multicore Chip Design", "References": []}, "2109262733": {"Year": 1997, "Title": "The bi-mode branch predictor", "References": [148324379, 2534597628, 1134494671]}, "2153543246": {"Year": 2010, "Title": "Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", "References": [60379886, 60379886, 1136755600, 1203869711, 59697426, 1126329156, 1187904452, 1174403976, 50071195, 59697426, 159797198, 1187904452, 1171922823, 59697426]}, "2010616920": {"Year": 2005, "Title": "Localized congestion control in advanced switching interconnects", "References": [62238642, 193109227, 1131420910, 1126463254]}, "2016737685": {"Year": 2006, "Title": "SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback", "References": [97130795, 59697426, 60379886]}, "1983314513": {"Year": 1983, "Title": "The VLSI Control Structure of a CMOS Microcomputer", "References": []}, "2001127025": {"Year": 1986, "Title": "The sociology of microprogramming", "References": []}, "2566287306": {"Year": 2016, "Title": "Redefining QoS and customizing the power management policy to satisfy individual mobile users", "References": [2534597628, 2736009659, 1158363782, 60379886, 1128132410, 1126329156, 179289126, 59697426, 59697426, 158797327, 54901669, 58126648]}, "2171255295": {"Year": 1993, "Title": "Amalgams for Improved Electronics Interconnection Amalgam systems offer a promising alternative to traditional electronic solders for lower temperature, hence lower cost processes and components, without the environmental draw- backs of most solder systems. Amalgams are nonequilibrium, mechanically alloyed materials formed at or near room temperature between a liquid metal and a powder. They offer excep- tional thermal stability and superior joint strength and thermal cycle measurements.", "References": []}, "2067528764": {"Year": 1983, "Title": "A Fast Entry Path into User Microcode on the VAX-11/780", "References": []}, "2095950905": {"Year": 2000, "Title": "Introducing the IA-64 architecture", "References": [157670870, 60379886]}, "2167272898": {"Year": 2002, "Title": "Intelligent-memory architecture for artificial neural networks", "References": [59697426]}, "1487746793": {"Year": 2001, "Title": "Structure analysis of soluble proteins using electron crystallography", "References": []}, "2235848973": {"Year": 2015, "Title": "vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments", "References": [148324379, 60379886, 178916657, 59697426, 83637746, 59697426]}, "2125522516": {"Year": 1991, "Title": "A new technique for induction variable removal", "References": [1187904452, 1136861413]}, "2165468971": {"Year": 2003, "Title": "Design and Integration: Chip- and System-Level Challenges", "References": []}, "2127445923": {"Year": 2009, "Title": "Offline symbolic analysis for multi-processor execution replay", "References": [103482838, 1191753779, 60379886, 54901669, 1162450063, 60379886, 1192165265, 60379886, 178916657]}, "2074045932": {"Year": 2007, "Title": "Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication", "References": [1160032607]}, "281704707": {"Year": 1989, "Title": "An associative memory circuit may let designers expand neural networks around a matrix of analog synapses", "References": []}, "2031961381": {"Year": 2012, "Title": "Rethinking DRAM Power Modes for Energy Proportionality", "References": [60379886, 1128043032, 148324379, 148324379, 81140365, 1126329156, 60379886, 83637746, 1151161434, 157670870, 1137187906]}, "165682049": {"Year": 1990, "Title": "Ideograph/Ideogram: Framework/Architecture for Eager Evaluation", "References": []}, "2156035668": {"Year": 1988, "Title": "A PC-based digital speech spectrograph", "References": [59697426]}, "2143894108": {"Year": 1992, "Title": "An efficient resource-constrained global scheduling technique for superscalar and VLIW processors", "References": [41449414, 81742775, 148324379, 2754141368, 59697426]}, "2005810118": {"Year": 1998, "Title": "Embedded Fault-Tolerant Systems", "References": []}, "2147639869": {"Year": 2006, "Title": "Virtually Pipelined Network Memory", "References": [62238642, 1159477486, 60379886, 60379886, 1134494671, 59697426, 141020589, 1126463254]}, "2116177236": {"Year": 1997, "Title": "ARM7TDMI power consumption", "References": []}, "2533728829": {"Year": 1988, "Title": "Flexible processors: a promising application-specific processor design approach", "References": [106390105, 106390105, 178916657, 178916657]}, "2041529135": {"Year": 1986, "Title": "A High-Level-Language Programmable Controller, Part I-A Controller for Structured Microprogramming", "References": []}, "2114992952": {"Year": 1992, "Title": "Performance evaluation of instruction scheduling on the IBM RISC System/6000", "References": [148324379, 103482838, 1198129048, 41449414, 148324379, 60379886]}, "2005756324": {"Year": 2009, "Title": "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks", "References": [73404582, 187377680, 1168046211, 186584794]}, "2091553595": {"Year": 2014, "Title": "PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", "References": [1176176731, 54901669, 1136691831]}, "2139212672": {"Year": 1973, "Title": "Experiences in asynchrony", "References": [59697426, 59697426, 59697426]}, "2234482445": {"Year": 2015, "Title": "Modeling the implications of DRAM failures and protection techniques on datacenter TCO", "References": [1153382799, 60379886, 1153382799, 1187160151, 59697426, 59697426, 148324379]}, "1907454505": {"Year": 2002, "Title": "Large Market on the Horizon", "References": []}, "2013083013": {"Year": 1999, "Title": "Improving branch predictors by correlating on data values", "References": [59697426, 60379886, 59697426, 1134494671, 59697426, 59697426, 196647941, 1126329156]}, "2062432002": {"Year": 1999, "Title": "Creating documents [book and software package review]", "References": []}, "1991714623": {"Year": 2005, "Title": "Thread-based virtual duplex systems in embedded environments", "References": []}, "1994551587": {"Year": 1978, "Title": "Design of an emulator oriented microprogrammable computer", "References": []}, "2097013872": {"Year": 1973, "Title": "Microprogramming in the educational environment", "References": []}, "1988955401": {"Year": 2000, "Title": "A scheduler ASIC for a programmable packet switch", "References": [90422530, 68686220, 66039016]}, "2157189715": {"Year": 2008, "Title": "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach", "References": [60379886, 59697426, 204369148, 178916657]}, "2103330947": {"Year": 1992, "Title": "Stride directed prefetching in scalar processors", "References": []}, "2141080717": {"Year": 2000, "Title": "An integrated approach to accelerate data and predicate computations in hyperblocks", "References": [59697426, 60379886]}, "2022970294": {"Year": 2005, "Title": "Patents: to file or not to file?", "References": []}, "2235785597": {"Year": 2015, "Title": "SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers", "References": [59697426, 1191753779, 1134494671, 59697426]}, "2042053131": {"Year": 1988, "Title": "Lazy data routing and greedy scheduling for application-specific signal processors", "References": []}, "2040640210": {"Year": 1997, "Title": "Let play monopoly [computing industry]", "References": []}, "2067314505": {"Year": 1985, "Title": "The Intel 80386 - Architecture And Implementation", "References": []}, "2104677471": {"Year": 2003, "Title": "Razor: a low-power pipeline based on circuit-level timing speculation", "References": [178916657, 143190592, 1126329156, 59697426, 157670870, 83637746]}, "2244097761": {"Year": 2009, "Title": "Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture", "References": []}, "2101029976": {"Year": 2005, "Title": "FROM STANDARD SERVER BUILDING BLOCKS . ITS SHORT-MESSAGE PROCESSING UNIT PERMITS FAST INJECTION OF SMALL MESSAGES , PROVIDING ULTRA -LOW LATENCY AND SCALABILITY TO THOUSANDS OF NODES. QSNET II : DEFINING HIGH-PERFORMANCE NETWORK DESIGN", "References": [2606469623, 1153382799, 1126463254, 2606469623]}, "2072474804": {"Year": 2002, "Title": "Standardization and competitive advantage", "References": []}, "2116880302": {"Year": 1997, "Title": "A unified tool for fuzzy/neural network systems", "References": [1203500236]}, "2143801211": {"Year": 1987, "Title": "Improved Control Acquisition Scheme for the IEEE 896 Futurebus", "References": [59697426]}, "2036950657": {"Year": 2001, "Title": "Pricing Internet access", "References": []}, "2144915013": {"Year": 1991, "Title": "IBM RISC System/6000: architecture and performance", "References": [193109227]}, "2148339733": {"Year": 1994, "Title": "The anatomy of the register file in a multiscalar processor", "References": [81742775, 60379886]}, "2014318951": {"Year": 2001, "Title": "E-business infrastructure", "References": []}, "2061894527": {"Year": 2004, "Title": "Continual flow pipelines: achieving resource-efficient latency tolerance", "References": [59697426]}, "2134495148": {"Year": 2009, "Title": "Practical High-Throughput Crossbar Scheduling", "References": [1135265656, 59697426, 1143723981]}, "2056893011": {"Year": 1990, "Title": "A 4-bit, 250-MIPS processor using Josephson technology", "References": [1183230087, 105243760, 50523690]}, "2095258606": {"Year": 2011, "Title": "SHiP: signature-based hit predictor for high performance caching", "References": [59697426, 157670870, 112676551, 60379886, 1134494671, 59697426, 60379886, 2625747718, 60379886, 59697426]}, "2168325905": {"Year": 1998, "Title": "Compiler-directed early load-address generation", "References": [59697426, 59697426, 59697426]}, "2122514069": {"Year": 2010, "Title": "DMP: Deterministic Shared-Memory Multiprocessing", "References": [60379886, 148324379, 60379886, 60379886, 193995496, 157670870]}, "2076068785": {"Year": 1999, "Title": "Reconfiguring one-time programmable FPGAs", "References": [157670870, 73404582]}, "173680650": {"Year": 2000, "Title": "21st-Century Microprocessors", "References": []}, "2108998999": {"Year": 1996, "Title": "Transparent authentication and confidentiality for stream sockets", "References": []}, "1971001076": {"Year": 1999, "Title": "ATLAS I: implementing a single-chip ATM switch with backpressure", "References": [66039016, 1131420910]}, "2167932426": {"Year": 1973, "Title": "A microprogrammable display processor concept", "References": []}, "1982215243": {"Year": 1998, "Title": "Electrical modeling and simulation challenges in chip-package codesign", "References": [100835903]}, "2064481475": {"Year": 2006, "Title": "Workload characterization: A key aspect of microarchitecture design", "References": []}, "2564488601": {"Year": 2016, "Title": "Register sharing for equality prediction", "References": [1126329156, 17643076, 1126329156, 60379886]}, "2165961102": {"Year": 2003, "Title": "Efficient memory integrity verification and encryption for secure processors", "References": [106296714, 97833917, 60379886, 106296714, 153560523, 166774750]}, "2017314909": {"Year": 2009, "Title": "Micro Law: An End to the Rambus Skullduggery Saga", "References": []}, "2520289483": {"Year": 2004, "Title": "Investigating the role of gas cavitation in megasonic nanoparticle removal", "References": []}, "1987367554": {"Year": 2013, "Title": "Insertion and promotion for tree-based PseudoLRU last-level caches", "References": [54901669, 60379886, 120662888]}, "2169482996": {"Year": 1990, "Title": "Topologies for the Parallel Backtracking Prolog Engine", "References": [92214702]}, "1926878577": {"Year": 2004, "Title": "Efficient real-time concurrency on low-cost microcontrollers", "References": [1187904452, 148324379, 1198936338]}, "2038983996": {"Year": 1991, "Title": "On the edge-evaluating shielded twisted-pair cable", "References": []}, "2000114777": {"Year": 1989, "Title": "MicroLaw-appropriate and inappropriate legal protection of user interfaces and screen displays. II. Technical aspects of screen design raising legal policy issues", "References": []}, "2124314659": {"Year": 2003, "Title": "Fast secure processor for inhibiting software piracy and tampering", "References": [60379886]}, "2145573547": {"Year": 1982, "Title": "A Vector Processor Based on One-Bit Microprocessors", "References": []}, "2056616356": {"Year": 1986, "Title": "An Introduction to the V-System", "References": [1200222865]}, "2009472010": {"Year": 1985, "Title": "An Evaluation of 8085-based Multiprocessing on a Timeshared Bus", "References": [157670870]}, "2009668177": {"Year": 2012, "Title": "Performance and Power Solutions for Caches Using 8T SRAM Cells", "References": [1120728542]}, "2011435523": {"Year": 1997, "Title": "Systems programming in Java", "References": []}, "267475732": {"Year": 2006, "Title": "AND RUN A HIGHER RISK OF CONGESTION . AMONG PROPOSED STRATEGIES FOR CONGESTION MANAGEMENT , ONLY THE REGIONAL EXPLICIT CONGESTION NOTIFICATION (RECN) MECHANISM ACHIEVES BOTH THE REQUIRED EFFICIENCY AND THE SCALABILITY THAT EMERGING SYSTEMS DEMAND . EFFICIENT, SCALABLE CONGESTION MANAGEMENT FOR INTERCONNECTION NETWORKS", "References": []}, "2080160885": {"Year": 1995, "Title": "A fuzzy controller with an optimized defuzzification algorithm", "References": []}, "2253977778": {"Year": 1999, "Title": "Exploiting a new level of DLP in multimedia applications", "References": [60379886, 1136691831]}, "2058607677": {"Year": 2013, "Title": "Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", "References": [157670870, 1136691831, 68686220, 59697426]}, "2136684653": {"Year": 2009, "Title": "Application-aware prioritization mechanisms for on-chip networks", "References": [1178330879, 66039016, 60379886, 1126329156, 1136691831]}, "2166273002": {"Year": 1989, "Title": "Estimation of thickness, complex bulk permittivity and surface conductivity using interdigital dielectrometry", "References": []}, "2766623884": {"Year": 2017, "Title": "Hybrid analog-digital solution of nonlinear partial differential equations", "References": [1161424158, 178916657, 2764490175, 59697426, 1183230087, 142305363, 102439543]}, "2154965328": {"Year": 1989, "Title": "MIES: a microarchitecture design tool", "References": [103482838]}, "2020406769": {"Year": 1977, "Title": "EASY\u2014an operating system for the QM-1", "References": [3084184]}, "2133654146": {"Year": 2011, "Title": "IBM Power Edge of Network Processor: A Wire-Speed System on a Chip", "References": [60379886]}, "2008186280": {"Year": 1984, "Title": "Computer Buses a Tutorial", "References": []}, "2162597606": {"Year": 2001, "Title": "Fast updating algorithms for TCAM", "References": [59697426, 66039016, 62238642]}, "1576318943": {"Year": 2000, "Title": "Recent structural insight into mitochondria gained by microscopy", "References": [96410829, 84102035, 23626183, 137773608, 136233269, 96410829, 6191820, 3880285, 89954039]}, "2038398651": {"Year": 2007, "Title": "The High Cost of a Cheap Lesson", "References": []}, "2021283734": {"Year": 1996, "Title": "Superdistribution: Objects as Property on the Electronic Frontier [Books]", "References": []}, "2250753637": {"Year": 2015, "Title": "Proceedings of the 48th International Symposium on Microarchitecture", "References": []}, "88306738": {"Year": 1993, "Title": "Proceedings of the 26th annual international symposium on Microarchitecture", "References": []}, "2049343987": {"Year": 2014, "Title": "Dodec: Random-Link, Low-Radix On-Chip Networks", "References": [1153382799, 97130795, 2626562924, 1159443246, 59697426]}, "1968283843": {"Year": 2014, "Title": "Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models", "References": [1166230065, 60379886, 2757784406, 60379886, 148324379, 60379886, 41449414, 1162450063, 1162450063]}, "2087256755": {"Year": 2000, "Title": "The TigerSHARC DSP architecture", "References": [1190659448]}, "2014182302": {"Year": 2014, "Title": "CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware", "References": [103482838, 132751470, 1198121106, 1198471430, 63392143, 1187904452, 193109227, 60379886, 106992369]}, "1998379174": {"Year": 2009, "Title": "Server Designs for Warehouse-Computing Environments", "References": [1160604004, 103482838, 1191753779]}, "2052255503": {"Year": 1977, "Title": "An approach to microprogram optimization considering resource occupancy and instruction formats", "References": [157670870, 59697426, 157670870]}, "2092458389": {"Year": 1987, "Title": "A Hardware Syntactic Analysis Processor", "References": []}, "1968463011": {"Year": 2006, "Title": "Guest Editors' Introduction: High-Performance Interconnects", "References": []}, "2148356835": {"Year": 1997, "Title": "Procedure based program compression", "References": [1187904452, 1127352206, 1185773761, 1186985151]}, "2104114347": {"Year": 2008, "Title": "Facelift: Hiding and slowing down aging in multicores", "References": [81291924, 1187904452, 1178330879, 143744711, 1183230087, 83637746, 6791298, 60379886, 14676311, 1124125381, 60379886]}, "2119187741": {"Year": 1973, "Title": "An APL microprogramming structure", "References": []}, "1994961648": {"Year": 1996, "Title": "IEEE 1394: status and growth path", "References": []}, "1976664512": {"Year": 1999, "Title": "The D30V/MPEG multimedia processor", "References": []}, "1976838471": {"Year": 1994, "Title": "Combining microcontroller units and PLDs for best system design", "References": []}, "2004192886": {"Year": 1998, "Title": "The bleeding edge", "References": []}, "345352391": {"Year": 2005, "Title": "GRAPHICS PROCESSING UNITS (GPUS) CONTINUE TO TAKE ON INCREASING COMPUTATIONAL WORKLOADS AND TODAY SUPPORT INTERACTIVE RENDERING THAT APPROACHES CINEMATIC QUALITY . THE ARCHITECTURAL DRIVERS FOR GPUS ARE PROGRAMMABILITY, PARALLELISM, BANDWIDTH, AND MEMORY CHARACTERISTICS . THIS ARTICLE DESCRIBES HOW ONE TEAM APPROACHED THE DESIGN PROBLEM . THE GEFORCE 6800", "References": []}, "2134197365": {"Year": 1992, "Title": "An investigation of the performance of various dynamic scheduling techniques", "References": []}, "2107716682": {"Year": 2006, "Title": "Support for High-Frequency Streaming in CMPs", "References": [1155899826, 60379886, 1126329156]}, "2296106604": {"Year": 1992, "Title": "Lookahead scheduling", "References": []}, "1994999558": {"Year": 2013, "Title": "Heterogeneous system coherence for integrated CPU-GPU systems", "References": [59697426, 2754119650, 1120728542, 1134494671, 60379886]}, "2160952455": {"Year": 1974, "Title": "Microcode implemented General Modular Redundancy", "References": []}, "2135947393": {"Year": 2011, "Title": "SIMD re-convergence at thread frontiers", "References": [178776955, 131921510, 1176176731, 68686220]}, "2043992569": {"Year": 2004, "Title": "High-throughput programmable cryptocoprocessor", "References": [8351582, 60379886]}, "2023304380": {"Year": 2012, "Title": "AUDIT: Stress Testing the Automatic Way", "References": [1126329156, 1126329156, 59697426, 1120728542, 60379886, 1183230087, 1120728542, 59697426, 2624024286, 83637746, 1126329156]}, "2233523872": {"Year": 2015, "Title": "Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", "References": [157670870, 34995574, 60379886, 78926909, 60379886, 60379886, 59697426, 59697426, 1126329156, 1126329156, 1126329156, 1126329156, 60379886, 60379886, 60379886, 59697426, 1133523790]}, "2093621020": {"Year": 2005, "Title": "Cell processor low-power design methodology", "References": [59697426, 1183230087, 1183230087, 37538908]}, "1971159744": {"Year": 2008, "Title": "Multitasking Parallel Method for High-End Embedded Appliances", "References": [178916657, 1183230087]}, "2036534642": {"Year": 1987, "Title": "System Considerations in the Design of the Am29000", "References": [148324379, 81742775, 148324379]}, "2116880679": {"Year": 1993, "Title": "The 16-fold way: a microparallel taxonomy", "References": [60379886, 59697426, 157670870, 60379886, 106390105, 60379886, 60379886, 148324379]}, "2046003192": {"Year": 1999, "Title": "System optimization for OLTP workloads", "References": [112676551]}, "2084110734": {"Year": 2012, "Title": "Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", "References": [2606469623, 60379886, 103482838]}, "2065439108": {"Year": 2011, "Title": "Toward Dark Silicon in Servers", "References": [60379886, 83637746, 1134494671, 60379886]}, "1967016446": {"Year": 1996, "Title": "UltraSparc I: a four-issue processor supporting multimedia", "References": [1197111096, 1164519180]}, "2113316684": {"Year": 2005, "Title": "Using hardware to configure a load-balanced switch", "References": []}, "2799838415": {"Year": 2018, "Title": "Colecci\u00f3n para el dise\u00f1o y la manufactura de productos", "References": []}, "88648435": {"Year": 1997, "Title": "Mediabench: a tool for evaluating multimedia and communication systems", "References": []}, "2004979375": {"Year": 2006, "Title": "Room for a Thousand Flowers to Bloom", "References": []}, "2110549003": {"Year": 1995, "Title": "Hypernode reduction modulo scheduling", "References": [1126329156, 106390105]}, "2099731629": {"Year": 2003, "Title": "Processor acceleration through automated instruction set customization", "References": [60379886, 1154737535, 100835903, 60379886]}, "2133476421": {"Year": 2002, "Title": "Characterizing and predicting value degree of use", "References": [148324379, 81742775]}, "339663022": {"Year": 2000, "Title": "CHIP MULTIPROCESSORS OFFER AN ECONOMICAL, SCALABLE ARCHITECTURE FOR FUTURE MICROPROCESSORS . THREAD-LEVEL SPECULATION SUPPORT ALLOWS THEM TO SPEED UP PAST SOFTWARE . THE STANFORD HYDRA CMP", "References": [50071195, 148324379]}, "2140053403": {"Year": 1991, "Title": "Software pipelining: an evaluation of enhanced pipelining", "References": [1192710900, 81742775, 59697426, 157670870, 8351582, 59697426, 1127352206]}, "2171571716": {"Year": 1993, "Title": "A study on the number of memory ports in multiple instruction issue machines", "References": [148324379, 81742775, 81742775, 60379886, 60379886, 1198129048, 1155899826, 81742775, 60379886]}, "2014520716": {"Year": 1999, "Title": "MEDIA: A successful European cooperation in microelectronics", "References": []}, "1996407877": {"Year": 1983, "Title": "Wire-OR Logic on Transmission Lines", "References": []}, "2117723568": {"Year": 1987, "Title": "Introduction to the Clipper Architecture", "References": []}, "2012510045": {"Year": 1980, "Title": "The economics of programmable system components", "References": []}, "2093828978": {"Year": 2013, "Title": "Large-reach memory management unit caches", "References": [1126329156, 193109227, 59697426, 60379886, 60379886, 59697426, 1134494671]}, "2132635145": {"Year": 1993, "Title": "The Alpha AXP architecture and 21064 processor", "References": []}, "2151379509": {"Year": 1992, "Title": "Digital video coding techniques for US high-definition TV", "References": []}, "1972321661": {"Year": 1984, "Title": "A new universal microprogram converter", "References": []}, "2080393866": {"Year": 1986, "Title": "The Texas Instruments TMS320C25 Digital Signal Microcomputer", "References": [178916657]}, "2073101995": {"Year": 1985, "Title": "JAM\u2014just another microsequencer", "References": []}, "1945078857": {"Year": 2000, "Title": "Guest Editor's Introduction: Stepping Into the Future", "References": []}, "2168218201": {"Year": 1972, "Title": "Ternary computers: part I: motivation for ternary computers", "References": []}, "2045767708": {"Year": 2011, "Title": "ReMAP: A Reconfigurable Architecture for Chip Multiprocessors", "References": [1134494671, 1191474766, 59697426, 195663827, 1191474766]}, "2122547471": {"Year": 2009, "Title": "Multiple clock and voltage domains for chip multi processors", "References": [178916657, 106296714]}, "2046146826": {"Year": 1998, "Title": "Posix/Unix standards: foundation for 21st century growth", "References": []}, "2140798692": {"Year": 1998, "Title": "Widening resources: a cost-effective technique for aggressive ILP architectures", "References": [81742775, 157670870, 60379886, 148324379, 148324379]}, "2050907365": {"Year": 1985, "Title": "IEEE P1014 - A Standard for the High-Performance VME Bus", "References": []}, "2123185187": {"Year": 2009, "Title": "Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures", "References": [157670870, 24191132, 1163450153, 59697426, 58778951, 2759285150, 60379886, 1198936338, 1184619595, 58778951, 54901669, 106296714]}, "2112438883": {"Year": 1997, "Title": "Highly accurate data value prediction using hybrid predictors", "References": [60379886, 60379886, 59697426]}, "2170668761": {"Year": 1984, "Title": "Mapping HLL constructs into microcode for improved execution speed", "References": [178916657, 178916657]}, "2032064326": {"Year": 2005, "Title": "Computer architecture: challenges and opportunities for the next decade", "References": [1134494671, 1120728542]}, "2748080430": {"Year": 2017, "Title": "An experimental microarchitecture for a superconducting quantum processor", "References": [24807848, 153560523, 41034432, 2764453006, 31010182, 112708030, 2737427234, 158241587, 156919612]}, "2134953908": {"Year": 2007, "Title": "Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications", "References": [60379886, 60379886, 59697426, 1126329156, 193109227, 60379886]}, "2079665576": {"Year": 1996, "Title": "Handbook of Combinatorics [Books]", "References": []}, "2079248286": {"Year": 2014, "Title": "Managing GPU Concurrency in Heterogeneous Architectures", "References": [59697426, 59697426, 1134494671, 59697426, 1126329156, 1176176731, 59697426, 148324379]}, "2014345213": {"Year": 1988, "Title": "The Intel 376 family for embedded processor applications", "References": []}, "2012399548": {"Year": 2001, "Title": "On Extended Depth of Focus Algorithms for Bright Field Microscopy", "References": []}, "2056976898": {"Year": 2006, "Title": "CMOS Photonics for High-Speed Interconnects", "References": []}, "2044851785": {"Year": 2013, "Title": "RDIP: return-address-stack directed instruction prefetching", "References": [178916657, 59697426, 106296714, 60379886, 59697426]}, "2170254869": {"Year": 1993, "Title": "Addressing the challenges of advanced packaging and interconnection", "References": []}, "2043061548": {"Year": 1981, "Title": "A Digital Signal Generator", "References": [166382594]}, "2122764141": {"Year": 2003, "Title": "Distance associativity for high-performance energy-efficient non-uniform cache architectures", "References": [59697426, 60379886, 59697426]}, "1965259547": {"Year": 2012, "Title": "Scalable and Efficient Fine-Grained Cache Partitioning with Vantage", "References": []}, "2028800864": {"Year": 2014, "Title": "PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", "References": [59697426, 157670870, 1126329156, 106148199, 66039016, 59697426]}, "2168004298": {"Year": 2012, "Title": "Standardization Skullduggery Never Ends: Apple v. Motorola", "References": []}, "2045052933": {"Year": 2010, "Title": "Workload Reduction and Generation Techniques", "References": [148324379, 44643521, 178916657, 1203869711, 60379886]}, "2018420845": {"Year": 1981, "Title": "How to Write a Universal Cross-Assembler", "References": [148324379]}, "2128104279": {"Year": 2000, "Title": "Predictor-directed stream buffers", "References": [178916657, 60379886, 60379886, 60379886, 60379886, 60379886, 157670870]}, "2067561259": {"Year": 2013, "Title": "uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults", "References": [60379886, 59697426, 1178330879, 100835903, 1187160151, 1187904452, 157670870, 1191753779, 1159443246, 187377680, 1134494671, 17643076, 59697426, 60379886, 59697426, 157921468, 1159443246, 59697426]}, "144791232": {"Year": 2004, "Title": "POPI - a novel platform for intrusion prevention", "References": []}, "2114429886": {"Year": 2009, "Title": "An hybrid eDRAM/SRAM macrocell to implement first-level data caches", "References": [59697426, 60379886, 106390105, 106390105, 1120728542]}, "2117184662": {"Year": 2002, "Title": "Microarchitectural exploration with Liberty", "References": [148324379, 1131341566]}, "2089774689": {"Year": 2009, "Title": "Micro Economics: Soccer Mom Messaging Is the Poetry of Our Age", "References": []}, "2120165344": {"Year": 1994, "Title": "Branch classification: a new mechanism for improving branch predictor performance", "References": [60379886, 1131341566, 60379886, 60379886, 148324379]}, "2001808115": {"Year": 1999, "Title": "Licensing IP embodied in standards", "References": []}, "2040073568": {"Year": 2003, "Title": "Scalable, vector processors for embedded systems", "References": [148521650, 1136691831, 60379886, 60379886, 60379886]}, "2137598681": {"Year": 2013, "Title": "Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", "References": [60379886, 60379886, 2624381848, 60379886]}, "2121098653": {"Year": 1991, "Title": "Comparing static and dynamic code scheduling for multiple-instruction-issue processors", "References": [60379886, 157670870, 106390105, 148324379, 60379886, 60379886, 148324379, 1127352206]}, "2161001539": {"Year": 1988, "Title": "Software fault tolerance in architectures with hierarchical protection levels", "References": [68686220, 178916657, 148324379, 8351582, 2621818959, 103482838]}, "2130433275": {"Year": 2008, "Title": "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation", "References": [1165622107]}, "2162408374": {"Year": 1983, "Title": "A Heuristic Routing Algorithm", "References": []}, "2023557984": {"Year": 2006, "Title": "Ubiquitous clicks and complements", "References": []}, "2263168306": {"Year": 1999, "Title": "Exploiting ILP in page-based intelligent memory", "References": [60379886, 60379886, 60379886]}, "2083953017": {"Year": 2004, "Title": "TCAM architecture for IP lookup using prefix properties", "References": [1143723981, 62238642, 1130451194]}, "2775595599": {"Year": 2011, "Title": "L'antica miniera di Cuccagna : Parco del Gran Paradiso, Noasca, Torino", "References": []}, "2080635242": {"Year": 1995, "Title": "Designing for parallel fuzzy computing", "References": [41486457, 134177497]}, "2163852930": {"Year": 1993, "Title": "Performance features of the PA7100 microprocessor", "References": [2754362366]}, "1965090426": {"Year": 1993, "Title": "Research and development needs for advanced vehicle control systems", "References": [75298943]}, "2065495005": {"Year": 1991, "Title": "A configurable, virtual microprocessor system for instructional use in real-time, real-world studies", "References": []}, "288748768": {"Year": 2007, "Title": "Structural organisation of the needle complex of the type III secretion apparatus of Shigella flexneri", "References": [133274750, 133274750, 140251998, 111869560, 140251998, 102549058, 133274750, 133274750]}, "2118440768": {"Year": 1995, "Title": "Dedicated digital fuzzy hardware", "References": [76152103, 1186985151, 114241109]}, "2613371053": {"Year": 1973, "Title": "Direct microprogrammed execution of the intermediate text from a high-level language compiler", "References": []}, "2088610088": {"Year": 1983, "Title": "A Microprocessor-based Cryptoprocessor", "References": [2626428507, 103482838, 100460328]}, "2082982763": {"Year": 2012, "Title": "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", "References": [1126329156, 1153382799, 54901669, 178916657, 182003359]}, "2006092064": {"Year": 2003, "Title": "Tomcat: The definitive guide [Book Review]", "References": []}, "2010792153": {"Year": 1984, "Title": "A survey of resource allocation methods in optimizing microcode compilers", "References": [92214702, 41449414, 181974911, 157670870, 8351582, 59697426]}, "2009760913": {"Year": 1993, "Title": "Markets, standards, and the information infrastructure", "References": [135954941, 192056284, 135954941, 145507837]}, "2008985085": {"Year": 1982, "Title": "Toward a Local Network Standard", "References": [196647941, 103482838]}, "2056442578": {"Year": 1996, "Title": "Future WAN telecommunications", "References": []}, "311058662": {"Year": 2004, "Title": "DIFFICULT BECAUSE OF THEIR COMPLEXITY . NP-CLICK IS A SIMPLE PROGRAMMING MODEL THAT PERMITS PROGRAMMERS TO REAP THE BENEFITS OF A DOMAIN SPECIFIC LANGUAGE WHILE STILL ALLOWING FOR TARGET -SPECIFIC OPTIMIZATIONS . RESULTS FOR THE INTEL IXP1200 INDICATE THAT NP-CLICK DELIVERS A LARGE PRODUCTIVITY GAIN AT A SLIGHT PERFORMANCE EXPENSE . NP-CLICK: A PRODUCTIVE SOFTWARE DEVELOPMENT APPROACH FOR NETWORK PROCESSORS", "References": [2534597628]}, "250895780": {"Year": 2005, "Title": "TRADITIONAL TECHNIQUES THAT MAINFRAMES USE TO INCREASE RELIABILITY\u2014 SPECIAL HARDWARE OR CUSTOM SOFTWARE\u2014ARE INCOMPATIBLE WITH COMMODITY SERVER REQUIREMENTS . THE TRUSS ARCHITECTURE PROVIDES RELIABLE , SCALABLE COMPUTATION FOR UNMODIFIED APPLICATION SOFTWARE IN A DISTRIBUTED SHARED -MEMORY MULTIPROCESSOR. TRUSS: A RELIABLE, SCALABLE SERVER ARCHITECTURE", "References": [60379886, 133795288, 60379886]}, "2144005128": {"Year": 2007, "Title": "Effective Optimistic-Checker Tandem Core Design through Architectural Pruning", "References": [60379886, 60379886, 37538908, 26056741, 59697426, 60379886, 1186985151]}, "2565270815": {"Year": 2016, "Title": "Delegated persist ordering", "References": [148324379, 148324379, 60379886, 50071195, 60379886, 60379886, 148324379, 60379886, 59697426, 59697426, 60379886, 60379886, 34995574, 60379886, 103482838, 1155899826, 1171178643, 59697426, 148324379]}, "2062868730": {"Year": 1982, "Title": "Phase coupling and constant generation in an optimizing microcode compiler", "References": [157921468]}, "2095515004": {"Year": 2003, "Title": "Moore meets Malthus in multiples", "References": []}, "2613318338": {"Year": 1973, "Title": "A general-purpose high-level language machine for minicomputers", "References": [103482838]}, "2073935065": {"Year": 1983, "Title": "Can Software Be Tied to Hardware? Part II", "References": []}, "2055074074": {"Year": 2004, "Title": "Challenging search engines and pop-ups under copyright law-part 3", "References": []}, "2104650982": {"Year": 1988, "Title": "Control store implementation of a high performance VLSI CISC", "References": []}, "1974192606": {"Year": 2008, "Title": "Refueling: Preventing Wire Degradation due to Electromigration", "References": [1120728542, 162355128, 1187904452, 81291924, 1187160151]}, "2099786221": {"Year": 2005, "Title": "\"Flea-flicker\" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense", "References": [1183230087, 59697426]}, "2154439782": {"Year": 1994, "Title": "Facilitating superscalar processing via a combined static/dynamic register renaming scheme", "References": []}, "1996007243": {"Year": 2012, "Title": "Hardware Prefetchers Leak: A Revisit of SVF for Cache-Timing Attacks", "References": [26056741, 1129078273, 1171876160, 2758283624]}, "2613170472": {"Year": 1973, "Title": "A COBOL Machine", "References": []}, "2793188273": {"Year": 2010, "Title": "Secondo ritrovamento europeo di galkhaite, Cumb\u00eb Su\u0159d\u00eb, Signols, Piemonte", "References": []}, "1968899499": {"Year": 2005, "Title": "Power-efficient error tolerance in chip multiprocessors", "References": [2754640668, 60379886]}, "1999472284": {"Year": 2010, "Title": "Sparc64 VIIIfx: A New-Generation Octocore Processor for Petascale Computing", "References": [2754119650, 1187904452]}, "2025511066": {"Year": 1995, "Title": "Fuzziness versus all or nothing", "References": []}, "2013199746": {"Year": 1985, "Title": "\"On the Fly\" CRC-16 Byte-wise Calculation for 8088-based Computers", "References": []}, "2154693467": {"Year": 1996, "Title": "Exceeding the dataflow limit via value prediction", "References": [2754362366, 59697426, 60379886]}, "2103919170": {"Year": 2004, "Title": "Minos: Control Data Attack Prevention Orthogonal to Memory Model", "References": [60379886, 2537594308, 59697426, 2537594308, 60379886, 2537594308, 2537594308]}, "2035941140": {"Year": 1996, "Title": "Don't call it a highway!", "References": []}, "2074417994": {"Year": 1997, "Title": "Guest Editor's Introduction - Java's Open Future", "References": []}, "2121048547": {"Year": 2000, "Title": "Calpa: a tool for automating selective dynamic compilation", "References": [148324379]}, "2012012616": {"Year": 2001, "Title": "Fault-tolerant adaptive scheduling for embedded real-time systems", "References": [1124527938]}, "2110189660": {"Year": 1996, "Title": "An interactive fuzzy CAD tool", "References": [42080949]}, "2149003795": {"Year": 2008, "Title": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs", "References": [1134494671, 60379886, 106390105, 60379886, 157670870]}, "1963686823": {"Year": 2009, "Title": "Domain Partitioning Technology for Embedded Multicore Processors", "References": []}, "1968902482": {"Year": 2011, "Title": "Fermi GF100 GPU Architecture", "References": []}, "2027128827": {"Year": 1995, "Title": "Neural networks-extraordinary variation", "References": [59697426, 180314335, 207023548, 197665576]}, "2110078216": {"Year": 1999, "Title": "Delaying physical register allocation through virtual-physical registers", "References": [59697426, 1126329156]}, "2105504170": {"Year": 2002, "Title": "Managing static leakage energy in microprocessor functional units", "References": [193109227, 2624024286, 60379886, 1186985151]}, "2152455393": {"Year": 2010, "Title": "Accelerating Critical Section Execution with Asymmetric Multicore Architectures", "References": [59697426, 178916657]}, "2115500527": {"Year": 2010, "Title": "SAFER: Stuck-At-Fault Error Recovery for Memories", "References": [60379886, 59697426, 127472826, 60379886, 2624381848, 60379886]}, "2112773913": {"Year": 1989, "Title": "A microprogramming teaching environment using the Macintosh computer", "References": [59697426]}, "2061055971": {"Year": 1995, "Title": "Accelerating multimedia with enhanced microprocessors", "References": [59697426, 1135237122]}, "1986895037": {"Year": 1996, "Title": "Geust Editorial: Media processing: a new design target", "References": [148324379]}, "2069396646": {"Year": 1997, "Title": "Guest Editor's Introduction: Advanced Dram Technology", "References": []}, "2006842761": {"Year": 2006, "Title": "Robust On-Chip Communication", "References": []}, "2118051308": {"Year": 1987, "Title": "The instruction parsing microarchitecture of the CVAX microprocessor", "References": []}, "1971951198": {"Year": 1984, "Title": "Global methods in the flow graph approach to retargetable microcode generation", "References": [8351582, 8351582]}, "2236227338": {"Year": 2015, "Title": "Efficient GPU synchronization without scopes: saying no to complex consistency models", "References": [1203869711, 103482838, 60379886, 148324379]}, "2132461047": {"Year": 2004, "Title": "RIFLE: An Architectural Framework for User-Centric Information-Flow Security", "References": [1160032607, 103482838, 185931187, 8351582, 148324379, 193995496]}, "1978106810": {"Year": 2012, "Title": "Continuous Remote Mobile Identity Management Using Biometric Integrated Touch-Display", "References": [1161701531, 164062316, 83637746, 101949793]}, "1986327994": {"Year": 2013, "Title": "Enabling datacenter servers to scale out economically and sustainably", "References": [1126329156, 1126329156, 54901669]}, "2154348160": {"Year": 1993, "Title": "Dynamically scheduled VLIW processors", "References": [60379886, 157670870, 1131341566, 157670870, 178916657]}, "1996037679": {"Year": 2013, "Title": "Warped gates: gating aware scheduling and power gating for GPGPUs", "References": [1162226489, 1191753779, 59697426, 1203869711, 59697426]}, "2234881123": {"Year": 2015, "Title": "Ultra-low power render-based collision detection for CPU/GPU systems", "References": [1159702908, 68686220, 81770601, 26056741, 1140059087, 84775595, 105799543]}, "1978822532": {"Year": 1988, "Title": "Video RAMs: structure and applications", "References": []}, "2071167504": {"Year": 1984, "Title": "Software tools used in the development of a VLSI VAX Microcomputer", "References": []}, "2109678121": {"Year": 1994, "Title": "Designing the TFP microprocessor", "References": [60379886, 106390105]}, "2126121886": {"Year": 2001, "Title": "A code decompression architecture for VLIW processors", "References": [178916657, 59697426, 157670870]}, "1975220271": {"Year": 1998, "Title": "Avoiding the legal mire [legal aspects of standards]", "References": []}, "2766390815": {"Year": 2017, "Title": "Taming the instruction bandwidth of quantum computers via hardware-managed error correction", "References": []}, "2136752594": {"Year": 2013, "Title": "SHIFT: shared history instruction fetch for lean-core server processors", "References": []}, "2109547380": {"Year": 2009, "Title": "DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage", "References": [41449414, 148324379, 1141913819, 1129667634]}, "2055875049": {"Year": 1982, "Title": "A Microprocessor-Based Pulse-Height Analyzer", "References": []}, "2012932717": {"Year": 1988, "Title": "Performance trade-offs for microprocessor cache memories", "References": []}, "2068375221": {"Year": 2007, "Title": "Editor in Chief's Message", "References": []}, "1990418027": {"Year": 1981, "Title": "Ink Jet Printing of Japanese Kanji Characters", "References": [54862371]}, "2083143621": {"Year": 1997, "Title": "It's not enough to be right [copyright]", "References": []}, "2054494891": {"Year": 1987, "Title": "Effective Implementation of a Parallel Language on a Multiprocessor", "References": []}, "2123415020": {"Year": 2007, "Title": "On-Chip Interconnection Networks of the TRIPS Chip", "References": [1183230087]}, "2017208815": {"Year": 2008, "Title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part I", "References": []}, "2150107136": {"Year": 1996, "Title": "Multiprocessors from a software perspective", "References": []}, "2621217378": {"Year": 2006, "Title": "Developing advanced humidity standards to measure trace water vapor in specialty gases", "References": []}, "2062967730": {"Year": 2011, "Title": "Resource Management on Multicore Systems: The ACTORS Approach", "References": [1124527938]}, "2068839210": {"Year": 1999, "Title": "Low-cost branch folding for embedded applications with small tight loops", "References": []}, "2027302592": {"Year": 1993, "Title": "India China hurdle computing obstacles (DP industry)", "References": []}, "2232645663": {"Year": 2015, "Title": "Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", "References": [59697426, 181974911, 59697426, 97130795, 60379886, 59697426]}, "2124367688": {"Year": 1997, "Title": "Tiny Tera: a packet switch core", "References": []}, "2132218766": {"Year": 2005, "Title": "Evaluating InfiniBand performance with PCI Express", "References": [1191753779, 59697426]}, "2169823452": {"Year": 2002, "Title": "Hierarchical scheduling windows", "References": [60379886, 60379886, 1134494671, 59697426, 60379886]}, "2593358175": {"Year": 2000, "Title": "Modulo scheduling for a fully-distributed clustered VLIW architecture", "References": [1176176731, 81742775]}, "2022740893": {"Year": 2005, "Title": "Niagara: a 32-way multithreaded Sparc processor", "References": []}, "1984972320": {"Year": 1996, "Title": "Subword parallelism with MAX-2", "References": []}, "1983530658": {"Year": 1996, "Title": "The road ahead [Micro Review]", "References": []}, "2523636184": {"Year": 2006, "Title": "Determining the limits of strain techniques in scaled CMOS devices", "References": []}, "2062554267": {"Year": 2003, "Title": "Temperature-aware computer systems: Opportunities and challenges", "References": [59697426, 1164253245, 60379886]}, "2117877698": {"Year": 1997, "Title": "Exploiting dead value information", "References": [1160032607, 148324379]}, "2766073137": {"Year": 2017, "Title": "Cache automaton", "References": [148324379, 1134494671, 125754415, 148324379, 1203869711, 165512578, 103482838, 90422530]}, "2028097207": {"Year": 2011, "Title": "Formally enhanced runtime verification to ensure NoC functional correctness", "References": [60379886, 2626562924, 1178330879, 73404582, 59697426, 1126329156]}, "8271513": {"Year": 2000, "Title": "Microdisplay Applications Reach the Mainstream", "References": []}, "2542335293": {"Year": 2012, "Title": "PHAP: Password based Hardware Authentication using PUFs", "References": [37538908, 1196268508, 1195648157]}, "2108003037": {"Year": 1989, "Title": "A flexible VLSI core for an adaptable architecture", "References": []}, "2136533188": {"Year": 1996, "Title": "Micro law: patenting computerized methods of doing business", "References": []}, "2140906558": {"Year": 2006, "Title": "Adaptive Caches: Effective Shaping of Cache Behavior to Workloads", "References": [1126329156, 59697426, 148324379, 60379886]}, "2068115084": {"Year": 2011, "Title": "System-level integrated server architectures for scale-out datacenters", "References": [1183230087, 78926909, 148324379, 148324379, 1164762582, 1183230087]}, "2048769237": {"Year": 1989, "Title": "An analog VLSI implementation of Hopfield's neural network", "References": [125754415]}, "2037326622": {"Year": 1999, "Title": "Control independence in trace processors", "References": [59697426, 1150919317, 1126329156, 59697426, 1134494671, 59697426, 59697426, 60379886, 1134494671]}, "2112980698": {"Year": 1997, "Title": "A case for intelligent RAM", "References": []}, "2148656192": {"Year": 1996, "Title": "The history of the 4004", "References": [83637746]}, "2045904520": {"Year": 1987, "Title": "DOOM: A Decentralized Object-Oriented Machine", "References": [2754330098]}, "2086923710": {"Year": 2006, "Title": "Architectures for Bit-Split String Scanning in Intrusion Detection", "References": [2537594308, 60379886, 1136755600]}, "1981999159": {"Year": 1998, "Title": "Avoiding surprises: some thoughts on standards", "References": []}, "2144591900": {"Year": 1986, "Title": "A Benchmark Comparison of 32-bit Microprocessors", "References": []}, "2120483286": {"Year": 1993, "Title": "Two-ported cache alternatives for superscalar processors", "References": []}, "2013626513": {"Year": 2014, "Title": "CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache", "References": [1134494671, 60379886, 2626326608, 2534597628]}, "2153169188": {"Year": 2002, "Title": "Optimizing pipelines for power and performance", "References": [60379886, 83637746, 157670870, 60379886, 59697426]}, "2006960071": {"Year": 1997, "Title": "Internationalization support in Java", "References": []}, "2083205475": {"Year": 2003, "Title": "Guest editors' introduction: Power and complexity aware design", "References": []}, "215078589": {"Year": 2004, "Title": "AND COMPACTLY ENCODE APPLICATION PARALLELISM AND LOCALITY . VT PROCESSORS EXPLOIT THIS ENCODING TO PROVIDE HIGH PERFORMANCE WITH LOW POWER AND SMALL AREA . THE VECTOR-THREAD ARCHITECTURE", "References": [60379886, 59697426]}, "14611369": {"Year": 2013, "Title": "Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture", "References": []}, "2766016194": {"Year": 2017, "Title": "Software-based gate-level information flow security for IoT systems", "References": [1180274659, 1180274659, 1132256673, 60379886, 148324379, 2624314910, 61310614]}, "2115016937": {"Year": 2010, "Title": "Combating Aging with the Colt Duty Cycle Equalizer", "References": [59697426, 1137823534]}, "282317829": {"Year": 2006, "Title": "AND STORES , MANY OF WHICH HAVE UNKNOWN ADDRESSES. SCALABLE LOAD AND STORE PROCESSING IN LATENCY-TOLERANT PROCESSORS", "References": [60379886, 50071195, 1126329156]}, "2117299787": {"Year": 2006, "Title": "An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", "References": [1126329156, 1126329156, 83637746, 106390105, 148324379, 60379886, 106390105, 1203869711, 1120728542, 1120728542]}, "400741817": {"Year": 2004, "Title": "REAL BUGS AT A FRACTION OF THE EXECUTION -TIME OVERHEAD. IWATCHER: SIMPLE, GENERAL ARCHITECTURAL SUPPORT FOR SOFTWARE DEBUGGING", "References": [148324379]}, "2169323630": {"Year": 2003, "Title": "In memory of Bob Rau", "References": []}, "2013768351": {"Year": 2003, "Title": "Strategies for mapping algorithms to mediaprocessors for high performance", "References": [158511090, 59697426]}, "2068449345": {"Year": 1993, "Title": "Micro standards-organizing the corporate standards function", "References": []}, "2108713760": {"Year": 1998, "Title": "Predicting indirect branches via data compression", "References": [122199241, 60379886, 59697426, 2534597628, 60379886, 148324379]}, "2157290793": {"Year": 1992, "Title": "Experimentation with hypercube database engines", "References": [2626104003, 147953040]}, "2146631487": {"Year": 2005, "Title": "Incremental Commit Groups for Non-Atomic Trace Processing", "References": [148324379, 1186985151, 1134494671]}, "2025158696": {"Year": 1985, "Title": "Efficient hardware for multiway jumps and pre-fetches", "References": [157670870, 81742775]}, "2236110319": {"Year": 2015, "Title": "Bungee jumps: accelerating indirect branches through HW/SW co-design", "References": [60379886, 59697426, 1129667634, 148324379, 59697426, 59697426, 1134494671, 26056741, 106390105]}, "2098191187": {"Year": 1994, "Title": "Scheduling for reactive real-time systems", "References": [1128132410, 100835903]}, "2037233771": {"Year": 1999, "Title": "Preparing for multimedia terminals", "References": []}, "2114236724": {"Year": 1995, "Title": "A performance analysis of Pentium processor systems", "References": []}, "2088004777": {"Year": 1998, "Title": "COM and DCOM - Microsoft's vision for distributed objects [Book Reviews]", "References": []}, "2167617421": {"Year": 2008, "Title": "A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags", "References": [59697426, 148324379, 2534597628, 166774750, 2534597628, 59697426, 1126329156, 59697426, 1198471430, 2621920664]}, "2018763489": {"Year": 2009, "Title": "Real-Time Object Recognition with Neuro-Fuzzy Controlled Workload-Aware Task Pipelining", "References": [1191753779, 1189675953, 83637746, 25538012]}, "2054452853": {"Year": 1982, "Title": "Emulating an MIMD architecture", "References": []}, "2053430780": {"Year": 1997, "Title": "Micro law: paradigms lost", "References": []}, "1966577848": {"Year": 1982, "Title": "A Hardware Algol Machine", "References": [178916657]}, "1973370307": {"Year": 1995, "Title": "Flexible control for robot manipulators", "References": []}, "132934783": {"Year": 2000, "Title": "Formal SDOs: They're Still Alive", "References": []}, "2113901785": {"Year": 1995, "Title": "Control flow prediction with tree-like subgraphs for superscalar processors", "References": [60379886, 178916657, 148324379]}, "1969263629": {"Year": 1985, "Title": "Compiling Prolog into microcode: a case study using the NCR/32-000", "References": []}, "2069775992": {"Year": 1999, "Title": "Simultaneous bidirectional transceiver logic", "References": [83637746, 1126463254, 1164321581]}, "2135777062": {"Year": 1974, "Title": "Software aids for microprogram development", "References": [1150919317]}, "1974374403": {"Year": 1994, "Title": "The PowerPC 604 RISC microprocessor.", "References": [59697426, 59697426, 59697426]}, "1963634704": {"Year": 1995, "Title": "The AM/sup 3/ associative processor", "References": [201849197]}, "2048554841": {"Year": 1993, "Title": "How does processor MHZ relate to end-user performance? I. Pipelines and functional units", "References": []}, "2083815188": {"Year": 1987, "Title": "\"Designer\" Logic And Symbols with Logic Cell Arrays", "References": []}, "2157128750": {"Year": 2014, "Title": "A Front-end Execution Architecture for High Energy Efficiency", "References": [60379886, 60379886]}, "2053100585": {"Year": 1994, "Title": "PowerPC books; authoring systems", "References": []}, "2171262222": {"Year": 1997, "Title": "Prediction caches for superscalar processors", "References": [81742775]}, "1994668467": {"Year": 2009, "Title": "IEEE-USA Tells Congress that Patent Reform Is Essential to Economic Recovery", "References": []}, "2043906428": {"Year": 2005, "Title": "Guest Editors' Introduction: Energy-Efficient Design", "References": []}, "2562213348": {"Year": 2016, "Title": "Chameleon: versatile and practical near-DRAM acceleration architecture for large memory systems", "References": [2756050579, 1189675953, 2307745, 59697426, 97130795, 1164321581, 1183230087, 60379886, 1176176731, 1203869711]}, "2137860371": {"Year": 2001, "Title": "Reducing the complexity of the register file in dynamic superscalar processors", "References": [59697426, 59697426, 1186985151, 59697426, 103482838, 1126329156, 1134494671]}, "2126994790": {"Year": 1994, "Title": "SpeedLog: A Generic Log Service Supporting Efficient Node-Crash Recovery Logging is indispensable for fault tolerance in computer-based system. The SpeedLog generic log service provides a general-purpose logging tool to support various kinds of applications and system-level services. Though flexible logging mechanisms usually hinder log management performance, SpeedLog allows very efficient log management while satisfying the requirements of a variety of applications.", "References": []}, "2142880474": {"Year": 1997, "Title": "Applying fuzzy logic to codesign partitioning", "References": [178916657]}, "2146126761": {"Year": 1993, "Title": "A 16-Kbit Theta -search associative memory", "References": [83637746, 83637746, 157921468, 59697426, 83637746]}, "2013227636": {"Year": 1983, "Title": "An Architectural Comparison of 32-Bit Microprocessors", "References": [60379886, 60379886]}, "2083114833": {"Year": 1992, "Title": "How RISCy is DSP", "References": [195663827, 58069681, 185806230]}, "1978459888": {"Year": 1980, "Title": "Design of a user-microprogrammable building block", "References": [2626428507, 2626428507]}, "2163234350": {"Year": 2009, "Title": "Trading Off Cache Capacity for Low-Voltage Operation", "References": [59697426]}, "2040307506": {"Year": 1986, "Title": "A microcode-based environment for noninvasive performance analysis", "References": [178916657]}, "2005343162": {"Year": 2000, "Title": "AltiVec extension to PowerPC accelerates media processing", "References": [59697426]}, "2074529643": {"Year": 2002, "Title": "Maintaining statistics counters in router line cards", "References": [186584794]}, "2082201053": {"Year": 1980, "Title": "Algorithm implementation on specific microprogrammed structure", "References": [59697426, 2755927266, 81742775]}, "2016318026": {"Year": 1999, "Title": "Designing and implementing a fast crossbar scheduler", "References": []}, "2094146196": {"Year": 1978, "Title": "Design considerations for a QM-1 based multimicroprocessor emulation system", "References": []}, "2167414164": {"Year": 2011, "Title": "CHOP: Integrating DRAM Caches for CMP Server Platforms", "References": [60379886, 59697426, 1186985151]}, "2146993439": {"Year": 1988, "Title": "Microprogramming In A Multiprocessor Data Acquisition System", "References": []}, "2092366688": {"Year": 1992, "Title": "Programmable vision processor/controller for flexible implementation of current and future image compression standards", "References": []}, "1973002430": {"Year": 1981, "Title": "Adaptation and personalization of VLSI-based computer architecture", "References": [8351582, 1164472673, 196139623]}, "2234174598": {"Year": 2015, "Title": "ThyNVM: enabling software-transparent crash consistency in persistent memory systems", "References": [1176176731, 60379886, 103482838, 60379886, 60379886, 1185109434, 103482838, 78926909, 41449414, 17643076, 50071195, 148324379]}, "2048096544": {"Year": 1999, "Title": "Web concerns [legal aspects]", "References": []}, "2258937171": {"Year": 1995, "Title": "Proceedings of the 28th annual international symposium on Microarchitecture", "References": []}, "2071718466": {"Year": 1998, "Title": "Portable and fault-tolerant software systems", "References": []}, "2051955143": {"Year": 2000, "Title": "HASE DLX simulation model", "References": [195663827]}, "2059878503": {"Year": 2011, "Title": "Top Picks [Guest editors' introduction]", "References": []}, "2030256278": {"Year": 1990, "Title": "An ASIC methodology for mixed analog-digital simulation", "References": []}, "2126148590": {"Year": 1999, "Title": "Deep submicron microprocessor design issues", "References": [81140365]}, "1973480223": {"Year": 1984, "Title": "Improved instruction formation in the exhaustive local microcode compaction algorithm", "References": [157670870, 81742775]}, "2156403869": {"Year": 2008, "Title": "Strategies for mapping dataflow blocks to distributed hardware", "References": [60379886, 178916657, 1134494671]}, "2140656851": {"Year": 1992, "Title": "Code generation schema for modulo scheduled loops", "References": [178916657, 60379886, 60379886, 148324379, 59697426, 59697426]}, "2151384819": {"Year": 1974, "Title": "Approaches to design of high level languages for microprogramming", "References": [59697426, 59697426]}, "1979709356": {"Year": 2002, "Title": "InfiniBridge: an InfiniBand channel adapter with integrated switch", "References": []}, "1977476862": {"Year": 2010, "Title": "Predicting Voltage Droops Using Recurring Program and Microarchitectural Event Activity", "References": [96198239]}, "2168776199": {"Year": 1989, "Title": "A floating-point VLSI chip for the TRON architecture: an architecture for reliable numerical programming", "References": [2626428507]}, "2026005383": {"Year": 1980, "Title": "Formalization and automated synthesis of microprograms", "References": [178916657]}, "2765324739": {"Year": 2017, "Title": "Pageforge: a near-memory content-aware page-merging architecture", "References": [127472826, 2534597628, 148324379, 1126329156, 59697426, 1126329156, 106390105, 1192165265, 54901669, 60379886, 1126329156, 17643076, 1194851604, 59697426, 1126329156, 1128043032, 50071195, 193109227, 103482838, 1203869711, 59697426, 1158363782]}, "2567006428": {"Year": 2016, "Title": "Improving bank-level parallelism for irregular applications", "References": [148324379, 1136691831, 1126329156, 148324379, 148521650, 1134494671, 103482838, 59697426, 59697426, 59697426, 60379886]}, "2112495948": {"Year": 2009, "Title": "Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications", "References": [59697426, 60379886, 50071195]}, "1964108217": {"Year": 1998, "Title": "Java and the PAS process", "References": []}, "2113956611": {"Year": 1992, "Title": "An out-of-order superscalar processor with speculative execution and fast, precise interrupts", "References": [157670870]}, "1970767833": {"Year": 1994, "Title": "Tilting at Gates's windmill (Microsoft licensing)", "References": []}, "2152012934": {"Year": 1992, "Title": "Branch merging for effective exploitation of instruction-level parallelism", "References": [60379886, 60379886]}, "1996486529": {"Year": 2004, "Title": "Anatomy of a portable digital mediaprocessor", "References": []}, "2006431937": {"Year": 1988, "Title": "The MIPS R3010 floating-point coprocessor", "References": [1197111096, 1197111096]}, "2146141902": {"Year": 1998, "Title": "Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes", "References": [1150919317, 59697426, 59697426]}, "105010728": {"Year": 2001, "Title": "Context (Micro Review).", "References": []}, "2052358686": {"Year": 1979, "Title": "Experience with a high level micromachine simulator", "References": []}, "2074888534": {"Year": 2001, "Title": "Design validation of embedded dependable systems", "References": [1163542891]}, "1968659537": {"Year": 1981, "Title": "A VLSI Architecture for Software Structure: The Intel 8086", "References": [103482838, 2626428507]}, "1969323652": {"Year": 1989, "Title": "VLSI architectures for neural networks", "References": [61392201, 183285281]}, "2032366088": {"Year": 2008, "Title": "AAI Asks FTC to Investigate RAND Issues Concerning Digital TV Standard", "References": []}, "2038025044": {"Year": 2005, "Title": "A real-time software platform for the Cell processor", "References": [59697426]}, "2022212848": {"Year": 1985, "Title": "A Signal Processing Implementation for an IBM-PC-based Workstation", "References": []}, "2234891566": {"Year": 2015, "Title": "A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", "References": [60379886, 2622339228, 59697426]}, "2078263898": {"Year": 1979, "Title": "A microcoded tool to sample the software instruction address", "References": []}, "2141871961": {"Year": 1997, "Title": "Cache sensitive module scheduling", "References": [148324379, 1134494671, 148324379, 60379886, 59697426]}, "2079583809": {"Year": 2011, "Title": "The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future", "References": [1126329156, 59697426]}, "98177865": {"Year": 2001, "Title": "Amazon's One-Click Patent Loses Its Teeth (Micro Law).", "References": []}, "2098137373": {"Year": 1974, "Title": "Instruction tracing via microprogramming", "References": []}, "2081179711": {"Year": 1984, "Title": "Introduction to the NS16000 Architecture", "References": []}, "2106887144": {"Year": 2004, "Title": "Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow", "References": [153560523, 2756211806, 2755142199, 2534597628, 60379886]}, "2105817736": {"Year": 1973, "Title": "Controlled graphs and instructions", "References": []}, "2005635288": {"Year": 1987, "Title": "On tuning the microarchitecture of an HPS implementation of the VAX", "References": [60379886]}, "335984547": {"Year": 2007, "Title": "AS CHIP ARCHITECTS AND MANUFACTURERS PLUMB EVER-SMALLER PROCESS TECHNOLOGIES, NEW SPECIES OF FAULTS ARE COMPROMISING DEVICE RELIABILITY.", "References": [59697426]}, "1972663160": {"Year": 2014, "Title": "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", "References": [193995496]}, "2085383537": {"Year": 1979, "Title": "I/O device Emulation in The Stanford Emulation Laboratory", "References": []}, "1975908320": {"Year": 2002, "Title": "A new definition for high-performance computing", "References": []}, "2129500906": {"Year": 1974, "Title": "A low-cost host processor for emulation research", "References": []}, "2017521824": {"Year": 2003, "Title": "Trends and challenges in VLSI circuit reliability", "References": [1189675953, 60379886, 1187160151, 1186985151, 1170566876, 128536549, 106390105, 2622952099]}, "2155334493": {"Year": 1974, "Title": "Some correctness principles for machine language programs and microprograms", "References": [103482838]}, "2212488422": {"Year": 1999, "Title": "Evaluation of a high performance code compression method", "References": [106390105, 1150919317, 81742775, 148521650]}, "2050587487": {"Year": 1988, "Title": "The TMS320C30 floating-point digital signal processor", "References": []}, "2137637443": {"Year": 1975, "Title": "Fitting processors to the needs of a General Purpose Array (EGPA)", "References": []}, "266922032": {"Year": 2002, "Title": "SPATIAL -INFORMATION SERVICES. WITH 3G CELL PHONES JUST ON THE HORIZON , THIS APPROACH PROMISES TO BE PRACTICAL AND CONVENIENT. UBIQUITOUS SPATIAL- INFORMATION SERVICES USING CELL PHONES", "References": [975621743, 94821547]}, "2096403469": {"Year": 1999, "Title": "High performance RISC microprocessors", "References": []}, "2593465112": {"Year": 2000, "Title": "Reducing wire delay penalty through value prediction", "References": []}, "2148769592": {"Year": 1997, "Title": "Multimedia LSI accelerator with embedded DRAM", "References": []}, "2019410615": {"Year": 1986, "Title": "An efficient retargetable microcode generator", "References": [81742775]}, "1527312829": {"Year": 1999, "Title": "Microfabrication techniques using focused ion beams and emergent applications", "References": [187991544, 179886003, 187991544, 158028765, 113542562, 31010182, 179886003, 87338489]}, "2163599246": {"Year": 1997, "Title": "A framework for balancing control flow and predication", "References": [81742775, 60379886, 59697426, 148324379, 60379886, 59697426]}, "2131294414": {"Year": 1998, "Title": "Memory management for user-level network interfaces", "References": [59697426, 1126463254, 59697426]}, "2137125244": {"Year": 1995, "Title": "Zero-cycle loads: microarchitecture support for reducing load latency", "References": [59697426, 83637746, 60379886, 106390105, 60379886, 32326811]}, "1984075853": {"Year": 1990, "Title": "The 68040 processor. I. Design and implementation", "References": []}, "2049463115": {"Year": 1978, "Title": "Proposal on efficient address allocation algorithm for horizontal microprograms", "References": [103482838]}, "2099737227": {"Year": 1990, "Title": "A memory management unit and cache controller for the MARS system", "References": [60379886, 193109227, 2606469623, 2626428507, 157921468, 60379886, 60379886]}, "2065587069": {"Year": 2006, "Title": "Guest Editors' Introduction: Hot Chips 17", "References": []}, "2153534571": {"Year": 1996, "Title": "Profile-driven instruction level parallel scheduling with application to super blocks", "References": []}, "2014597278": {"Year": 2005, "Title": "Horus: large-scale symmetric multiprocessing for Opteron systems", "References": [59697426, 1126463254, 59697426, 60379886, 60379886]}, "2149265258": {"Year": 1996, "Title": "Software pipelining loops with conditional branches", "References": [1127352206, 1198129048, 2606469623, 1198129048, 81742775, 1160032607, 81742775, 59697426, 59697426, 32326811, 81742775, 59697426, 148324379, 1127352206]}, "2151307463": {"Year": 2007, "Title": "A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs", "References": [112708030, 2606469623, 1153382799, 59697426]}, "2145377152": {"Year": 2004, "Title": "AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", "References": [148324379, 193109227, 1198129048, 148324379, 148324379, 148324379, 1185109434, 50071195, 1185109434, 1153382799]}, "2043318181": {"Year": 2004, "Title": "Razor: circuit-level correction of timing errors for low-power operation", "References": [73404582, 1120728542, 1120728542]}, "294476360": {"Year": 2003, "Title": "STATISTICAL SIMULATION ENABLES QUICK AND ACCURATE DESIGN DECISIONS IN THE EARLY STAGES OF COMPUTER DESIGN , AT THE PROCESSOR AND SYSTEM LEVELS . IT COMPLEMENTS DETAILED BUT SLOWER ARCHITECTURAL SIMULATIONS , REDUCING TOTAL DESIGN TIME AND COST. STATISTICAL SIMULATION: ADDING EFFICIENCY TO THE COMPUTER DESIGNER'S TOOLBOX", "References": [60379886, 1126329156, 178916657, 59697426, 60379886, 54901669]}, "2042104816": {"Year": 1986, "Title": "A microarchitecture description language for retargeting firmware tools", "References": [157670870, 1187904452]}, "2750837442": {"Year": 2017, "Title": "Optimized surface code communication in superconducting quantum computers", "References": [1187904452, 24807848, 59012888, 137773608, 137042341, 137773608, 41034432, 164566984, 153560523, 1137823534, 92819544, 196734849, 2595130627, 1038890340, 3237509, 164566984, 2738600312, 164566984, 2595199528, 132681663]}, "2116301260": {"Year": 1974, "Title": "Microinstruction sequencing and structured microprogramming", "References": [81742775]}, "2151163104": {"Year": 1996, "Title": "Analyzing and comparing Montgomery multiplication algorithms", "References": []}, "1516817683": {"Year": 1999, "Title": "Speculative Memory Cloaking and Bypassing", "References": [157921468, 148324379, 178916657, 60379886, 59697426, 59697426]}, "2048058906": {"Year": 1981, "Title": "Hierarchical Coding of Microcomputers for High-Level Architecture", "References": []}, "2028410314": {"Year": 2001, "Title": "Model-based fault-tolerant control reconfiguration for general network topologies", "References": [157670870, 1135638846, 157921468]}, "2155503253": {"Year": 2008, "Title": "NVIDIA Tesla: A Unified Graphics and Computing Architecture", "References": [185367456, 45584542, 59697426, 1197111096]}, "2120705882": {"Year": 2003, "Title": "Managing the transition from complexity to elegance: Knowing when you have a problem", "References": []}, "2119024804": {"Year": 2004, "Title": "Single-Chip Multiprocessors: The Next Wave of Computer Architecture Innovation", "References": []}, "2086596031": {"Year": 2012, "Title": "Hot Interconnects and Hot Topics", "References": []}, "2097823832": {"Year": 2009, "Title": "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", "References": [1155899826, 1183230087]}, "2061834542": {"Year": 2011, "Title": "Hot Chips 22", "References": []}, "1570319854": {"Year": 1998, "Title": "Exploiting Value Locality to Exceed the Dataflow Limit", "References": [60379886, 59697426, 178916657, 148324379, 148324379]}, "2235724720": {"Year": 2015, "Title": "WarpPool: sharing requests with inter-warp coalescing for throughput processors", "References": [1176176731, 1195800536, 1136691831, 1203869711]}, "2140043093": {"Year": 1997, "Title": "Trends in semiconductor memories", "References": [83637746, 162355128, 83637746, 157670870]}, "2081255224": {"Year": 2003, "Title": "TCP Splitter: a TCP/IP flow monitor in reconfigurable hardware", "References": [66039016, 62238642, 1126463254]}, "2119567442": {"Year": 2010, "Title": "Tolerating Concurrency Bugs Using Transactions as Lifeguards", "References": [148324379, 1171178643, 59697426, 60379886, 148324379, 178916657, 60379886, 60379886, 1199533187, 148324379, 60379886, 50071195, 148324379, 60379886, 50071195]}, "1739270448": {"Year": 1989, "Title": "A logical design tool for relational databases", "References": [90119964, 118992489]}, "1963541001": {"Year": 1999, "Title": "Advanced manufacturing equipment: a vertical batch furnace for 300-mm wafer processing", "References": []}, "1975919668": {"Year": 1984, "Title": "Microcomputer Peripherals Status and Trends", "References": []}, "2000351691": {"Year": 2003, "Title": "The Reconfigurable Streaming Vector Processor (RSVPTM)", "References": [103482838, 60379886, 178916657]}, "2126570805": {"Year": 2010, "Title": "Memory Latency Reduction via Thread Throttling", "References": [148324379, 59697426, 1191753779, 1134494671, 50071195, 59697426, 1134494671]}, "1985918920": {"Year": 2014, "Title": "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors", "References": [68686220, 1120728542, 1183230087, 59697426, 1183230087, 68686220, 60379886, 1120728542, 1126329156]}, "2106142176": {"Year": 1985, "Title": "Mapping High-Level Syntax And Structure into Assembly Language", "References": [59697426, 59697426, 122199241, 195663827]}, "2147098645": {"Year": 1993, "Title": "Register renaming and dynamic speculation: an alternative approach", "References": [60379886, 157670870, 106390105]}, "2544732887": {"Year": 2004, "Title": "Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", "References": [60379886, 1136755600, 60379886, 1136755600, 178916657, 59697426, 1171922823, 32326811, 148324379]}, "1979219602": {"Year": 1987, "Title": "Computer architecture simulation using a register transfer language", "References": [157670870, 157670870, 68686220]}, "2128306572": {"Year": 2001, "Title": "Skipper: a microarchitecture for exploiting control-flow independence", "References": [81742775, 1131341566, 59697426]}, "2024122052": {"Year": 2011, "Title": "GPUs and the Future of Parallel Computing", "References": [60379886, 59697426, 101624672, 157670870]}, "2003959290": {"Year": 1990, "Title": "A parallel unification machine", "References": [1190910084, 67189501]}, "2161381500": {"Year": 2007, "Title": "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", "References": [1126329156, 60379886, 50071195, 1147236337, 1198936338, 59697426, 1134494671, 98930721, 60379886, 1203869711, 106296714, 60379886, 66039016, 1126329156, 59697426, 1134494671, 1134494671]}, "2074462231": {"Year": 2006, "Title": "New Jersey federal court holds Qualcomm's unFRANDly acts no antitrust violation", "References": []}, "2162225575": {"Year": 1993, "Title": "A VLIW architecture based on shifting register files", "References": [148324379, 60379886, 59697426]}, "1998555668": {"Year": 1991, "Title": "An associative accelerator for large databases", "References": [103482838, 83637746]}, "2167540744": {"Year": 2001, "Title": "Reducing set-associative cache energy via way-prediction and selective direct-mapping", "References": [59697426, 59697426, 1120728542, 1134494671]}, "330111621": {"Year": 1983, "Title": "Writing Instructional Software.", "References": []}, "2134218813": {"Year": 2006, "Title": "Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", "References": [1174091362, 1126329156]}, "2022825590": {"Year": 1992, "Title": "Figure-ground segregation using an analog VLSI chip", "References": [178916657, 137773608, 3880285]}, "1983265435": {"Year": 1983, "Title": "Mathematical Software in Basic Evaluation of Definite Integrals", "References": [102439543]}, "2104593972": {"Year": 1990, "Title": "Address compression through base register caching", "References": []}, "2038577397": {"Year": 2012, "Title": "Tianhe-1A Interconnect and Message-Passing Services", "References": [157146593, 59697426, 1191753779, 1141854641, 148521650]}, "2141858013": {"Year": 1983, "Title": "Byte-Wise CRC Calculations", "References": []}, "1987652505": {"Year": 2006, "Title": "So many books", "References": []}, "1998016886": {"Year": 1997, "Title": "It has bugs, but the games are out of this world [DP industry]", "References": []}, "2238694998": {"Year": 2015, "Title": "Fork path: improving efficiency of ORAM by removing redundant memory accesses", "References": [60379886, 2595770078, 59697426, 2535638237, 60379886, 60379886]}, "2029338297": {"Year": 1998, "Title": "Restraints on technology advances", "References": []}, "2065043507": {"Year": 1988, "Title": "A pipelined interface for high floating-point performance with precise exceptions", "References": [60379886, 178916657]}, "2566075159": {"Year": 2016, "Title": "Efficient data supply for hardware accelerators with prefetching and access/execute decoupling", "References": [148324379, 1136755600, 60379886, 1136755600]}, "2105252949": {"Year": 1989, "Title": "A direct execution architecture for Prolog", "References": [81742775]}, "2199541422": {"Year": 1988, "Title": "On Approximation Algorithms For Microcode Bit Minimizationt", "References": [157670870]}, "164574204": {"Year": 2001, "Title": "Centipedes, SDOs, and Consortia (Standards).", "References": []}, "2044636723": {"Year": 1985, "Title": "Target-independent high-level microprogramming", "References": [81742775]}, "2677783830": {"Year": 1999, "Title": "Using a nondestructive test to qualify corrosive specialty gas cylinders", "References": []}, "2120628323": {"Year": 2003, "Title": "Beating in-order stalls with \"flea-flicker\" two-pass pipelining", "References": [1126329156, 148324379, 1126329156, 1136691831, 60379886, 60379886, 60379886]}, "1981384041": {"Year": 2011, "Title": "Active management of timing guardband to save energy in POWER7", "References": [1183230087, 83637746, 1183230087]}, "2765510447": {"Year": 2017, "Title": "Architectural tradeoffs for biodegradable computing", "References": [103482838, 37189094, 2754488090, 99352657, 99846442, 167829764, 137773608, 60379886, 178916657, 154646843, 68686220, 99352657, 60379886, 137773608, 2500738039, 162355128, 103895331, 13479253, 63322718, 54409865, 185806230]}, "2036049621": {"Year": 1996, "Title": "Programming Windows 35, 3rd ed [Books]", "References": []}, "2106329447": {"Year": 2012, "Title": "Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", "References": [2754362256, 2757784406, 1163988186, 106296714, 1176176731]}, "1968409088": {"Year": 2006, "Title": "Energy-Efficient Thread-Level Speculation", "References": [1147236337, 1126329156, 1136691831, 1131341566, 1134494671, 157670870]}, "2154655263": {"Year": 2000, "Title": "Making standards simple", "References": []}, "2110764948": {"Year": 1994, "Title": "A study of pointer aliasing for software pipelining using run-time disambiguation", "References": [81742775, 81742775, 148324379, 60379886, 178916657, 148324379, 3880285]}, "2167491394": {"Year": 1998, "Title": "Implementing degradable processing arrays", "References": [157670870]}, "2117254768": {"Year": 2009, "Title": "SCARAB: a single cycle adaptive routing and bufferless network", "References": [2625909334, 60379886, 1131341566, 60379886, 1136783206, 60379886, 59697426]}, "2133908863": {"Year": 1996, "Title": "Integrating a misprediction recovery cache (MRC) into a superscalar pipeline", "References": [59697426, 68686220]}, "2024946198": {"Year": 2012, "Title": "Accurate Fine-Grained Processor Power Proxies", "References": [1183230087, 2760060527]}, "2161733081": {"Year": 2010, "Title": "A Dynamically Adaptable Hardware Transactional Memory", "References": [60379886, 59697426, 60379886, 1126329156, 148324379, 1134494671]}, "2126814904": {"Year": 1991, "Title": "The drive to the year 2000", "References": [178916657, 66124381, 59697426]}, "2127293190": {"Year": 1993, "Title": "Camp development: the art of building a market through standards", "References": []}, "2613594198": {"Year": 1973, "Title": "The design of an emulator for a parallel machine language", "References": [106390105]}, "2080031763": {"Year": 1996, "Title": "A wireless network in MosquitoNet", "References": [2736009659]}, "2055971598": {"Year": 2002, "Title": "DataPlay's mobile information distribution and storage technology", "References": []}, "2567533826": {"Year": 2016, "Title": "Contention-based congestion management in large-scale networks", "References": [97130795, 196647941, 97130795, 1135705775, 97130795, 1126329156]}, "2098701183": {"Year": 2010, "Title": "Performance and Energy Implications of Many-Core Caches for Throughput Computing", "References": [1134494671]}, "2025981307": {"Year": 1982, "Title": "A microsequencer architecture with firmware support for modular microprogramming", "References": [149016011]}, "2013886012": {"Year": 2004, "Title": "EIC's Message New challenges and burning issues", "References": []}, "1978319657": {"Year": 1987, "Title": "Designing Digital Systems - SSI And MSI Vs. LSI And VLSI", "References": []}, "2096365807": {"Year": 2003, "Title": "Using interaction costs for microarchitectural bottleneck analysis", "References": [59697426, 60379886, 3880285, 60379886, 60379886, 59697426, 60379886, 60379886, 59697426, 59697426, 1186985151, 1134494671, 60379886, 60379886]}, "2005027675": {"Year": 1987, "Title": "Trace scheduling optimization in a retargetable microcode compiler", "References": [81742775, 6725529, 81742775, 81742775]}, "2149611663": {"Year": 2012, "Title": "What is Happening to Power, Performance, and Software?", "References": [2757309216, 60379886, 60379886]}, "2097653958": {"Year": 2003, "Title": "Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor", "References": [60379886]}, "2136578271": {"Year": 1990, "Title": "VLIW-in-the-large: a model for fine grain parallelism exploitation on distributed memory multiprocessors", "References": [60379886]}, "2234369781": {"Year": 2015, "Title": "Characterizing, modeling, and improving the QoE of mobile devices with low battery level", "References": [2736009659, 164201770, 1178330879]}, "2109133016": {"Year": 1992, "Title": "Conformance testing of VMEbus and Multibus II products", "References": []}, "2046996113": {"Year": 2010, "Title": "Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor", "References": [59697426]}, "2049962309": {"Year": 2007, "Title": "AsAP: A Fine-Grained Many-Core Platform for DSP Applications", "References": [1183230087, 1130451194, 1192710900, 1138909778, 157670870, 1183230087]}, "2096921456": {"Year": 2003, "Title": "Near-optimal precharging in high-performance nanoscale CMOS caches", "References": [60379886, 60379886]}, "2048925079": {"Year": 2011, "Title": "MOPED: Accelerating Data Communication on Future CMPs", "References": [1183230087, 60379886]}, "2022362628": {"Year": 1985, "Title": "MicroStandards Special Feature: A Comparison of 32-Bit Buses", "References": []}, "2104479064": {"Year": 1995, "Title": "Exploiting short-lived variables in superscalar processors", "References": [157670870, 1198129048]}, "2146116905": {"Year": 2008, "Title": "Microarchitecture in the system-level integration era", "References": []}, "2068035951": {"Year": 1999, "Title": "Play and learning in the digital future", "References": [1163450153]}, "1541167429": {"Year": 2002, "Title": "Interactive Ray-Tracing on the 3DCGiRAM Architecture", "References": []}, "2269229410": {"Year": 2000, "Title": "Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "2065833176": {"Year": 2010, "Title": "Putting Faulty Cores to Work", "References": [59697426, 59697426]}, "2058930506": {"Year": 1999, "Title": "Access region locality for high-bandwidth processor memory system design", "References": [157670870, 157921468, 60379886, 60379886, 60379886, 59697426, 178916657]}, "2145456033": {"Year": 1994, "Title": "Software pipelining with register allocation and spilling", "References": [178916657]}, "2775419943": {"Year": 2004, "Title": "Dynamically controlled resource allocation in SMT processors", "References": []}, "2542022801": {"Year": 1988, "Title": "Global microcode compaction under timing constraints", "References": [157921468]}, "2102695687": {"Year": 1990, "Title": "Parallel CRC generation", "References": [59697426]}, "203718199": {"Year": 1991, "Title": "FriskfulTaur: A methodology for the improvement of the partition ta-ble", "References": []}, "1976014094": {"Year": 2010, "Title": "Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability", "References": [1179008804, 1152082401, 76380146, 1120715160]}, "2012457916": {"Year": 2009, "Title": "Hardware-Software Codesign for High-Speed Signature-based Virus Scanning", "References": [1131420910, 37538908, 26056741]}, "2138341142": {"Year": 1987, "Title": "Software Design for Real-Time Multiprocessor VMEbus Systems", "References": []}, "1572007670": {"Year": 2004, "Title": "Micro Review - Single sourcing mount fuji", "References": []}, "2164474450": {"Year": 2004, "Title": "Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", "References": [1126329156, 148324379, 1129667634, 59697426, 1186985151, 59697426, 60379886, 59697426, 1186985151, 1126329156]}, "1990688075": {"Year": 2006, "Title": "Measuring the impact of microarchitectural ideas", "References": []}, "2623369884": {"Year": 2009, "Title": "Aggiornamento sui minerali della sorgente solfurea di Micciano (Pomarance, Pisa, Toscana)", "References": []}, "2163122549": {"Year": 1997, "Title": "Microarchitecture support for improving the performance of load target prediction", "References": [148324379, 60379886, 60379886, 148324379]}, "2040629503": {"Year": 1982, "Title": "The General-Purpose Interface Bus", "References": []}, "2133812650": {"Year": 2001, "Title": "ZR: A 3Dd API transparent technology for chunk rendering", "References": [59697426, 1164321581]}, "2051783761": {"Year": 2001, "Title": "A terabit multiservice switch", "References": [1143723981, 90422530, 1153926724]}, "2128315927": {"Year": 2004, "Title": "Memory Controller Optimizations for Web Servers", "References": [1131341566, 2534597628]}, "1973692749": {"Year": 2003, "Title": "A radio network for monitoring and diagnosing computer systems", "References": []}, "2159174043": {"Year": 1992, "Title": "An associative processing module for a heterogeneous vision architecture", "References": []}, "2105271931": {"Year": 2010, "Title": "Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", "References": [148324379, 54901669, 2757224964, 60379886, 1171178643, 60379886, 2625747718, 1173393762, 2623329905, 2625747718]}, "2002075330": {"Year": 1993, "Title": "Fuzzy inference and fuzzy inference processor", "References": [83637746]}, "2619989366": {"Year": 2009, "Title": "Proceedings of the 2nd International Workshop on Network on Chip Architectures", "References": []}, "2116182973": {"Year": 1997, "Title": "Developing highly reliable software", "References": []}, "2239894058": {"Year": 2015, "Title": "DeSC: decoupled supply-compute communication management for heterogeneous architectures", "References": []}, "2150372506": {"Year": 2011, "Title": "Loop-Directed Mothballing: Power Gating Execution Units Using Runtime Loop Analysis", "References": [60379886, 59697426]}, "2013840300": {"Year": 1984, "Title": "A Fault-Tolerant Multimicroprocessor-Based Computer System for Space-Based Signal Processing", "References": [157921468, 178916657, 157670870]}, "261904554": {"Year": 2001, "Title": "AND BOUNDARY SCAN CAPABILITIES . THE AUTHORS PRESENT A COMPREHENSIVE FAULT MODEL THAT PROVIDES 100 PERCENT FAULT COVERAGE AND MINIMIZES TEST SET SIZE . FAULT DETECTION IN A TRISTATE SYSTEM ENVIRONMENT", "References": [157670870, 1165622107]}, "2534849208": {"Year": 2004, "Title": "The Fuzzy Correlation between Code and Performance Predictability", "References": [60379886, 1127325140]}, "1525118576": {"Year": 1994, "Title": "Micro law/spl minus/sweat equity investments", "References": []}, "2034971312": {"Year": 2007, "Title": "SODA: A High-Performance DSP Architecture for Software-Defined Radio", "References": []}, "2026517532": {"Year": 2011, "Title": "Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era", "References": [1126329156, 59697426, 178916657]}, "2067368776": {"Year": 2000, "Title": "A revolution? how do you know?", "References": []}, "2148162182": {"Year": 2009, "Title": "mSWAT: low-cost hardware fault detection and diagnosis for multicore systems", "References": [50071195, 1163542891, 1170566876, 1186985151, 1126329156, 60379886, 1126329156, 106296714, 148324379]}, "2059765271": {"Year": 2006, "Title": "Prosecuting your patent", "References": []}, "2105102111": {"Year": 2007, "Title": "Process Variation Tolerant 3T1D-Based Cache Architectures", "References": [1199710238, 1126329156, 60379886, 1128132410, 1187904452, 26056741, 1136691831, 83637746, 123060138, 1143172275]}, "1984743141": {"Year": 1996, "Title": "HTML for the World Wide Web: Visual Quickstart Guide [Books]", "References": []}, "2612983083": {"Year": 2002, "Title": "Performing mean residence time analysis of CMP processes", "References": []}, "1983965236": {"Year": 2010, "Title": "Transformer: A New Paradigm for Building Data-Parallel Programming Models", "References": [34995574, 1185109434, 166774750, 1159170270, 1140070953]}, "2000498171": {"Year": 1989, "Title": "The Micon system for computer design", "References": [1187904452, 1164519180, 1184914352]}, "2165697076": {"Year": 2000, "Title": "A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", "References": [60379886]}, "2130549322": {"Year": 2001, "Title": "Saving energy with architectural and frequency adaptations for multimedia applications", "References": [1178330879, 1123349196, 60379886]}, "153949911": {"Year": 2001, "Title": "Performance Characterization of a Hardware Framework for Dynamic Optimization", "References": []}, "2106119416": {"Year": 2008, "Title": "NBTI tolerant microarchitecture design in the presence of process variation", "References": [2622339228, 1128132410, 106390105, 59697426, 1128132410, 133646729, 59697426, 1164253245, 2622339228]}, "2036556777": {"Year": 1985, "Title": "A Microcomputer-based Model Robot System with Pulse-Width Modulation Control", "References": []}, "2170965690": {"Year": 1972, "Title": "Initialization of microprogrammed machines", "References": []}, "1966926681": {"Year": 1984, "Title": "The Proposed IEEE 855 Microprocessor Operating Systems Interface Standard", "References": []}, "2147487255": {"Year": 2006, "Title": "EIGHT SYNERGISTIC PROCESSOR UNITS ENABLE THE CELL BROADBAND ENGINE'S BREAKTHROUGH PERFORMANCE. THE SPU ARCHITECTURE IMPLEMENTS A NOVEL , PERVASIVELY DATA-PARALLEL ARCHITECTURE COMBINING SCALAR AND SIMD PROCESSING ON A WIDE DATA PATH. A LARGE NUMBER OF SPUS PER CHIP PROVIDE HIGH THREAD-LEVEL PARALLELISM. SYNERGISTIC PROCESSING IN CELL'S MULTICORE ARCHITECTURE", "References": [1134494671, 106390105, 1183230087]}, "2139338109": {"Year": 1994, "Title": "The effect of speculatively updating branch history on branch prediction accuracy, revisited", "References": [60379886, 60379886, 148324379]}, "2085078824": {"Year": 2011, "Title": "A&#x00E9;rgia: A Network-on-Chip Exploiting Packet Latency Slack", "References": [1178330879, 59697426, 1126329156, 60379886, 59697426, 59697426, 60379886, 60379886, 59697426]}, "2294310803": {"Year": 1989, "Title": "ASIC microprocessors", "References": [81742775]}, "2052924095": {"Year": 2010, "Title": "The SARC Architecture", "References": [1120715160, 2606469623]}, "1967123515": {"Year": 1982, "Title": "UDSYS a microcode development system", "References": [81742775]}, "144246335": {"Year": 2003, "Title": "Hot Chips 14 - Innovation in the face of uncertain economics", "References": []}, "2100995829": {"Year": 2008, "Title": "EVAL: Utilizing processors with variation-induced timing errors", "References": [1187160151, 1134494671, 60379886, 1183230087, 60379886, 1128132410, 60379886]}, "2037959395": {"Year": 1991, "Title": "RST cache memory design for a highly coupled multiprocessor system", "References": [59697426, 59697426, 157921468, 157921468, 195663827, 2764405269]}, "2070904509": {"Year": 1980, "Title": "The role of software tools in the development of the ECLIPSE\u00ae MV/8000 microcode", "References": []}, "2103693292": {"Year": 2005, "Title": "Reducing instruction fetch cost by packing instructions into register windows", "References": [59697426, 178916657, 59697426]}, "2039393702": {"Year": 2005, "Title": "Data cache prefetching using a global history buffer", "References": [60379886, 59697426, 60379886]}, "2612646625": {"Year": 1994, "Title": "Proceedings of the 27th annual international symposium on Microarchitecture", "References": []}, "2164185849": {"Year": 1989, "Title": "Design and performance measurements of a parallel machine for the unification algorithm", "References": [118992489, 1190910084, 1131341566, 58208175, 81742775]}, "2032618538": {"Year": 1993, "Title": "Special report: Supercomputing-the view from Japan", "References": []}, "2152530860": {"Year": 1997, "Title": "AMBA: enabling reusable on-chip designs", "References": []}, "2166547700": {"Year": 2003, "Title": "SOI technology for future high-performance smart cards", "References": [106390105, 2622952099]}, "2766677151": {"Year": 2017, "Title": "SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool", "References": [2754119650, 60379886, 37538908, 37538908, 60379886, 1190659448]}, "2566660142": {"Year": 2016, "Title": "Reducing data movement energy via online data clustering and encoding", "References": [148324379, 183492911, 60379886, 59697426, 60379886]}, "2135542825": {"Year": 1992, "Title": "On the instruction-level characteristics of scalar code in highly-vectorized scientific applications", "References": [60379886]}, "1964727848": {"Year": 2004, "Title": "Micro Review: More on old themes", "References": []}, "2048849600": {"Year": 2010, "Title": "Making Address-Correlated Prefetching Practical", "References": [1126329156, 1126329156, 1201561728, 59697426]}, "2117802127": {"Year": 2003, "Title": "VSV: L2-miss-driven variable supply-voltage scaling for low power", "References": [178916657, 83637746, 1187904452]}, "1503790244": {"Year": 2000, "Title": "Solving interconnection problems", "References": []}, "2110753311": {"Year": 2002, "Title": "Access-mode predictions for low-power cache design", "References": [59697426, 59697426, 60379886, 1120728542]}, "2071671610": {"Year": 1982, "Title": "The Modular Multiprocessor-A Model for Laboratory Instrument Design", "References": [8802318]}, "2160976782": {"Year": 1995, "Title": "Cache miss heuristics and preloading techniques for general-purpose programs", "References": [122199241, 60379886, 148324379, 112676551, 59697426, 60379886, 1174091362, 148324379, 59697426]}, "2043042993": {"Year": 1989, "Title": "A fixed-point DSP for graphics engines", "References": []}, "2056728070": {"Year": 1999, "Title": "When elephants dance, mice watch out! [legal issues]", "References": []}, "2145152894": {"Year": 1992, "Title": "Cascading content-addressable memories", "References": [83637746, 83637746, 1165622107, 103482838]}, "1511150752": {"Year": 2001, "Title": "A study of fibrous long spacing collagen ultrastructure and assembly by atomic force microscopy", "References": []}, "2096396247": {"Year": 2003, "Title": "Microarchitecture on the MOSFET diet", "References": []}, "2034297532": {"Year": 2012, "Title": "The IBM Blue Gene/Q Compute Chip", "References": [1153382799, 157921468, 106390105]}, "2032199847": {"Year": 1982, "Title": "A Reconfigurable Parallel Processor with Microprogram Control", "References": [157921468, 60379886, 2626428507, 157670870, 157670870]}, "2144700431": {"Year": 1985, "Title": "HPS, a new microarchitecture: rationale and introduction", "References": [81742775, 60379886]}, "2067583664": {"Year": 1987, "Title": "Phase coupling for horizontal microcode generation", "References": [81742775, 81742775]}, "2156438153": {"Year": 1990, "Title": "Microprogramming heritage of RISC design", "References": [59697426, 157670870, 157670870, 59697426]}, "2131936065": {"Year": 1994, "Title": "Systems technologies for silicon auditory models", "References": [2623229432]}, "1970323570": {"Year": 1988, "Title": "Microarchitecture modelling through ADL", "References": []}, "1980993147": {"Year": 2009, "Title": "Hot Chips Turns 20 [Guest editors' introduction]", "References": []}, "2142342708": {"Year": 1994, "Title": "Dynamic memory disambiguation for array references", "References": [1155899826, 60379886]}, "1714737361": {"Year": 1998, "Title": "The Misprediction Recovery Cache", "References": [60379886, 68686220, 59697426, 148324379]}, "2108793035": {"Year": 1994, "Title": "Minimizing branch misprediction penalties for superpipelined processors", "References": [60379886, 157670870, 148324379, 178916657]}, "2129270189": {"Year": 2008, "Title": "POD: A 3D-Integrated Broad-Purpose Acceleration Layer", "References": [59697426, 157146593, 1187904452, 1187904452, 1189675953]}, "2091443309": {"Year": 1987, "Title": "A case study in using two-level control stores", "References": [157670870]}, "2159577455": {"Year": 1995, "Title": "Parallel, high-speed PC fuzzy control", "References": []}, "2000805384": {"Year": 2001, "Title": "International standards: why do them?", "References": []}, "2140025163": {"Year": 2005, "Title": "Efficient multimatch packet classification and lookup with TCAM", "References": []}, "2002418912": {"Year": 1992, "Title": "Organization of the Motorola 88110 superscalar RISC microprocessor", "References": [60379886, 157670870, 60379886, 178916657, 157670870]}, "2044831861": {"Year": 2003, "Title": "Exploiting ILP, TLP, and DLP with the polymorphous trips architecture", "References": [60379886, 157670870, 148521650, 1126329156, 1126329156, 59697426]}, "2056163291": {"Year": 2004, "Title": "Parting Thoughts - Managing the transition from complexity to elegance: design convergence", "References": []}, "2236895266": {"Year": 2015, "Title": "Fast support for unstructured data processing: the unified automata processor", "References": [127827428, 1203869711, 157670870, 59697426, 1143723981, 1143723981]}, "2116506644": {"Year": 2010, "Title": "Fine-Grained Activation for Power Reduction in DRAM", "References": [1126329156, 1126329156, 1120728542]}, "2061313045": {"Year": 2014, "Title": "Locality-Aware Mapping of Nested Parallel Patterns on GPUs", "References": [1139297330, 148324379, 193995496]}, "2092199052": {"Year": 1977, "Title": "Dynamic microprogramming in a time sharing environment", "References": [59697426, 8351582, 2626428507, 103482838, 157670870]}, "1988317096": {"Year": 2013, "Title": "Efficient multiprogramming for multicores with SCAF", "References": []}, "2127017584": {"Year": 1991, "Title": "The architecture of the Sure System 2000 communications processor", "References": [59697426]}, "2161861239": {"Year": 1990, "Title": "SMDSS-a structured microcode development and simulation system", "References": [81742775, 2626428507, 81742775, 81742775]}, "2142548635": {"Year": 1996, "Title": "Assessing fast network interfaces", "References": [2606469623, 158797327, 1126463254]}, "1989874002": {"Year": 2005, "Title": "Lifetime reliability: toward an architectural solution", "References": [60379886, 60379886, 2623583991]}, "2007166639": {"Year": 1995, "Title": "A fuzzy partitioning system", "References": [157670870, 117436046, 76152103, 127472826, 1187904452]}, "1973277866": {"Year": 2003, "Title": "Introduction: trends and directions in microelectronics (Guest Editors' Introduction)", "References": []}, "1969319565": {"Year": 1992, "Title": "MITI's real world computing program", "References": []}, "2005402756": {"Year": 1983, "Title": "Applying Anticipatory Text Selection in a Writing Aid for People with Severe Motor Impairment", "References": []}, "2001866549": {"Year": 2009, "Title": "Atom-Aid: Detecting and Surviving Atomicity Violations", "References": [148324379]}, "1969262427": {"Year": 1986, "Title": "Algorithmic state machine implementation with hybrid microprocessing/microprogramming scheme", "References": [157921468, 158577884]}, "2056935493": {"Year": 1985, "Title": "Advances in microcode support software", "References": []}, "1978047585": {"Year": 2007, "Title": "Supercharging Your Creative Skills", "References": []}, "2086878996": {"Year": 2001, "Title": "The IEC/IEEE train communication network", "References": []}, "2058115500": {"Year": 1987, "Title": "FFT Implementation Alternatives in Advanced Measurement Systems", "References": [1121227772, 59697426, 59697426, 70909456, 1121227772, 98930721]}, "2765448242": {"Year": 2017, "Title": "Schedtask: a hardware-assisted task scheduler", "References": [1126329156, 1158363782, 1198471430, 193109227, 78926909]}, "2010706556": {"Year": 1978, "Title": "Verification of the FTSC microprogram", "References": []}, "2097150443": {"Year": 2005, "Title": "Store Memory-Level Parallelism Optimizations for Commercial Applications", "References": [60379886, 60379886, 41449414, 1136691831, 60379886, 1155899826, 148324379, 178916657, 59697426]}, "2139144338": {"Year": 2010, "Title": "STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", "References": [59697426]}, "1979978831": {"Year": 2012, "Title": "A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", "References": [182003359]}, "2130258202": {"Year": 1974, "Title": "Cellular arrays for asynchronous control", "References": [157670870]}, "2054232118": {"Year": 1995, "Title": "Prone to Read, Micro Review", "References": []}, "2236479978": {"Year": 2015, "Title": "HyComp: a hybrid cache compression method for selection of data-type-specific compression methods", "References": [1126329156, 17421805, 2623113034, 59697426, 148324379]}, "2062102126": {"Year": 2014, "Title": "Continuous, Low Overhead, Run-Time Validation of Program Executions", "References": [157670870, 2537594308, 1192165265, 60379886, 1198936338, 1187904452, 2754781246, 195663827, 2537594308, 1198471430]}, "1972626358": {"Year": 1981, "Title": "Status Report on the P896 Backplane Bus", "References": []}, "2083256505": {"Year": 1993, "Title": "Virtual reality in Japan", "References": []}, "2106539850": {"Year": 1995, "Title": "Dynamic rescheduling: a technique for object code compatibility in VLIW architectures", "References": [32326811, 157670870]}, "2026520544": {"Year": 2003, "Title": "PHP and MySQL for dynamic web sites: Visual QuickPro guide [Book Review]", "References": []}, "2104603068": {"Year": 1992, "Title": "MISC: a Multiple Instruction Stream Computer", "References": [50071195, 148324379, 60379886]}, "2150196852": {"Year": 2004, "Title": "Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", "References": [1186985151]}, "2107519633": {"Year": 2004, "Title": "Design space exploration for real-time embedded stream processors", "References": [59697426, 83637746, 143190592]}, "2012551760": {"Year": 2011, "Title": "Thread Cluster Memory Scheduling", "References": [1155899826, 59697426, 1126329156, 60379886]}, "1965288623": {"Year": 1996, "Title": "The performance potential of data dependence speculation and collapsing", "References": [157670870, 1174091362, 60379886, 157670870, 81742775]}, "2085434606": {"Year": 2000, "Title": "Punch: web portal for running tools", "References": [1200222865]}, "2162898336": {"Year": 1991, "Title": "GRIP: graphics reduced instruction processor", "References": [103482838, 103482838]}, "2080588316": {"Year": 1999, "Title": "Design automation in MEDEA: present and future", "References": []}, "1987507140": {"Year": 1994, "Title": "The PowerPC user instruction set architecture", "References": [59697426, 106390105, 106390105]}, "2024728949": {"Year": 1978, "Title": "The LASS hardware processor", "References": []}, "2111750124": {"Year": 1988, "Title": "Trace selection for compiling large C application programs to microcode", "References": [1160032607, 81742775]}, "2040034162": {"Year": 1982, "Title": "An OASIS Simulation of the ZNET Microcomputer Network", "References": [103482838, 32573412]}, "2075745717": {"Year": 1997, "Title": "Micro economics: contrasting opinions about convergence", "References": []}, "2119019517": {"Year": 1992, "Title": "Unix and the Am29000 microprocessor", "References": [59697426]}, "2067213244": {"Year": 1981, "Title": "An Improved Model for a Microcomputer Component-The 6520 PIA", "References": [103482838]}, "2168354894": {"Year": 1995, "Title": "An experimental study of several cooperative register allocation and instruction scheduling strategies", "References": [1186985151, 1155899826, 41449414, 41449414, 1134494671, 148324379, 148324379, 148324379, 148324379, 41449414, 81742775, 81742775, 178916657, 1150919317]}, "2122843634": {"Year": 1990, "Title": "PRISM architecture: parallel and pipeline features", "References": []}, "2087164092": {"Year": 1999, "Title": "Validation-based development of dependable systems", "References": [2754640668, 73404582]}, "2113125938": {"Year": 1997, "Title": "Exploiting instruction- and data-level parallelism", "References": [1131341566, 60379886, 60379886, 60379886, 60379886, 178916657]}, "2063006063": {"Year": 2011, "Title": "Physical Synthesis with Clock-Network Optimization for Large Systems on Chips", "References": [1187904452, 100835903]}, "1994652506": {"Year": 2007, "Title": "Self-Reconfigurable Embedded Systems on Low-Cost FPGAs", "References": [1140213147, 1191753779]}, "2148461396": {"Year": 2001, "Title": "Fifty years of microarchitecture", "References": []}, "1990133820": {"Year": 1984, "Title": "The Non-Death of Paper", "References": []}, "2084110745": {"Year": 1998, "Title": "Displays for electronic imaging", "References": [184312719, 66124381]}, "2084387022": {"Year": 1987, "Title": "Firmware approach to fast Lisp interpreter", "References": [1162793720, 2758340722, 186357190]}, "2761132374": {"Year": 2017, "Title": "Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", "References": [1203869711, 1126329156, 59697426]}, "2068293704": {"Year": 2007, "Title": "Challenges and Promising Results in NoC Prototyping Using FPGAs", "References": [178916657]}, "2071409024": {"Year": 1979, "Title": "Interactive microprogram validation: A Prime 400 testbed facility", "References": []}, "1968636628": {"Year": 1995, "Title": "Low-power multimedia RISC", "References": []}, "2765110025": {"Year": 2017, "Title": "Architecting hierarchical coherence protocols for push-button parametric verification", "References": [1136691831, 1126329156, 1176219363, 60379886, 59697426, 106296714, 1126329156]}, "2050240510": {"Year": 2011, "Title": "The Wi-Fi Journey", "References": []}, "2044788775": {"Year": 2006, "Title": "A Software-Configurable Processor Architecture", "References": [1171922823, 59697426]}, "2026846841": {"Year": 2003, "Title": "Interconnect opportunities for gigascale integration", "References": [2624381848, 37538908, 68686220, 3582665, 68686220, 83637746, 68686220, 162355128, 68686220, 1183230087, 162355128, 2623329905, 2624381848, 137773608]}, "2004954479": {"Year": 1980, "Title": "A data abstraction language based on microprogramming", "References": [148324379, 178916657, 148324379]}, "2150722965": {"Year": 2011, "Title": "Bobcat: AMD's Low-Power x86 Processor", "References": []}, "1970825584": {"Year": 1999, "Title": "Verifying the FM9801 microarchitecture", "References": [1171002971, 1162450063, 3845260]}, "2043051266": {"Year": 2012, "Title": "Warped-DMR: Light-weight Error Detection for GPGPU", "References": [60379886, 60379886, 60379886, 1178330879]}, "2011009868": {"Year": 2010, "Title": "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms", "References": [2757256279, 1169806927, 1191474766]}, "2133220416": {"Year": 1989, "Title": "Peephole optimization as a targeting and coupling tool", "References": [122199241, 157921468, 8351582]}, "2109292926": {"Year": 2009, "Title": "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy", "References": [1134494671, 59697426, 1176176731, 1137823534, 59697426, 1134494671, 1134494671, 148324379, 60379886]}, "109047176": {"Year": 2000, "Title": "Aggressive Business Tactics: Are There Limits?", "References": []}, "2061010230": {"Year": 2012, "Title": "NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", "References": [1187904452, 1137823534, 133795288, 60379886, 1178330879, 77418581, 1178330879, 1124125381, 97130795, 1176176731, 59697426, 1159443246, 60379886]}, "2119913792": {"Year": 2007, "Title": "Patching Processor Design Errors with Programmable Hardware", "References": [1126329156, 60379886, 1187904452]}, "2066787952": {"Year": 2003, "Title": "A programmable state machine architecture for packet processing", "References": []}, "2083474035": {"Year": 2008, "Title": "Northbridge Architecture of AMD's Griffin Microprocessor Family", "References": []}, "2104292692": {"Year": 1993, "Title": "Employing finite automata for resource scheduling", "References": [193995496, 122199241, 148324379]}, "2013471886": {"Year": 2005, "Title": "Microprocessor design issues: thoughts on the road ahead", "References": [2606469623, 59697426, 1120728542]}, "2234584938": {"Year": 2015, "Title": "Enabling interposer-based disintegration of multi-core processors", "References": [171673042, 60379886, 60379886, 106390105]}, "2561209771": {"Year": 2016, "Title": "Perceptron learning for reuse prediction", "References": [59697426, 60379886, 59697426, 60379886, 60379886, 60379886, 73260565]}, "2132437582": {"Year": 2000, "Title": "Performance improvement with circuit-level speculation", "References": [1183230087, 60379886, 60379886, 157670870, 157670870, 60379886, 1183230087, 1197111096, 157670870, 59697426]}, "2020889655": {"Year": 1998, "Title": "Standards Give You Control", "References": []}, "2542189141": {"Year": 2016, "Title": "A cloud-scale acceleration architecture", "References": [63239782, 2622000405, 1136755600]}, "2146210875": {"Year": 1994, "Title": "Techniques for compressing program address traces", "References": [178916657, 178916657]}, "2113508007": {"Year": 1974, "Title": "Execution time (and memory) optimization in microprograms", "References": [59697426, 103482838]}, "2623337320": {"Year": 2005, "Title": "Using reverse-tone bilayer etch in ultraviolet nanoimprint lithography", "References": []}, "2656733322": {"Year": 1995, "Title": "Evaluating the trace-moisture measurement capability of coulometric hygrometry", "References": []}, "2132393755": {"Year": 1989, "Title": "On inherent untestability of unaugmented microprogrammed control", "References": [1187904452, 157670870, 73404582, 59697426, 1187904452]}, "2239944591": {"Year": 2015, "Title": "The inner most loop iteration counter: a new dimension in branch history", "References": [106296714, 193109227, 59697426, 60379886]}, "46252812": {"Year": 2002, "Title": "Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture", "References": []}, "2084724480": {"Year": 2011, "Title": "Idempotent processor architecture", "References": [1176176731, 193995496, 176643777, 60379886, 60379886, 1129667634]}, "2027668635": {"Year": 1990, "Title": "A TMS320C25-based multirate filter", "References": [98930721]}, "2106728965": {"Year": 2008, "Title": "A novel cache architecture with enhanced performance and security", "References": [1124125381, 60379886, 59697426, 143190592]}, "1979817749": {"Year": 1990, "Title": "Text-to-speech conversion on a personal computer", "References": []}, "2124230665": {"Year": 1973, "Title": "Asynchronous network of specific microprocessors", "References": [66124381, 112676551]}, "2132587889": {"Year": 2000, "Title": "Efficient conditional operations for data-parallel architectures", "References": [1136691831, 178916657, 2758340722]}, "2168189495": {"Year": 1985, "Title": "The Z80000 Microprocessor", "References": []}, "2148797773": {"Year": 2011, "Title": "Efficiently enabling conventional block sizes for very large die-stacked DRAM caches", "References": [1186985151, 1186985151, 2623089141, 60379886, 96198239, 1186985151, 73404582, 1186985151, 157670870, 59697426]}, "2006039432": {"Year": 1998, "Title": "Usable Software And Documentation [Book Review]", "References": []}, "2137155929": {"Year": 1990, "Title": "Post-compaction register assignment in a retargetable compiler", "References": [103482838, 59697426, 157670870, 148324379, 148324379, 157921468, 81742775, 6725529, 157670870]}, "2206636251": {"Year": 1988, "Title": "A microprogramming support tool for pipelined architectures", "References": [157670870]}, "2156392600": {"Year": 1974, "Title": "System description of the JHU emulation laboratory", "References": []}, "2129895572": {"Year": 2009, "Title": "Embedded Multicore Processors and Systems", "References": [178916657]}, "2089541224": {"Year": 2004, "Title": "Computer architecture research: Shifting priorities and newer challenges", "References": []}, "1973468635": {"Year": 2002, "Title": "The Alpha 21364 network architecture", "References": []}, "2167650878": {"Year": 1989, "Title": "Microprogramming instruction systolic arrays", "References": [47092798]}, "2008322662": {"Year": 1989, "Title": "Implementation and performance of the fast Hartley transform", "References": []}, "2098199174": {"Year": 2003, "Title": ". FURTHERMORE, THEY PRESENT A MICROCODED MACHINE AUGMENTED WITH FIELD -PROGRAMMABLE GATE ARRAYS (FPGAS) AND PROVIDE EXPERIMENTAL EVIDENCE THAT IT CAN SUBSTANTIALLY INCREASE THE PERFORMANCE OF SOME MEDIA BENCHMARKS . MICROCODE PROCESSING: POSITIONING AND DIRECTIONS", "References": [106390105]}, "2084121155": {"Year": 2000, "Title": "Interaction design [Book Review]", "References": []}, "1974183555": {"Year": 2011, "Title": "Cohesion: An Adaptive Hybrid Memory Model for Accelerators", "References": [148324379, 148324379]}, "1971382260": {"Year": 1984, "Title": "The Development of Reliabililty in Industrial Control Systems", "References": []}, "2151845324": {"Year": 1999, "Title": "DIVA: a reliable substrate for deep submicron microarchitecture design", "References": [60379886, 2754640668, 1186985151, 178916657, 36304393]}, "2765253392": {"Year": 2017, "Title": "Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", "References": [148324379, 1187160151, 1126329156, 1134494671, 60379886, 1126329156, 60379886, 1126329156, 60379886, 60379886, 100835903, 59697426, 1126329156, 60379886]}, "2164109024": {"Year": 2002, "Title": "Compiler-directed instruction cache leakage optimization", "References": [1134494671, 37538908, 83637746]}, "2089263755": {"Year": 1978, "Title": "A micro signal processing module", "References": []}, "2091583059": {"Year": 2012, "Title": "Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", "References": [1191753779, 1120715160, 1136691831, 60379886, 1134494671, 1126329156, 1136691831]}, "2166908913": {"Year": 1998, "Title": "A novel renaming scheme to exploit value temporal locality through physical register reuse and unification", "References": [60379886, 1155899826, 60379886, 59697426, 157670870, 59697426, 59697426, 157670870, 157670870, 59697426, 81742775]}, "2119410522": {"Year": 1991, "Title": "Data access microarchitectures for superscalar processors with compiler-assisted data prefetching", "References": [60379886, 1174091362, 1131341566]}, "2159222581": {"Year": 2008, "Title": "Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching", "References": []}, "2096028019": {"Year": 2011, "Title": "The NoX router", "References": [1159443246, 83637746]}, "2102387714": {"Year": 2002, "Title": "Orion: a power-performance simulator for interconnection networks", "References": [1120728542, 1187904452, 66039016, 112676551, 1187904452, 193109227, 59697426, 1126463254]}, "2166410708": {"Year": 2002, "Title": "Compiling for instruction cache performance on a multithreaded architecture", "References": [60379886]}, "1991133868": {"Year": 1986, "Title": "The Design of a DC/AC Inverter with the MC68HC11 Microcomputer", "References": []}, "2089906952": {"Year": 1988, "Title": "Intel's 80960: an architecture optimized for embedded control", "References": []}, "2137834166": {"Year": 2003, "Title": "Generational cache management of code traces in dynamic optimization systems", "References": [1129667634, 60379886, 1143723981]}, "2096447932": {"Year": 1974, "Title": "Designing HMO, an integrated hardware microcode optimizer", "References": [157670870, 148324379, 157670870, 106390105, 112676551]}, "2052839611": {"Year": 2005, "Title": "Montecito: a dual-core, dual-thread Itanium processor", "References": []}, "2001236949": {"Year": 1981, "Title": "A Design Philosophy for Microcomputers", "References": []}, "2121522147": {"Year": 2001, "Title": "Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)", "References": []}, "1981932714": {"Year": 2004, "Title": "Chip-level microarchitecture trends", "References": []}, "2023663712": {"Year": 2007, "Title": "Arcane Facts and New Words: Expanding Your Creative Talent", "References": []}, "2128941141": {"Year": 2007, "Title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", "References": [2754640668, 1129667634, 59697426, 59697426, 1134494671]}, "1998425871": {"Year": 1989, "Title": "Introducing the Intel i860 64-bit microprocessor", "References": []}, "2163063634": {"Year": 1973, "Title": "A micro controlled peripheral processor", "References": []}, "2765864547": {"Year": 2017, "Title": "Proteus: a flexible and fast software supported hardware logging approach for NVM", "References": [60379886, 50071195, 59697426, 1133523790, 148324379, 59697426, 60379886, 60379886, 1141854641, 1131665807]}, "2163701202": {"Year": 2008, "Title": "A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset", "References": [2624024286, 2754119650]}, "1989576811": {"Year": 1989, "Title": "The design of the 88000 RISC family", "References": []}, "1983257532": {"Year": 2002, "Title": "SDAARC: an extended cache-only memory architecture", "References": [1155899826, 2754643071, 1164519180, 157146593]}, "114374449": {"Year": 2001, "Title": "In Search of Perfect Computing (EIC Message).", "References": []}, "2039296153": {"Year": 2010, "Title": "The Velox Transactional Memory Stack", "References": [148324379, 1140070953, 97130795, 103482838, 1173393762, 157146593]}, "2106926944": {"Year": 1989, "Title": "Functional languages in microcode compilers", "References": [103482838, 178916657, 157670870, 148324379]}, "2158781267": {"Year": 2010, "Title": "Near-Optimal Cache Block Placement with Reactive Nonuniform Cache Architectures", "References": [59697426]}, "2016541798": {"Year": 1977, "Title": "The PRIM system: An alternative architecture for emulator development and use", "References": []}, "2127122252": {"Year": 2009, "Title": "ESKIMO: E nergy savings using S emantic K nowledge of I nconsequential M emory O ccupancy for DRAM subsystem", "References": [60379886, 45584542, 60379886, 1136691831, 60379886]}, "2055000338": {"Year": 2005, "Title": "High performance at affordable power", "References": []}, "2071918936": {"Year": 2006, "Title": "How to write a patent", "References": []}, "2107277872": {"Year": 2014, "Title": "BuMP: Bulk Memory Access Prediction and Streaming", "References": [83637746, 17643076, 1126329156, 60379886, 1126329156, 148324379, 60379886, 59697426, 60379886, 1128132410, 1174091362, 60379886]}, "38791417": {"Year": 1998, "Title": "An-alyzing von Neumann machines using optimal archetypes", "References": []}, "2035843421": {"Year": 2007, "Title": "Exploring Large-Scale CMP Architectures Using ManySim", "References": [178916657, 60379886]}, "2087384507": {"Year": 1980, "Title": "The micro-architecture of the ECLIPSE\u00ae MV/8000: Conception and implementation", "References": []}, "2048723094": {"Year": 2000, "Title": "The Memory Stick", "References": []}, "2158161220": {"Year": 1997, "Title": "Unroll-and-jam using uniformly generated sets", "References": [157146593, 41449414]}, "2034002727": {"Year": 2012, "Title": "Increasing Utilization in Modern Warehouse-Scale Computers Using Bubble-Up", "References": []}, "2098550248": {"Year": 1989, "Title": "Extended microcode error checking on a pipelined machine", "References": []}, "2080509502": {"Year": 2006, "Title": "Andy's acceleration and Moore's momentum", "References": []}, "2020634738": {"Year": 1992, "Title": "On the edge. Regression testability", "References": [103482838]}, "1968411628": {"Year": 2003, "Title": "Nuts and bolts", "References": []}, "2168969918": {"Year": 1996, "Title": "Parallel fiber-optic SCI links", "References": [133811445]}, "2118207744": {"Year": 1995, "Title": "SPAID: software prefetching in pointer- and call-intensive environments", "References": [148324379, 112676551, 157921468, 81742775, 157146593, 60379886]}, "1984031260": {"Year": 2004, "Title": "Guest Editor's Introduction: Application-Specific Processors", "References": []}, "1979157000": {"Year": 1997, "Title": "Shrink-wrap license restrictions-preempted?", "References": []}, "2041439322": {"Year": 1977, "Title": "The implementation of a user-extensible system on a dynamically microprogrammable computer", "References": [157670870]}, "2004491956": {"Year": 1977, "Title": "An analysis of code density for the two level programmable control of the Nanodata QM-1", "References": []}, "260583146": {"Year": 2000, "Title": "TWO VECTOR UNITS EMBEDDED IN THE EMOTION ENGINE CHIP SUPPORT HIGH -QUALITY 3D GRAPHICS, EMOTION SYNTHESIS, AND 300-MHZ, 5.5- GFLOPS OPERATION FOR THE RECENTLY INTRODUCED PLAYSTATION2 GAME ENTERTAINMENT SYSTEM . VECTOR UNIT ARCHITECTURE FOR EMOTION SYNTHESIS", "References": [1187904452, 1137823534]}, "2097645845": {"Year": 1990, "Title": "Motivation and framework for using genetic algorithms for microcode compaction", "References": [157921468]}, "2170803003": {"Year": 1991, "Title": "GURPR * : a new global software pipelining algorithm", "References": []}, "2117243474": {"Year": 1976, "Title": "The FORTRAN project - a multifaceted approach to software-firmware high level language support", "References": []}, "2094749244": {"Year": 2000, "Title": "Microprocessors, microcontrollers, and systems in the new millennium", "References": []}, "2055659711": {"Year": 1991, "Title": "VLSI accelerators for large database systems", "References": [87067389, 1163988186, 1183230087, 1175089206]}, "2170743653": {"Year": 2002, "Title": "Efficient construction of aliasing-free compaction circuitry", "References": [1165622107]}, "2097161612": {"Year": 2007, "Title": "Leveraging 3D Technology for Improved Reliability", "References": [96198239, 59697426, 60379886, 60379886, 1164762582, 59697426, 1191753779, 60379886, 60379886]}, "2070011977": {"Year": 1986, "Title": "The Modiac Multiprocessor - A 286-based Design Giovanni Neri And Tullio Salmon Cinotti University of Bologna", "References": [103482838]}, "2075293780": {"Year": 2012, "Title": "Supporting Very Large DRAM Caches with Compound-Access Scheduling and MissMap", "References": [60379886, 112676551]}, "2088051248": {"Year": 1995, "Title": "Micro Web and uRAP", "References": []}, "2095641233": {"Year": 1995, "Title": "Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation", "References": [148324379, 2606469623, 1160032607]}, "2109825436": {"Year": 1989, "Title": "A VLSI based microprogramming evaluation system to support an instructional laboratory", "References": [207741693, 207741693, 207741693]}, "2077519508": {"Year": 2001, "Title": "The wearARM modular, low-power computing core", "References": [2538182508, 112676551, 112676551]}, "2086816954": {"Year": 2003, "Title": "Managing software projects", "References": []}, "2051264395": {"Year": 2012, "Title": "Message from HASP 2012 Organizers", "References": []}, "2155721526": {"Year": 2010, "Title": "Virtual Snooping: Filtering Snoops in Virtualized Multi-cores", "References": [103482838, 193109227, 1134494671, 1120728542, 1126329156, 2534597628]}, "2105224005": {"Year": 1993, "Title": "MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines", "References": [1136691831, 106390105]}, "1999255085": {"Year": 1987, "Title": "The Architecture of a Capability-Based Microprocessor System", "References": [60379886]}, "1590658674": {"Year": 2005, "Title": "Explorers and expanders, both early and late [commercial technology markets]", "References": []}, "2142012714": {"Year": 2010, "Title": "LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", "References": [148324379]}, "2027849669": {"Year": 2005, "Title": "Improved thermal management with reliability banking", "References": [60379886, 40489835, 1128132410]}, "2534170198": {"Year": 2016, "Title": "Dictionary sharing: an efficient cache compression scheme for compressed caches", "References": [1203869711, 26056741]}, "2561988158": {"Year": 2016, "Title": "Replayconfusion: detecting cache-based covert channel attacks using record and replay", "References": [60379886, 59697426, 59697426, 50071195, 1195398546, 1171178643]}, "2036071275": {"Year": 1996, "Title": "Analog nonlinear function synthesis", "References": [178916657]}, "2005664476": {"Year": 1990, "Title": "Motorola's 88000 family architecture", "References": [60379886, 157921468]}, "2128928939": {"Year": 2010, "Title": "Task Superscalar: An Out-of-Order Task Pipeline", "References": []}, "1995383394": {"Year": 1984, "Title": "A prototype engineering tester for microcode and hardware debugging", "References": [178916657]}, "2032965451": {"Year": 1988, "Title": "The DSP32C: AT&Ts second generation floating point digital signal processor", "References": [1121227772, 1121227772, 1130451194]}, "1990687271": {"Year": 1990, "Title": "The i486 CPU: executing instructions in one clock cycle", "References": [60379886, 157670870]}, "2101069312": {"Year": 1995, "Title": "SH3: high code density, low power", "References": [60379886, 60379886]}, "2156022471": {"Year": 1986, "Title": "A Cordic Processor for Laser Trimming", "References": []}, "2014402456": {"Year": 1994, "Title": "Power and PowerPC - Principles, Architecture, Implementation [Micro Review]", "References": []}, "2135380183": {"Year": 1999, "Title": "SuperENC: MPEG-2 video encoder chip", "References": [1178330879]}, "2056620549": {"Year": 2008, "Title": "Toward Ideal On-Chip Communication Using Express Virtual Channels", "References": [1126329156]}, "2046349529": {"Year": 1993, "Title": "On the edge-thermal resistance (ICs)", "References": []}, "2337789144": {"Year": 2013, "Title": "Large-reach memory management unit caches: Coalesced and shared memory management unit caches to accelerate TLB miss handling", "References": [60379886, 148324379, 148324379, 60379886, 1134494671, 59697426, 148324379, 1134494671]}, "2057434193": {"Year": 2013, "Title": "Quality programmable vector processors for approximate computing", "References": [1178330879, 1191753779, 1187904452, 1199533187]}, "1681144857": {"Year": 2000, "Title": "New Applications and Demands", "References": []}, "2109681980": {"Year": 2003, "Title": "Power-driven design of router microarchitectures in on-chip networks", "References": [60379886, 1186985151, 59697426, 37538908, 157670870, 59697426]}, "2766667549": {"Year": 2017, "Title": "Estimating and understanding architectural risk", "References": [60379886, 112708030, 137773608, 59697426, 120877133, 59697426, 14676311, 59697426, 60379886]}, "1997598713": {"Year": 1996, "Title": "The salad days of on-line shopping", "References": []}, "2148278342": {"Year": 2010, "Title": "Adaptive Flow Control for Robust Performance and Energy", "References": [1159477486, 60379886, 60379886, 1120728542, 59697426]}, "2170382128": {"Year": 2009, "Title": "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures", "References": [59697426, 55818814, 60379886, 83637746]}, "2035798954": {"Year": 2010, "Title": "Standardization and Coordination", "References": []}, "2102871765": {"Year": 2006, "Title": "Fair Queuing Memory Systems", "References": [60379886, 68686220, 60379886, 1126329156, 59697426, 157670870, 60379886]}, "2144669072": {"Year": 1984, "Title": "Dynamic Architecture and LSI Modular Computer Systems", "References": []}, "1976241929": {"Year": 1981, "Title": "A History of Microprocessor Development at Intel", "References": []}, "2018292908": {"Year": 1981, "Title": "MicroTAL - a machine-dependent, high-level microprogramming language", "References": [81742775]}, "2093114905": {"Year": 2008, "Title": "ImplantBench: Characterizing and Projecting Representative Benchmarks for Emerging Bioimplantable Computing", "References": [2758123139, 1197656824, 1203869711, 125754415, 1186985151, 1128132410, 5240358, 5240358, 2754893992]}, "2010273938": {"Year": 2008, "Title": "Voting and Economic Asymmetry", "References": []}, "2123412205": {"Year": 1994, "Title": "Iterative module scheduling: an algorithm for software pipelining loops", "References": [148324379, 1198129048, 14279044, 60379886, 103482838, 1164519180, 81742775, 148324379, 32326811]}, "2009195513": {"Year": 1998, "Title": "Future system-on-silicon LSI chips", "References": [2764860693, 1129385027, 1137823534]}, "2123635616": {"Year": 2009, "Title": "Proactive transaction scheduling for contention management", "References": [1140070953, 1140070953, 60379886]}, "2563869390": {"Year": 2016, "Title": "pTask: a smart prefetching scheme for OS intensive applications", "References": [193109227, 1185109434, 1134494671, 60379886]}, "2135004271": {"Year": 1974, "Title": "Microprogrammed operations for a three-value logic simulator", "References": []}, "2108048675": {"Year": 2011, "Title": "Multi retention level STT-RAM cache designs with a dynamic refresh scheme", "References": [37538908, 1189675953]}, "2131490969": {"Year": 2013, "Title": "Imbalanced cache partitioning for balanced data-parallel programs", "References": [193109227, 148324379, 157670870, 112676551, 1176176731, 1134494671, 32326811]}, "2003519715": {"Year": 1988, "Title": "The Balance multiprocessor system", "References": []}, "2118766724": {"Year": 1996, "Title": "Two-chip MPEG-2 video encoder", "References": []}, "1990794330": {"Year": 1991, "Title": "A parallel, scalable, microprocessor-based database computer for performance gains and capacity growth", "References": [2626428507]}, "2073965851": {"Year": 2003, "Title": "Web search for a planet: The Google cluster architecture", "References": [60379886]}, "2761412899": {"Year": 2017, "Title": "Efficient exception handling support for GPUs", "References": [148324379, 1126329156, 2534597628, 148324379, 60379886, 59697426, 59697426, 1134494671, 1126329156, 60379886, 157670870, 60379886, 148324379]}, "2159937048": {"Year": 1995, "Title": "Critical path reduction for scalar programs", "References": [178916657, 59697426, 1136691831, 60379886, 41449414, 193109227]}, "2085773707": {"Year": 1984, "Title": "Alternative proposals for implementing Prolog concurrently and implications regarding their respective microarchitectures", "References": [1162793720]}, "2140583797": {"Year": 1989, "Title": "Cost-effective design of application specific VLIW processors using the SCARCE framework", "References": [60379886, 81742775, 60379886]}, "2039487964": {"Year": 2007, "Title": "Supreme court to hear semiconductor chip patent \"exhaustion\" case [Micro Law]", "References": []}, "2048266589": {"Year": 2014, "Title": "DaDianNao: A Machine-Learning Supercomputer", "References": [37538908, 106390105, 4502562, 1127325140, 1180662882, 60379886, 1203999783, 59697426, 60379886, 60379886, 1194094125]}, "2100788418": {"Year": 2011, "Title": "Complementing user-level coarse-grain parallelism with implicit speculative parallelism", "References": [1183230087, 1136691831, 178916657, 1203869711, 1183230087, 132140910, 1136691831, 60379886, 60379886, 1134494671, 60379886, 118992489, 50071195, 157670870, 1136691831, 50071195, 1126329156, 60379886, 1134494671, 1126329156, 60379886, 1126329156, 59697426, 50071195, 1126329156, 59697426, 60379886, 60379886, 1126329156, 59697426, 1126329156, 60379886, 60379886, 60379886, 1159477486, 59697426, 60379886, 1136691831, 60379886, 1131341566, 83637746, 1126329156, 1134494671, 1191753779, 1134494671]}, "2015454481": {"Year": 1982, "Title": "Optimizing delayed branches", "References": [157670870, 81742775]}, "2129242858": {"Year": 1995, "Title": "Processor implementations using queues", "References": [186266167, 59697426, 60379886]}, "2129763083": {"Year": 2002, "Title": "Dynamic frequency and voltage control for a multiple clock domain microarchitecture", "References": [83637746, 1186985151, 3880285, 83637746, 178916657, 60379886, 1186985151]}, "1971755119": {"Year": 2005, "Title": "Presilicon modeling: challenges in the late CMOS era", "References": []}, "2157394536": {"Year": 1993, "Title": "An evaluation of bottom-up and top-down thread generation techniques", "References": [60379886, 1162793720, 148324379, 148324379, 148324379, 1191753779, 1162793720]}, "2044108748": {"Year": 1992, "Title": "Floating-point processors join forces in parallel processing architectures", "References": []}, "2049151908": {"Year": 2009, "Title": "SoftSig: Software-Exposed Hardware Signatures for Code Analysis and Optimization", "References": []}, "2144332475": {"Year": 1978, "Title": "On the packing of micro-operations into micro-instruction words", "References": []}, "2099390985": {"Year": 1991, "Title": "Datawave: a single-chip multiprocessor for video applications", "References": [157670870, 157146593]}, "2140200206": {"Year": 2000, "Title": "Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors", "References": [2624381848, 1131341566, 60379886, 1126329156]}, "2117515905": {"Year": 2000, "Title": "A study of slipstream processors", "References": [59697426, 59697426, 148324379, 60379886, 60379886]}, "2147520174": {"Year": 1997, "Title": "On high-bandwidth data cache design for multi-issue processors", "References": [60379886, 157670870, 60379886]}, "2147801215": {"Year": 2010, "Title": "SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", "References": [1147236337, 148324379, 97130795, 1198129048, 97130795]}, "2115412309": {"Year": 2005, "Title": "A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", "References": [60379886, 148324379, 60379886]}, "2075835325": {"Year": 1987, "Title": "On the combination of hardware and software concurrency extraction methods", "References": [81742775]}, "2068825935": {"Year": 1982, "Title": "Control schemes for VLSI microprocessors", "References": [81742775]}, "2154571389": {"Year": 1992, "Title": "A comprehensive instruction fetch mechanism for a processor supporting speculative execution", "References": [59697426, 60379886, 178916657, 81742775, 157670870]}, "2148839929": {"Year": 1975, "Title": "A Control Word Model for detecting conflicts between microprograms", "References": [59697426, 59697426]}, "2167763105": {"Year": 2009, "Title": "Ordering decoupled metadata accesses in multiprocessors", "References": [1192165265, 1126329156, 1185109434, 60379886]}, "2565305208": {"Year": 2016, "Title": "Fused-layer CNN accelerators", "References": [60379886, 2597175965]}, "2128052959": {"Year": 2008, "Title": "Power to the people: Leveraging human physiological traits to control microprocessor frequency", "References": [1163450153, 125754415, 60379886, 1141854641, 1171689754, 129573059]}, "2237666531": {"Year": 2015, "Title": "Filtered runahead execution with a runahead buffer", "References": [60379886, 1126329156, 59697426]}, "2161698662": {"Year": 1998, "Title": "Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors", "References": [60379886]}, "2062826522": {"Year": 2012, "Title": "The Tofu Interconnect", "References": [178916657]}, "2005887179": {"Year": 2013, "Title": "Kiln: closing the performance gap between systems with and without persistence support", "References": [1173393762, 50071195, 60379886, 60379886, 1134494671, 148324379, 1126329156]}, "2090584832": {"Year": 2011, "Title": "Improving GPU performance via large warps and two-level warp scheduling", "References": [1147236337, 83637746, 1134494671, 60379886, 59697426]}, "1989655486": {"Year": 2005, "Title": "Power-efficient TCAMs for bursty access patterns", "References": [66039016, 59697426]}, "1986535055": {"Year": 2003, "Title": "Itanium 2 processor microarchitecture", "References": [59697426, 1183230087]}, "74071261": {"Year": 2001, "Title": "A New Challenge (EIC Message).", "References": []}, "2164586147": {"Year": 2010, "Title": "Understanding the Energy Consumption of Dynamic Random Access Memories", "References": [83637746, 60379886, 1186985151, 59697426, 106390105]}, "2103519636": {"Year": 1993, "Title": "A comparative performance evaluation of various state maintenance mechanisms", "References": [1131341566, 157670870, 60379886, 106390105, 60379886, 2764874868, 92214702]}, "2162612712": {"Year": 1996, "Title": "Hot cold optimization of large Windows/NT applications", "References": [148324379, 148324379, 59697426, 148324379, 186266167]}, "2126356692": {"Year": 1990, "Title": "A framework for high-speed controller design", "References": []}, "2207094710": {"Year": 1999, "Title": "Code transformations to improve memory parallelism", "References": [2534597628, 60379886, 1136691831, 1136691831, 157146593]}, "2090457032": {"Year": 1996, "Title": "The microprocessor's impact on society", "References": []}, "2752708323": {"Year": 1996, "Title": "Parallelization of control recurrences for ILP processors", "References": []}, "2156452409": {"Year": 1984, "Title": "Derek de Solla Price and the Antikythera Mechanism: An Appreciation", "References": [100460328]}, "2012551406": {"Year": 1996, "Title": "Encyclopedia of Graphics File Formats, 2nd ed. [Books]", "References": []}, "2051687644": {"Year": 1990, "Title": "A multiple floating point coprocessor architecture", "References": []}, "2172282849": {"Year": 1974, "Title": "Application of microprogramming to medium scale computer design", "References": []}, "2035385695": {"Year": 2011, "Title": "Advanced Camera Technologies for Broadcasting", "References": [19887683, 2489501747]}, "2239360558": {"Year": 2015, "Title": "Coherence domain restriction on large scale systems", "References": [1153382799, 60379886, 60379886, 1122418201, 1155899826, 59697426, 50071195, 60379886, 178916657, 178916657, 107923245, 59697426]}, "2103143030": {"Year": 1990, "Title": "An instruction reorderer for pipelined computers", "References": [81742775, 81742775, 60379886, 41449414]}, "2054652902": {"Year": 1981, "Title": "Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing", "References": [169988927, 103482838]}, "2093260398": {"Year": 1984, "Title": "Automatic Assembler Source Translation from the Z80 to the MC6809", "References": []}, "2606571143": {"Year": 2017, "Title": "Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", "References": [1126329156, 60379886, 1126329156, 60379886, 59697426, 1187160151, 59697426, 59697426, 1134494671, 1126329156, 59697426, 1126329156, 60379886, 54901669]}, "2085062756": {"Year": 1997, "Title": "Challenges in cross-development [single chip microprocessors]", "References": []}, "2406884081": {"Year": 2009, "Title": "Mineralogia ligure 2007-2008: novit\u00e0 caratterizzate dal servizio UK dell'AMI", "References": []}, "2116701005": {"Year": 2001, "Title": "Direct addressed caches for reduced power consumption", "References": []}, "1979291041": {"Year": 2007, "Title": "Innovation at the edges [Micro Economics]", "References": []}, "2011277264": {"Year": 1999, "Title": "Predicting the usefulness of a block result: a micro-architectural technique for high-performance low-power processors", "References": [60379886, 59697426, 59697426, 157670870]}, "2148967747": {"Year": 1995, "Title": "Unrolling-based optimizations for modulo scheduling", "References": [148324379, 1136691831, 60379886, 32326811, 83637746]}, "2126311703": {"Year": 1972, "Title": "Microprogramming with statements of higher-level languages", "References": [2626428507]}, "2168846783": {"Year": 1994, "Title": "Fault tolerance in highly parallel hardware systems", "References": [1186985151, 178916657, 8351582, 157670870, 68686220, 2754640668, 73404582, 92214702]}, "2141141453": {"Year": 1996, "Title": "A participant's perspective", "References": []}, "2111132069": {"Year": 2009, "Title": "NOCHI: Network-on-Chip with Hybrid Interconnect", "References": [60379886, 83637746]}, "2157569907": {"Year": 2008, "Title": "Power reduction of CMP communication networks via RF-interconnects", "References": [59697426, 60379886, 1159443246, 1126329156, 68686220, 1187904452, 157670870, 37538908, 60379886, 1134494671]}, "2071353564": {"Year": 1985, "Title": "STEP development tools: METASTEP language system", "References": []}, "2050175628": {"Year": 1998, "Title": "Fault-tolerant communication in embedded supercomputing", "References": [106296714]}, "1982380651": {"Year": 2001, "Title": "Is mousetrapping unfair", "References": []}, "2081966399": {"Year": 1995, "Title": "Not a Young and Restless Market", "References": []}, "2057924927": {"Year": 2008, "Title": "A Collaborative IP-Development Session", "References": []}, "2123169832": {"Year": 2009, "Title": "A Full HD Multistandard Video Codec for Mobile Applications", "References": [1183230087]}, "2103568744": {"Year": 1976, "Title": "Extensibility - a new approach for designing machine independent microprogramming languages", "References": [2626428507, 118992489]}, "2147765861": {"Year": 2007, "Title": "Productive and Healthy Debate", "References": []}, "2039568796": {"Year": 2008, "Title": "Chicken Little Predictions", "References": []}, "2142862165": {"Year": 1973, "Title": "Microprogrammed multiprocessor graphic controller", "References": []}, "2107349848": {"Year": 1997, "Title": "Run-time spatial locality detection and optimization", "References": [59697426, 1155899826, 60379886]}, "2066339098": {"Year": 2007, "Title": "RAMP: Research Accelerator for Multiple Processors", "References": [60379886, 62427620, 50071195]}, "2083697499": {"Year": 2001, "Title": "The eTRON wide-area distributed-system architecture for e-commerce", "References": []}, "1967210090": {"Year": 1996, "Title": "Designing Large-Scacle Web Sites: A Visuall Design Methodology [Books]", "References": []}, "2092006855": {"Year": 1984, "Title": "Compaction of two-level microprograms for a multiprocessor computer", "References": []}, "1997319712": {"Year": 2012, "Title": "Spatiotemporal Coherence Tracking", "References": [157670870, 59697426, 60379886]}, "2139943994": {"Year": 1995, "Title": "A limit study of local memory requirements using value reuse profiles", "References": [122199241, 1160032607, 148324379, 59697426, 60379886, 157670870, 148324379]}, "2035472111": {"Year": 2012, "Title": "Control-Flow Decoupling", "References": [1126329156, 1126329156, 59697426]}, "2072517622": {"Year": 2002, "Title": "The next challenge", "References": []}, "2049481235": {"Year": 1986, "Title": "The PAL20RA10 Story - The Customization of a Standard Product", "References": []}, "2148933212": {"Year": 2005, "Title": "The Cell Processor Architecture", "References": []}, "2004969722": {"Year": 2010, "Title": "AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", "References": [60379886, 60379886, 59697426, 1126329156, 148324379, 60379886]}, "2751366252": {"Year": 2017, "Title": "C ir CNN: accelerating and compressing deep neural networks using block-circulant weight matrices", "References": [1120728542, 2597175965, 1126329156, 2597175965, 1128953550, 2596401190, 120977877, 2597175965, 2622962978, 60379886, 1180662882, 93916849]}, "2118036754": {"Year": 2005, "Title": "Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines", "References": [60379886, 83637746, 60379886, 1120728542, 59697426, 1126329156]}, "2059450143": {"Year": 1980, "Title": "High level language programs run ten times faster in microstore", "References": []}, "2294451725": {"Year": 1997, "Title": "Trace processors", "References": [59697426, 1126329156, 102439543, 106390105, 106390105, 1136691831, 59697426, 157670870]}, "2766613627": {"Year": 2017, "Title": "RHMD: evasion-resilient hardware malware detectors", "References": [2597173376, 163534328, 1198471430, 26056741, 1195398546, 60379886, 2595770078, 118988714, 1198471430]}, "2113189905": {"Year": 1994, "Title": "A low-cost graphics and multimedia workstation chip set", "References": []}, "2031273683": {"Year": 2002, "Title": "Chain: a delay-insensitive chip area interconnect", "References": [139349430, 2754927700, 2759856744, 1124125381]}, "2132269288": {"Year": 2004, "Title": "Dynamically Trading Frequency for Complexity in a GALS Microprocessor", "References": [148324379, 73404582, 157670870, 60379886, 1126329156, 1134494671, 2755509037, 2623605732, 59697426, 2759856744]}, "2028765681": {"Year": 1990, "Title": "Programmable DSPs: a brief overview", "References": []}, "2731712284": {"Year": 1998, "Title": "Using surfactants in iron-based CMP slurries to minimize residual particles", "References": []}, "2102570774": {"Year": 2004, "Title": "Automatic Synthesis of High-Speed Processor Simulators", "References": [1134494671, 1149327232, 157670870, 54901669, 1187904452, 41449414, 59697426, 148324379]}, "2122846563": {"Year": 1992, "Title": "Code scheduling for VLIW/superscalar processors with limited register files", "References": [2606469623]}, "2094143770": {"Year": 1989, "Title": "Breakdown phenomena in high-power klystrons", "References": []}, "2295946175": {"Year": 2006, "Title": "Dataflow Predication", "References": [60379886, 32326811, 59697426]}, "2106625514": {"Year": 2001, "Title": "Handling long-latency loads in a simultaneous multithreading processor", "References": [148324379, 148324379, 60379886, 157670870, 59697426, 60379886, 1126329156]}, "2085810392": {"Year": 2012, "Title": "Eliminating Redundant Computation and Exposing Parallelism through Data-Triggered Threads", "References": []}, "2118653063": {"Year": 1976, "Title": "Automated proofs of microprogram correctness", "References": []}, "2110959371": {"Year": 1990, "Title": "Instruction sets and their implementations", "References": []}, "2106773244": {"Year": 1988, "Title": "Implementing a Prolog machine with multiple functional units", "References": [1164519180, 186357190, 106390105, 2754141368, 165364243]}, "2233797083": {"Year": 2015, "Title": "Neural acceleration for GPU throughput processors", "References": [1126329156, 1186985151, 60379886, 59697426, 59697426, 1129667634, 148324379, 148324379, 59697426, 1176176731, 26056741]}, "1968173991": {"Year": 1986, "Title": "A microcoded RISC", "References": []}, "2098040113": {"Year": 2007, "Title": "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors", "References": [1199710238, 60379886, 1192165265, 83637746, 157670870, 83637746, 60379886, 1128132410]}, "2064069342": {"Year": 2008, "Title": "Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores", "References": [60379886, 1183230087, 55818814, 25538012, 103482838]}, "1975853650": {"Year": 2013, "Title": "TLC: a tag-less cache for reducing dynamic first level cache energy", "References": [60379886]}, "2106137401": {"Year": 1995, "Title": "A multilevel systolic approach for fuzzy inference hardware", "References": [169988927]}, "2038769854": {"Year": 2002, "Title": "Pentium 4 performance-monitoring features", "References": []}, "1991833525": {"Year": 1981, "Title": "Two implementations of the 'FLEX' machine", "References": []}, "2127410945": {"Year": 1994, "Title": "Using optical space-frequency analysis for real-time pattern recognition", "References": []}, "2157874512": {"Year": 1974, "Title": "Emulation of the IBM system/360 on a microprogrammable computer", "References": []}, "2111094972": {"Year": 2001, "Title": "Another update on standardization skullduggery", "References": []}, "2138487190": {"Year": 1990, "Title": "SYMCAD: synthesis of microprogrammed control for automated VLSI design", "References": [1187904452, 81742775, 100835903]}}