<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simulation</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part39.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part41.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark39">&zwnj;</a>Simulation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This design supports simulation in one of two modes: bus-functional model (BFM) mode or standalone mode. Full- chip RTL simulation is not available and standalone mode simulation is not supported for Riviera .</p><p style="padding-top: 6pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">• In BFM mode, the testbench incorporates BFMs for the GDDR6 subsystem and memories.</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">• In standalone mode, only the fabric RTL is simulated along with behavioral modules of the 2D NoC. DC Interface channels are not simulated.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part39.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part41.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
