$date
	Tue Nov 18 18:16:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux8bit_8channel_tb $end
$var wire 8 ! out7 [7:0] $end
$var wire 8 " out6 [7:0] $end
$var wire 8 # out5 [7:0] $end
$var wire 8 $ out4 [7:0] $end
$var wire 8 % out3 [7:0] $end
$var wire 8 & out2 [7:0] $end
$var wire 8 ' out1 [7:0] $end
$var wire 8 ( out0 [7:0] $end
$var reg 8 ) data_input [7:0] $end
$var reg 3 * sel [2:0] $end
$scope module demux $end
$var wire 8 + data_in [7:0] $end
$var wire 3 , sel [2:0] $end
$var reg 8 - out0 [7:0] $end
$var reg 8 . out1 [7:0] $end
$var reg 8 / out2 [7:0] $end
$var reg 8 0 out3 [7:0] $end
$var reg 8 1 out4 [7:0] $end
$var reg 8 2 out5 [7:0] $end
$var reg 8 3 out6 [7:0] $end
$var reg 8 4 out7 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b10101010 -
b0 ,
b10101010 +
b0 *
b10101010 )
b10101010 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10101010 '
b10101010 .
b0 (
b0 -
b1 *
b1 ,
#20
b10101010 &
b10101010 /
b0 '
b0 .
b10 *
b10 ,
#30
b10101010 %
b10101010 0
b0 &
b0 /
b11 *
b11 ,
#40
b10101010 $
b10101010 1
b0 %
b0 0
b100 *
b100 ,
#50
b10101010 #
b10101010 2
b0 $
b0 1
b101 *
b101 ,
#60
b10101010 "
b10101010 3
b0 #
b0 2
b110 *
b110 ,
#70
b10101010 !
b10101010 4
b0 "
b0 3
b111 *
b111 ,
#80
