Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 03 01:52:20 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Cortex_A9_wrapper_timing_summary_routed.rpt -rpx Cortex_A9_wrapper_timing_summary_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.074      -26.674                     15                 2599        0.040        0.000                      0                 2599        3.750        0.000                       0                  1189  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.074      -26.674                     15                 2596        0.040        0.000                      0                 2596        3.750        0.000                       0                  1189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.047        0.000                      0                    3        1.360        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.074ns,  Total Violation      -26.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.074ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 7.459ns (64.971%)  route 4.022ns (35.029%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.497 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.497    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.810 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_2/O[3]
                         net (fo=1, routed)           0.611    14.422    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[31]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.423    12.347    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                 -2.074    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.386ns  (logic 7.385ns (64.862%)  route 4.001ns (35.138%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.497 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.497    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.736 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_2/O[2]
                         net (fo=1, routed)           0.591    14.327    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[30]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.419    12.351    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 7.345ns (64.744%)  route 4.000ns (35.256%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.696 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/O[3]
                         net (fo=1, routed)           0.590    14.286    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[27]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.423    12.347    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                 -1.938    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 7.480ns (65.960%)  route 3.860ns (34.040%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.497 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.497    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.831 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_2/O[1]
                         net (fo=1, routed)           0.450    14.281    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[29]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.420    12.350    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 7.231ns (63.822%)  route 4.099ns (36.178%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.582 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/O[3]
                         net (fo=1, routed)           0.689    14.271    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[23]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.423    12.347    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.272ns  (logic 7.271ns (64.507%)  route 4.001ns (35.493%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.622 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/O[2]
                         net (fo=1, routed)           0.591    14.213    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[26]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.419    12.351    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 7.157ns (63.584%)  route 4.099ns (36.416%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.508 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/O[2]
                         net (fo=1, routed)           0.689    14.197    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[22]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.419    12.351    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.254ns  (logic 7.252ns (64.438%)  route 4.002ns (35.562%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.603 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/O[1]
                         net (fo=1, routed)           0.592    14.195    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[21]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.420    12.350    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 7.366ns (65.614%)  route 3.860ns (34.386%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.717 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/O[1]
                         net (fo=1, routed)           0.450    14.167    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[25]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.420    12.350    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.814ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 7.368ns (65.627%)  route 3.859ns (34.373%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.647     2.941    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=39, routed)          1.249     4.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/A1
    SLICE_X36Y87         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     4.756 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.574     5.330    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__6_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.454 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_14/O
                         net (fo=4, routed)           0.627     6.081    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[3]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    10.117 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.119    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.637 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.958    12.595    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y85         LUT2 (Prop_lut2_I0_O)        0.124    12.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25/O
                         net (fo=1, routed)           0.000    12.719    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_25_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.269 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.269    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_5_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.383    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_4_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.497 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.497    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.719 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_i_2/O[0]
                         net (fo=1, routed)           0.449    14.168    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__2[28]
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.516    12.695    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    RAMB18_X2Y35         RAMB18E1                                     r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.416    12.354    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 -1.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.558     0.894    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.115     1.150    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y96         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.885     1.251    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Cortex_A9_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.558     0.894    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.119     1.141    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y93         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.559     0.895    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.113     1.149    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y96         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.655     0.991    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.172     1.304    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.659     0.995    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.102     1.238    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y101        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.931     1.297    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.087    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X49Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.824     1.190    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.299     0.891    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.075     0.966    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.638     0.974    Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.171    Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X47Y103        FDRE                                         r  Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.910     1.276    Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.302     0.974    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.075     1.049    Cortex_A9_i/sws_8bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.555     0.891    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.087    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X47Y92         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.891    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.075     0.966    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.556     0.892    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.088    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X47Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.824     1.190    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.892    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.075     0.967    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y98    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y97    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y88    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y88    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y88    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y88    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y84    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y85    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.690     2.984    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.626     5.066    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.190 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.089     6.279    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.690     2.984    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.626     5.066    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.190 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.089     6.279    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.690     2.984    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.626     5.066    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.190 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.089     6.279    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  6.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.454%)  route 1.101ns (85.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.570     0.906    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.650     1.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.742 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.451     2.192    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.454%)  route 1.101ns (85.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.570     0.906    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.650     1.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.742 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.451     2.192    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.454%)  route 1.101ns (85.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.570     0.906    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y82         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.650     1.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.742 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.451     2.192    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X40Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X40Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.360    





