Return-Path: <nvdimm+bounces-5160-lists+linux-nvdimm=lfdr.de@lists.linux.dev>
X-Original-To: lists+linux-nvdimm@lfdr.de
Delivered-To: lists+linux-nvdimm@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id B9C98629E3B
	for <lists+linux-nvdimm@lfdr.de>; Tue, 15 Nov 2022 16:57:48 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id E37091C20942
	for <lists+linux-nvdimm@lfdr.de>; Tue, 15 Nov 2022 15:57:47 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 257ACBA4E;
	Tue, 15 Nov 2022 15:57:42 +0000 (UTC)
X-Original-To: nvdimm@lists.linux.dev
Received: from mga09.intel.com (mga09.intel.com [134.134.136.24])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02A59AD5B
	for <nvdimm@lists.linux.dev>; Tue, 15 Nov 2022 15:57:39 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1668527860; x=1700063860;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=MmlB9p6ACDuC24rvlkrv0KnEf7bzI4wPNap4YB0zozo=;
  b=GFS1olFu/AaBL1ZvfFX3e+d8PBWPFrIGHI+kcypwJG5yleeV7kQZYG/z
   2MyfF9qGQGIrW2jXfrfTjn+lKQvL7jPHvfqQbqZxD0ZRSt8A2AbiUZwKl
   nRpuC0LFGggBj7hADskZ2K511Ni2oG9S5sDAtmNn8q9SzmN1Yv4lAKBvZ
   hOHXkIlcBWhq0zGdGvjdUkHU5h82T7hjE6zByxmfW78GYSQFuh6FXK4yg
   muBFyav+sIHcPiPWFWcY4ms4bU8ZJbXvIAuIVQDc+6Jl3c6urfvBvfnkQ
   PsCG1/uTxB3OJ3VklntT+OMcj11uk99NZbcG6kSaPdEaF2MJ8OtiUtSQV
   w==;
X-IronPort-AV: E=McAfee;i="6500,9779,10532"; a="313434131"
X-IronPort-AV: E=Sophos;i="5.96,166,1665471600"; 
   d="scan'208";a="313434131"
Received: from fmsmga001.fm.intel.com ([10.253.24.23])
  by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Nov 2022 07:57:39 -0800
X-IronPort-AV: E=McAfee;i="6500,9779,10532"; a="781385320"
X-IronPort-AV: E=Sophos;i="5.96,166,1665471600"; 
   d="scan'208";a="781385320"
Received: from djiang5-mobl2.amr.corp.intel.com (HELO [10.212.7.249]) ([10.212.7.249])
  by fmsmga001-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Nov 2022 07:57:38 -0800
Message-ID: <a8ed61db-9bf1-410c-b4e6-7042f48a67ff@intel.com>
Date: Tue, 15 Nov 2022 08:57:38 -0700
Precedence: bulk
X-Mailing-List: nvdimm@lists.linux.dev
List-Id: <nvdimm.lists.linux.dev>
List-Subscribe: <mailto:nvdimm+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:nvdimm+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101
 Firefox/102.0 Thunderbird/102.4.1
Subject: Re: [PATCH v4 12/18] tools/testing/cxl: Add "passphrase secure erase"
 opcode support
Content-Language: en-US
To: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
Cc: linux-cxl@vger.kernel.org, nvdimm@lists.linux.dev,
 dan.j.williams@intel.com, ira.weiny@intel.com, vishal.l.verma@intel.com,
 alison.schofield@intel.com, dave@stgolabs.net
References: <166845791969.2496228.8357488385523295841.stgit@djiang5-desk3.ch.intel.com>
 <166845805415.2496228.732168029765896218.stgit@djiang5-desk3.ch.intel.com>
 <20221115110831.00001fa4@Huawei.com>
From: Dave Jiang <dave.jiang@intel.com>
In-Reply-To: <20221115110831.00001fa4@Huawei.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit



On 11/15/2022 3:08 AM, Jonathan Cameron wrote:
> On Mon, 14 Nov 2022 13:34:14 -0700
> Dave Jiang <dave.jiang@intel.com> wrote:
> 
>> Add support to emulate a CXL mem device support the "passphrase secure
>> erase" operation.
>>
>> Signed-off-by: Dave Jiang <dave.jiang@intel.com>
> The logic in here gives me a headache but I'm not sure it's correct yet...
> 
> If you can figure out what is supposed to happen if this is called
> with Passphrase Type == master before the master passphrase has been set
> then you are doing better than me.
> 
> Unlike for the User passphrase, where the language " .. and the user passphrase
> is not currently set or is not supported by the device, this value is ignored."
> to me implies we wipe the device and clear the non existent user pass phrase,
> the not set master passphrase case isn't covered as far as I can see.
> 
> The user passphrase question raises a futher question (see inline)
> 
> Thoughts?

Guess this is what happens when you bolt on master passphrase support 
after defining the spec without its existence, and then move it to a 
different spec and try to maintain compatibility between the two in 
order to not fork the hardware/firmware....

Should we treat the no passphrase set instance the same as sending a 
Secure Erase (Opcode 4401h)? And then the only case left is no master 
pass set but user pass is set.

if (!master_pass_set && pass_type_master) {
	if (user_pass_set)
		return -EINVAL;
	else
		secure_erase;
}

> 
> Other than that some suggestions inline but nothing functional, so up to you.
> Either way
> 
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> 
>> ---
>>   tools/testing/cxl/test/mem.c |   65 ++++++++++++++++++++++++++++++++++++++++++
>>   1 file changed, 65 insertions(+)
>>
>> diff --git a/tools/testing/cxl/test/mem.c b/tools/testing/cxl/test/mem.c
>> index 90607597b9a4..fc28f7cc147a 100644
>> --- a/tools/testing/cxl/test/mem.c
>> +++ b/tools/testing/cxl/test/mem.c
>> @@ -362,6 +362,68 @@ static int mock_unlock_security(struct cxl_dev_state *cxlds, struct cxl_mbox_cmd
>>   	return 0;
>>   }
>>   
>> +static int mock_passphrase_secure_erase(struct cxl_dev_state *cxlds,
>> +					struct cxl_mbox_cmd *cmd)
>> +{
>> +	struct cxl_mock_mem_pdata *mdata = dev_get_platdata(cxlds->dev);
>> +	struct cxl_pass_erase *erase;
>> +
>> +	if (cmd->size_in != sizeof(*erase))
>> +		return -EINVAL;
>> +
>> +	if (cmd->size_out != 0)
>> +		return -EINVAL;
>> +
>> +	erase = cmd->payload_in;
>> +	if (mdata->security_state & CXL_PMEM_SEC_STATE_FROZEN) {
>> +		cmd->return_code = CXL_MBOX_CMD_RC_SECURITY;
>> +		return -ENXIO;
>> +	}
>> +
>> +	if (mdata->security_state & CXL_PMEM_SEC_STATE_USER_PLIMIT &&
>> +	    erase->type == CXL_PMEM_SEC_PASS_USER) {
>> +		cmd->return_code = CXL_MBOX_CMD_RC_SECURITY;
>> +		return -ENXIO;
>> +	}
>> +
>> +	if (mdata->security_state & CXL_PMEM_SEC_STATE_MASTER_PLIMIT &&
>> +	    erase->type == CXL_PMEM_SEC_PASS_MASTER) {
>> +		cmd->return_code = CXL_MBOX_CMD_RC_SECURITY;
>> +		return -ENXIO;
>> +	}
>> +
>> +	if (erase->type == CXL_PMEM_SEC_PASS_MASTER &&
>> +	    mdata->security_state & CXL_PMEM_SEC_STATE_MASTER_PASS_SET) {
>> +		if (memcmp(mdata->master_pass, erase->pass, NVDIMM_PASSPHRASE_LEN)) {
>> +			master_plimit_check(mdata);
>> +			cmd->return_code = CXL_MBOX_CMD_RC_PASSPHRASE;
>> +			return -ENXIO;
>> +		}
>> +		mdata->master_limit = 0;
>> +		mdata->user_limit = 0;
>> +		mdata->security_state &= ~CXL_PMEM_SEC_STATE_USER_PASS_SET;
>> +		memset(mdata->user_pass, 0, NVDIMM_PASSPHRASE_LEN);
>> +		mdata->security_state &= ~CXL_PMEM_SEC_STATE_LOCKED;
>> +		return 0;
>> +	}
> What to do if the masterpass phrase isn't set?
> Even if we return 0, I'd slightly prefer to see that done locally so refactor as
> 	if (erase->type == CXL_PMEM_SEC_PASS_MASTER) {
> 		if (!(mdata->security_state & CXL_PMEM_SEC_STATATE_MASTER_PASS_SET)) {
> 			return 0; /* ? */
> 		if (memcmp)...
> 	} else { /* CXL_PMEM_SEC_PASS_USER */ //or make it a switch.
> 
>> +
>> +	if (erase->type == CXL_PMEM_SEC_PASS_USER &&
>> +	    mdata->security_state & CXL_PMEM_SEC_STATE_USER_PASS_SET) {
> 
> Given we aren't actually scrambling the encryption keys (as we don't have any ;)
> it doesn't make a functional difference, but to line up with the spec, I would
> consider changing this to explicitly have the path for no user passphrase set.
> 
> 	if (erase->type == CXL_PMEM_SEC_PASS_USER) {
> 		if (mdata->security_state & CXL_MEM_SEC_STATE_USER_PASS_SET) {
> 		    	if (memcmp(mdata->user_pass, erase->pass, NVDIMM_PASSPHRASE_LEN)) {
> 				user_plimit_check(mdata);
> 				cmd->return_code = CXL_MBOX_CMD_RC_PASSPHRASE;
> 				return -ENXIO;
>   			}	
> 
> 			mdata->user_limit = 0;
> 			mdata->security_state &= ~CXL_PMEM_SEC_STATE_USER_PASS_SET;
> 			memset(mdata->user_pass, 0, NVDIMM_PASSPHRASE_LEN);
> 		}
> 		/* Change encryption keys */
> 		return 0;
> 	}
> 
>> +		if (memcmp(mdata->user_pass, erase->pass, NVDIMM_PASSPHRASE_LEN)) {
>> +			user_plimit_check(mdata);
>> +			cmd->return_code = CXL_MBOX_CMD_RC_PASSPHRASE;
>> +			return -ENXIO;
>> +		}
>> +
>> +		mdata->user_limit = 0;
>> +		mdata->security_state &= ~CXL_PMEM_SEC_STATE_USER_PASS_SET;
>> +		memset(mdata->user_pass, 0, NVDIMM_PASSPHRASE_LEN);
>> +		return 0;
>> +	}
>> +
>> +	return 0;
> 
> With above changes you can never reach here.
> 
>> +}
>> +
>>   static int mock_get_lsa(struct cxl_dev_state *cxlds, struct cxl_mbox_cmd *cmd)
>>   {
>>   	struct cxl_mbox_get_lsa *get_lsa = cmd->payload_in;
>> @@ -470,6 +532,9 @@ static int cxl_mock_mbox_send(struct cxl_dev_state *cxlds, struct cxl_mbox_cmd *
>>   	case CXL_MBOX_OP_UNLOCK:
>>   		rc = mock_unlock_security(cxlds, cmd);
>>   		break;
>> +	case CXL_MBOX_OP_PASSPHRASE_SECURE_ERASE:
>> +		rc = mock_passphrase_secure_erase(cxlds, cmd);
>> +		break;
>>   	default:
>>   		break;
>>   	}
>>
>>
> 

