{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572409640556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572409640562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:27:20 2019 " "Processing started: Wed Oct 30 13:27:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572409640562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409640562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx_ten_eight -c rx_ten_eight " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409640562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572409641161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572409641161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight " "Found entity 1: rx_ten_eight" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(17) " "Verilog HDL warning at rx_ten_eight_cp.v(17): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648820 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(19) " "Verilog HDL warning at rx_ten_eight_cp.v(19): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648820 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(21) " "Verilog HDL warning at rx_ten_eight_cp.v(21): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_cp " "Found entity 1: rx_ten_eight_cp" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648820 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(27) " "Verilog HDL warning at rx_ten_eight_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648821 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(29) " "Verilog HDL warning at rx_ten_eight_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648821 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(31) " "Verilog HDL warning at rx_ten_eight_dp.v(31): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572409648821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL information at rx_ten_eight_dp.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572409648822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_dp " "Found entity 1: rx_ten_eight_dp" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ten_eight " "Found entity 1: ten_eight" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_tb " "Found entity 1: rx_ten_eight_tb" {  } { { "rx_ten_eight_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572409648827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_ten_eight " "Elaborating entity \"rx_ten_eight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572409648850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_cp rx_ten_eight_cp:rx_ten_eight_cp " "Elaborating entity \"rx_ten_eight_cp\" for hierarchy \"rx_ten_eight_cp:rx_ten_eight_cp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_cp" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648852 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_cp.v(15) " "Verilog HDL Case Statement warning at rx_ten_eight_cp.v(15): incomplete case statement has no default case item" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_ten_eight_cp.v(15) " "Verilog HDL Always Construct warning at rx_ten_eight_cp.v(15): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[0\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[1\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[2\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[3\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[4\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[5\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[6\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[7\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[8\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[9\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648853 "|rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_dp rx_ten_eight_dp:rx_ten_eight_dp " "Elaborating entity \"rx_ten_eight_dp\" for hierarchy \"rx_ten_eight_dp:rx_ten_eight_dp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_dp" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648854 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_ten_eight_dp.v(27) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(27): case item expression never matches the case expression" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(25): incomplete case statement has no default case item" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d8 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d8\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d9 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d9\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[0\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[1\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[2\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[3\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[4\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[5\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[6\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[7\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[8\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[9\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d9 rx_ten_eight_dp.v(25) " "Inferred latch for \"d9\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8 rx_ten_eight_dp.v(25) " "Inferred latch for \"d8\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648855 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_ten_eight_dp.v(25) " "Inferred latch for \"d7\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_ten_eight_dp.v(25) " "Inferred latch for \"d6\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_ten_eight_dp.v(25) " "Inferred latch for \"d5\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_ten_eight_dp.v(25) " "Inferred latch for \"d4\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_ten_eight_dp.v(25) " "Inferred latch for \"d3\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_ten_eight_dp.v(25) " "Inferred latch for \"d2\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_ten_eight_dp.v(25) " "Inferred latch for \"d1\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_ten_eight_dp.v(25) " "Inferred latch for \"d0\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 "|rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "rx_ten_eight.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572409648857 "|rx_ten_eight|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_eight ten_eight:ten_eight " "Elaborating entity \"ten_eight\" for hierarchy \"ten_eight:ten_eight\"" {  } { { "rx_ten_eight.v" "ten_eight" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648857 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(20) " "Verilog HDL Case Statement warning at ten_eight.v(20): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ten_eight.v(118) " "Verilog HDL Case Statement warning at ten_eight.v(118): case item expression covers a value already covered by a previous case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(41) " "Verilog HDL Case Statement warning at ten_eight.v(41): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(123) " "Verilog HDL Case Statement warning at ten_eight.v(123): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "six_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"six_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "four_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"four_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "five_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"five_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "three_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"three_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[0\] ten_eight.v(20) " "Inferred latch for \"three_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[1\] ten_eight.v(20) " "Inferred latch for \"three_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[2\] ten_eight.v(20) " "Inferred latch for \"three_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[0\] ten_eight.v(20) " "Inferred latch for \"four_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[1\] ten_eight.v(20) " "Inferred latch for \"four_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[2\] ten_eight.v(20) " "Inferred latch for \"four_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[3\] ten_eight.v(20) " "Inferred latch for \"four_msb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[5\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[5\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409648859 "|rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "rx_ten_eight.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "rx_ten_eight.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409648861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|five_lsb\[0\] " "Latch ten_eight:ten_eight\|five_lsb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|five_lsb\[1\] " "Latch ten_eight:ten_eight\|five_lsb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|five_lsb\[2\] " "Latch ten_eight:ten_eight\|five_lsb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|five_lsb\[3\] " "Latch ten_eight:ten_eight\|five_lsb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|five_lsb\[4\] " "Latch ten_eight:ten_eight\|five_lsb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|three_msb\[0\] " "Latch ten_eight:ten_eight\|three_msb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|three_msb\[1\] " "Latch ten_eight:ten_eight\|three_msb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ten_eight:ten_eight\|three_msb\[2\] " "Latch ten_eight:ten_eight\|three_msb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] " "Latch rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649531 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] " "Latch rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649532 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] " "Latch rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649532 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] " "Latch rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572409649532 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572409649532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[4\] GND " "Pin \"bit_cnt_out\[4\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[5\] GND " "Pin \"bit_cnt_out\[5\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[6\] GND " "Pin \"bit_cnt_out\[6\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[7\] GND " "Pin \"bit_cnt_out\[7\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[8\] GND " "Pin \"bit_cnt_out\[8\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt_out\[9\] GND " "Pin \"bit_cnt_out\[9\]\" is stuck at GND" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572409649740 "|rx_ten_eight|bit_cnt_out[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572409649740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572409649816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/output_files/rx_ten_eight.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/output_files/rx_ten_eight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409650221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572409650290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572409650290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572409650321 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572409650321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Implemented 208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572409650321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572409650321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572409650336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:27:30 2019 " "Processing ended: Wed Oct 30 13:27:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572409650336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572409650336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572409650336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572409650336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572409651440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572409651446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:27:31 2019 " "Processing started: Wed Oct 30 13:27:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572409651446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572409651446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572409651446 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572409651558 ""}
{ "Info" "0" "" "Project  = rx_ten_eight" {  } {  } 0 0 "Project  = rx_ten_eight" 0 0 "Fitter" 0 0 1572409651558 ""}
{ "Info" "0" "" "Revision = rx_ten_eight" {  } {  } 0 0 "Revision = rx_ten_eight" 0 0 "Fitter" 0 0 1572409651558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572409651781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572409651781 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rx_ten_eight 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rx_ten_eight\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572409651790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572409651831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572409651831 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572409652177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572409652197 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572409652405 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572409652603 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572409662115 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 24 global CLKCTRL_G10 " "clk~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572409662341 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572409662341 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409662342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572409662345 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572409662346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572409662347 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572409662347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572409662347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572409662347 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572409662882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rx_ten_eight.sdc " "Synopsys Design Constraints File file not found: 'rx_ten_eight.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572409662882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572409662882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataa  to: combout " "Cell: baud_counter\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: dataa  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: dataa  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: dataa  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataa  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409662884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572409662884 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572409662886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572409662886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572409662887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572409662889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572409662889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572409662889 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409662922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572409667262 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572409667483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409682351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572409688440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572409691520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409691520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572409692568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572409697639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572409697639 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1572409714124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572409720260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572409720260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409720265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.94 " "Total time spent on timing analysis during the Fitter is 1.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572409721697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572409721731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572409722081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572409722082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572409722432 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572409725600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/output_files/rx_ten_eight.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/output_files/rx_ten_eight.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572409725885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6821 " "Peak virtual memory: 6821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572409726295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:28:46 2019 " "Processing ended: Wed Oct 30 13:28:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572409726295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572409726295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572409726295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572409726295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572409727296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572409727302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:28:47 2019 " "Processing started: Wed Oct 30 13:28:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572409727302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572409727302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572409727302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572409728144 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572409732876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572409733238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:28:53 2019 " "Processing ended: Wed Oct 30 13:28:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572409733238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572409733238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572409733238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572409733238 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572409733860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572409734340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572409734346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:28:54 2019 " "Processing started: Wed Oct 30 13:28:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572409734346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572409734346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rx_ten_eight -c rx_ten_eight " "Command: quartus_sta rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572409734346 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572409734484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572409735182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572409735182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735226 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572409735667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rx_ten_eight.sdc " "Synopsys Design Constraints File file not found: 'rx_ten_eight.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572409735686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572409735687 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud\[0\] baud\[0\] " "create_clock -period 1.000 -name baud\[0\] baud\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572409735687 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572409735687 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PipeReg:bit_cnt\|Q\[0\] PipeReg:bit_cnt\|Q\[0\] " "create_clock -period 1.000 -name PipeReg:bit_cnt\|Q\[0\] PipeReg:bit_cnt\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572409735687 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572409735687 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409735688 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572409735688 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572409735689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572409735690 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572409735690 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572409735697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572409735731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572409735731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.424 " "Worst-case setup slack is -15.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.424            -153.509 PipeReg:bit_cnt\|Q\[0\]  " "  -15.424            -153.509 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.827            -105.062 clk  " "   -7.827            -105.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.198             -20.357 rst  " "   -5.198             -20.357 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.621             -13.734 baud\[0\]  " "   -4.621             -13.734 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.115 " "Worst-case hold slack is -6.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.115             -24.112 baud\[0\]  " "   -6.115             -24.112 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.045             -61.964 rst  " "   -6.045             -61.964 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -30.343 PipeReg:bit_cnt\|Q\[0\]  " "   -3.723             -30.343 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237              -6.355 clk  " "   -2.237              -6.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409735746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409735750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.982 " "Worst-case minimum pulse width slack is -2.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982            -109.444 PipeReg:bit_cnt\|Q\[0\]  " "   -2.982            -109.444 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929             -14.562 baud\[0\]  " "   -0.929             -14.562 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -27.080 rst  " "   -0.912             -27.080 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.556 clk  " "   -0.394             -12.556 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409735752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409735752 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572409735766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572409735793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572409736621 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409736667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572409736667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572409736668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572409736684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572409736684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.068 " "Worst-case setup slack is -15.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.068            -150.251 PipeReg:bit_cnt\|Q\[0\]  " "  -15.068            -150.251 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.365            -102.482 clk  " "   -7.365            -102.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346             -21.823 rst  " "   -5.346             -21.823 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750             -14.374 baud\[0\]  " "   -4.750             -14.374 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409736686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.923 " "Worst-case hold slack is -5.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.923             -23.394 baud\[0\]  " "   -5.923             -23.394 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.711             -59.059 rst  " "   -5.711             -59.059 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745             -30.445 PipeReg:bit_cnt\|Q\[0\]  " "   -3.745             -30.445 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319              -6.771 clk  " "   -2.319              -6.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409736694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409736700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409736703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.934 " "Worst-case minimum pulse width slack is -2.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934            -108.633 PipeReg:bit_cnt\|Q\[0\]  " "   -2.934            -108.633 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -26.256 rst  " "   -0.953             -26.256 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -13.216 baud\[0\]  " "   -0.821             -13.216 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.608 clk  " "   -0.394             -13.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409736705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409736705 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572409736720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572409736858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572409737540 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572409737586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572409737587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572409737593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572409737593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.242 " "Worst-case setup slack is -9.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.242             -79.832 PipeReg:bit_cnt\|Q\[0\]  " "   -9.242             -79.832 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.354             -56.649 clk  " "   -5.354             -56.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566              -7.068 rst  " "   -2.566              -7.068 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308              -6.036 baud\[0\]  " "   -2.308              -6.036 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.879 " "Worst-case hold slack is -3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879             -15.314 baud\[0\]  " "   -3.879             -15.314 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.392             -34.672 rst  " "   -3.392             -34.672 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070             -16.885 PipeReg:bit_cnt\|Q\[0\]  " "   -2.070             -16.885 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291              -3.703 clk  " "   -1.291              -3.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409737608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409737612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.605 " "Worst-case minimum pulse width slack is -1.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605             -43.218 PipeReg:bit_cnt\|Q\[0\]  " "   -1.605             -43.218 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795             -15.279 baud\[0\]  " "   -0.795             -15.279 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583             -15.769 rst  " "   -0.583             -15.769 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.862 clk  " "   -0.078              -1.862 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737614 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572409737629 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout " "Cell: rx_ten_eight_cp\|WideNor3~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr2~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout " "Cell: rx_ten_eight_dp\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572409737767 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572409737767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572409737768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572409737774 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572409737774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.318 " "Worst-case setup slack is -8.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.318             -73.625 PipeReg:bit_cnt\|Q\[0\]  " "   -8.318             -73.625 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.705             -50.278 clk  " "   -4.705             -50.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281              -6.293 rst  " "   -2.281              -6.293 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077              -5.477 baud\[0\]  " "   -2.077              -5.477 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.635 " "Worst-case hold slack is -3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635             -14.374 baud\[0\]  " "   -3.635             -14.374 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178             -32.990 rst  " "   -3.178             -32.990 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -15.390 PipeReg:bit_cnt\|Q\[0\]  " "   -1.866             -15.390 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -3.799 clk  " "   -1.310              -3.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409737791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572409737796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.382 " "Worst-case minimum pulse width slack is -1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382             -35.425 PipeReg:bit_cnt\|Q\[0\]  " "   -1.382             -35.425 PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691             -13.392 baud\[0\]  " "   -0.691             -13.392 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564             -14.936 rst  " "   -0.564             -14.936 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.899 clk  " "   -0.081              -1.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572409737798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572409737798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572409739081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572409739082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572409739232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:28:59 2019 " "Processing ended: Wed Oct 30 13:28:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572409739232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572409739232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572409739232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572409739232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572409740198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572409740203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:29:00 2019 " "Processing started: Wed Oct 30 13:29:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572409740203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572409740203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rx_ten_eight -c rx_ten_eight" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572409740203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572409741225 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572409741252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rx_ten_eight.vo D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/simulation/modelsim/ simulation " "Generated file rx_ten_eight.vo in folder \"D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572409741387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572409741438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 13:29:01 2019 " "Processing ended: Wed Oct 30 13:29:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572409741438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572409741438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572409741438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572409741438 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572409742066 ""}
