 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fp_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Sun Aug 17 15:48:54 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: sign_wd_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_fp_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  sign_wd_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                          0.000     0.100     0.000      0.964     0.000      0.000 r    ( 0.92, 4.79)                         0.900
  sign_wd_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                                     0.014                0.964     0.108      0.108 f    ( 2.96, 4.74)                         0.900
  sign_wd (net)                                 1        0.001                                    0.964     0.000      0.108 f    [0.00,0.00]                           
  sign_fp_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)                       0.000     0.014     0.000      0.964     0.000 *    0.108 f    ( 6.69, 4.20)                         0.900
  data arrival time                                                                                                    0.108                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  sign_fp_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                                                               0.000      0.200 r                                          
  library hold time                                                                                         0.052      0.252                                            
  data required time                                                                                                   0.252                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.252                                            
  data arrival time                                                                                                   -0.108                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.144                                            


  Startpoint: din[5] (input port clocked by CLK)
  Endpoint: exp_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.050      0.050 f                                          
  din[5] (in)                                                                0.000                0.964     0.000      0.050 f    (27.15,38.38)                         
  din[5] (net)                                  1        0.000                                    0.964     0.000      0.050 f    [0.00,0.00]                           
  exp_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)                          0.000     0.000     0.000      0.964     0.000 *    0.050 f    (27.14,37.56)                         0.900
  data arrival time                                                                                                    0.050                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  exp_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)                                                                  0.000      0.200 r                                          
  library hold time                                                                                         0.057      0.257                                            
  data required time                                                                                                   0.257                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.257                                            
  data arrival time                                                                                                   -0.050                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.207                                            


  Startpoint: acc_rc_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                        0.000     0.100     0.000      0.964     0.000      0.000 r    (36.25,30.99)                         0.900
  acc_rc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)                                   0.034                0.964     0.112      0.112 r    (38.29,30.93)                         0.900
  acc_o[1] (net)                                1        0.002                                    0.964     0.000      0.112 r    [0.00,0.00]                           
  acc_o[1] (out)                                                   0.000     0.034     0.000      0.964     0.000 *    0.112 r    (38.33,30.35)                         
  data arrival time                                                                                                    0.112                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  output external delay                                                                                    -0.050      0.150                                            
  data required time                                                                                                   0.150                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.150                                            
  data arrival time                                                                                                   -0.112                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.038                                            


  Startpoint: sign_wd_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_fp_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  sign_wd_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                          0.000     0.100     0.000                0.000      0.000 r    ( 0.92, 4.79)                         1.100
  sign_wd_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                                     0.008                          0.065      0.065 f    ( 2.96, 4.74)                         1.100
  sign_wd (net)                                 1        0.001                                              0.000      0.065 f    [0.00,0.00]                           
  sign_fp_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)                       0.000     0.008     0.000                0.000 *    0.065 f    ( 6.69, 4.20)                         1.100
  data arrival time                                                                                                    0.065                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  sign_fp_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                                                               0.000      0.200 r                                          
  library hold time                                                                                         0.030      0.230                                            
  data required time                                                                                                   0.230                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.230                                            
  data arrival time                                                                                                   -0.065                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.165                                            


  Startpoint: din[5] (input port clocked by CLK)
  Endpoint: exp_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.050      0.050 f                                          
  din[5] (in)                                                                0.000                          0.000      0.050 f    (27.15,38.38)                         
  din[5] (net)                                  1        0.001                                              0.000      0.050 f    [0.00,0.00]                           
  exp_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)                          0.000     0.000     0.000                0.000 *    0.050 f    (27.14,37.56)                         1.100
  data arrival time                                                                                                    0.050                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  exp_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)                                                                  0.000      0.200 r                                          
  library hold time                                                                                         0.033      0.233                                            
  data required time                                                                                                   0.233                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.233                                            
  data arrival time                                                                                                   -0.050                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.183                                            


  Startpoint: acc_rc_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                        0.000     0.100     0.000                0.000      0.000 r    (36.25,30.99)                         1.100
  acc_rc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)                                   0.019                          0.066      0.066 r    (38.29,30.93)                         1.100
  acc_o[1] (net)                                1        0.002                                              0.000      0.066 r    [0.00,0.00]                           
  acc_o[1] (out)                                                   0.000     0.019     0.000                0.000 *    0.066 r    (38.33,30.35)                         
  data arrival time                                                                                                    0.066                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  output external delay                                                                                    -0.050      0.150                                            
  data required time                                                                                                   0.150                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.150                                            
  data arrival time                                                                                                   -0.066                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.084                                            


1
