# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.001024 2048 360 420 17792 1.66093 18.4566 52.5236 72.6969 72.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000256 512 300 310 66048 2.99328 1.75424 17.0655 52.4554 74.4067 74.5209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000128 4096 200 2920 121344 37.3166 28.3546 1588.33 846.169 2500.29 2500.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.001024 2048 360 420 17784 1.66461 21.7845 52.9859 76.4873 76.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000256 512 300 310 66240 2.99117 1.75514 19.7709 52.8744 77.5308 77.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000128 4096 200 2920 121248 37.4104 28.3914 1803.94 845.96 2715.81 2715.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.001024 2048 360 420 17760 1.66122 22.9167 52.4378 77.0691 77.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000256 512 300 310 65920 2.96266 1.7503 20.7559 52.1621 77.7649 77.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000128 4096 200 2920 121280 37.3178 28.3791 1884.78 838.231 2788.81 2788.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.001024 2048 360 420 17760 1.66406 21.1371 52.4782 75.3336 75.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000256 512 300 310 66048 2.9728 1.74896 19.2736 52.2664 76.3988 76.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000128 4096 200 2920 120960 37.2508 28.3363 1752.48 836.92 2655.09 2655.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.001024 2048 360 420 17700 1.6489 0 52.3531 54.016 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.001024 2048 360 420 17696 1.65658 21.7261 52.3956 75.828 75.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000256 512 300 310 66304 2.82467 1.75782 16.8658 52.5675 74.147 74.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.000128 4096 200 2920 120960 37.294 28.3591 1811.16 837.698 2714.62 2714.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.001024 2048 360 420 17640 1.65478 22.0538 52.2172 75.9792 76.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000256 512 300 310 66240 3.00006 1.75744 20.3727 52.3972 77.6686 77.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000128 4096 200 2920 120960 37.4012 28.3853 1821.83 837.446 2725.18 2725.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.001024 2048 360 420 17664 1.65955 21.5777 52.2965 75.587 75.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000256 512 300 310 65536 3.00262 1.75718 19.5484 52.4401 76.8878 77.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000128 4096 200 2920 120832 37.2158 28.3301 1762.86 835.514 2664.03 2664.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.001024 2048 360 420 17664 1.66195 21.4362 52.522 75.6735 75.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000256 512 300 310 64512 2.9831 1.7329 19.2124 51.8502 75.9178 76.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000128 4096 200 2920 120576 37.2593 28.325 1773.88 838.142 2677.71 2677.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.001024 2048 360 420 17600 1.65306 0 52.3285 53.9955 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.001024 2048 360 420 17408 1.64864 25.9092 51.9972 79.6092 79.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000256 512 300 310 65536 3.01459 1.75824 24.0724 52.5695 81.5507 81.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.000128 4096 200 2920 120832 37.2573 28.3253 2226.28 836.919 3128.89 3128.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1920 0.001024 2048 360 420 17824 1.66867 18.2108 52.5181 72.4515 72.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1380 0.000256 512 300 315 66048 2.98237 1.75811 28.7581 52.5943 86.2324 86.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 880 0.000128 4096 200 2925 121088 37.3114 28.3486 1572.41 838.541 2476.72 2476.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 0.001024 2048 360 420 17800 1.65917 18.403 52.4282 72.5456 72.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1380 0.000256 512 300 315 65920 2.84022 1.70886 12.4788 52.5545 69.7126 69.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.000128 4096 200 2925 121120 37.4739 28.3853 1560.76 837.883 2464.61 2464.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.001024 2048 360 420 17808 1.66426 18.5667 52.5164 72.8 72.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000256 512 300 315 66048 2.98803 1.7567 17.129 52.5195 74.5291 74.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.000128 4096 200 2925 120960 37.3188 28.3512 1551.65 838.285 2455.72 2455.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.001024 2048 360 420 17808 1.65683 18.6057 52.4946 72.8089 72.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000256 512 300 315 65856 3.01142 1.76086 17.2358 52.4819 74.6296 74.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000128 4096 200 2925 120960 37.4849 28.3935 1585.86 837.805 2489.65 2489.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.001024 2048 360 420 17792 1.66323 19.6985 52.5221 73.9365 73.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000256 512 300 315 65536 3.00026 1.75392 18.1791 52.4544 75.5223 75.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.000128 4096 200 2925 121088 37.3279 28.3508 1621.9 838.823 2532.8 2532.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.001024 2048 360 420 17784 1.66496 22.016 52.4794 76.2105 76.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000256 512 300 315 65664 2.99933 1.7568 20.1724 52.3703 77.4365 77.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.000128 4096 200 2925 120960 37.3633 28.4203 1827.36 837.812 2731.06 2731.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.001024 2048 360 420 17760 1.66298 21.5918 52.4786 75.7861 75.8415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000256 512 300 315 65280 2.99571 1.7521 19.9542 52.202 77.044 77.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000128 4096 200 2925 120960 37.307 28.3785 1786.07 838.914 2690.79 2690.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.001024 2048 360 420 17760 1.66627 22.9699 52.5101 77.1995 77.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000256 512 300 315 65280 2.98544 1.7473 21.0086 52.2829 78.1639 78.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.000128 4096 200 2925 120576 37.2308 28.3423 1895.77 837.442 2798.9 2798.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.001024 2048 360 420 17700 1.65325 0 52.359 54.025 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.001024 2048 360 420 17696 1.65942 22.9633 52.3818 77.0591 77.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000256 512 300 315 65408 3.01453 1.75933 21.2245 52.5555 78.6892 78.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.000128 4096 200 2925 120512 37.284 28.3651 1895.13 837.484 2798.37 2798.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.001024 2048 360 420 17640 1.65683 22.8171 52.2608 76.7872 76.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000256 512 300 315 65280 3.02365 1.75718 20.9608 52.4407 78.3187 78.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000128 4096 200 2925 120960 37.3777 28.3791 1876.64 838.139 2780.64 2780.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.001024 2048 360 420 17664 1.65661 21.7437 52.3059 75.7597 75.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000256 512 300 315 65536 2.99648 1.7561 20.089 52.453 77.4296 77.5416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.000128 4096 200 2925 120320 37.2529 28.3399 1789.96 835.741 2691.4 2691.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.001024 2048 360 420 17664 1.66413 23.7834 52.5195 78.0212 78.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000256 512 300 315 64512 2.97562 1.73478 21.9689 51.8376 78.6526 78.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.000128 4096 200 2925 120576 37.2654 28.3402 2087.36 837.944 2991.02 2991.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.001024 2048 360 420 17600 1.65274 0 52.3162 53.9812 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.001024 2048 360 420 17408 1.65222 23.0478 51.9592 76.7114 76.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000256 512 300 315 65536 3.00832 1.75827 21.9212 52.5296 79.3528 79.4665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.000128 4096 200 2925 119808 37.2883 28.3227 1909.82 836.312 2811.85 2811.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1920 0.001024 2048 360 420 17824 1.66298 17.2585 52.5203 71.4971 71.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1380 0.000256 512 300 320 65536 3.01494 1.75958 16.5029 52.5919 74.0092 74.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 880 0.000128 4096 200 2920 120960 37.2516 28.3464 1479.86 838.544 2384.12 2384.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 0.001024 2048 360 420 17800 1.66211 19.3596 52.4778 73.5533 73.6107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000256 512 300 320 65600 3.03427 1.75933 18.192 52.6068 75.7294 75.8415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.000128 4096 200 2920 120960 37.4257 28.405 1633.56 838.688 2538.18 2538.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.001024 2048 360 420 17808 1.66333 18.4217 52.5138 72.6528 72.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000256 512 300 320 65280 3.0159 1.7592 17.1194 52.5165 74.5467 74.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.000128 4096 200 2920 120960 37.3065 28.3606 1524.75 838.192 2428.71 2428.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.001024 2048 360 420 17808 1.66083 18.6778 52.5046 72.9006 72.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000256 512 300 320 65408 3.0257 1.76333 17.4835 52.4953 74.9068 75.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.000128 4096 200 2920 120960 37.4256 28.3935 1546.83 837.938 2450.69 2450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.001024 2048 360 420 17792 1.66365 18.7619 52.4803 72.9566 73.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000256 512 300 320 65024 3.01488 1.75574 17.5192 52.4083 74.8297 74.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.000128 4096 200 2920 120832 37.3299 28.3443 1566.5 838.131 2470.42 2470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.001024 2048 360 420 17784 1.66314 23.4127 52.5227 77.6507 77.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000256 512 300 320 65088 3.01485 1.75302 21.5891 52.417 78.9067 79.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.000128 4096 200 2920 120960 37.3586 28.3932 1916.3 838.518 2820.68 2820.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.001024 2048 360 420 17712 1.66339 16.7124 52.5225 70.9611 71.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000256 512 300 320 64512 2.99411 1.74285 15.4533 52.075 72.3953 72.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.000128 4096 200 2920 120960 37.3063 28.3709 1333.54 838.877 2238.2 2238.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.001024 2048 360 420 17760 1.6633 23.2773 52.4754 77.468 77.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000256 512 300 320 64640 2.98794 1.7481 21.2761 52.1975 78.3473 78.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.000128 4096 200 2920 120960 37.2779 28.3832 1845.17 838.808 2749.75 2749.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.001024 2048 360 420 17600 1.65696 16.197 52.212 70.1192 70.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000256 512 300 320 64000 2.98912 1.73299 14.7954 51.7781 71.4321 71.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.000128 4096 200 2920 120320 37.1773 28.3011 1286.84 835.082 2187.5 2187.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.001024 2048 360 420 17760 1.6649 21.5132 52.5226 75.7516 75.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000256 512 300 320 64512 3.00627 1.75251 19.6486 52.3019 76.8445 76.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.000128 4096 200 2920 120576 37.2414 28.3401 1729.55 837.602 2632.85 2632.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.001024 2048 360 420 17664 1.66682 15.2541 52.516 69.4885 69.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000256 512 300 320 62976 3.02858 1.7336 13.8833 51.8426 70.6226 70.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.000128 4096 200 2920 120576 37.2611 28.3409 1231.92 838.05 2135.68 2135.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.001024 2048 360 420 17700 1.65098 0 52.3715 54.0347 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.001024 2048 360 420 17600 1.65469 0 52.3219 53.9894 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.001024 2048 360 420 17696 1.6569 27.3572 52.3872 81.4547 81.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000256 512 300 320 65408 2.99987 1.75923 25.4451 52.5574 82.8989 83.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.000128 4096 200 2920 120512 37.2654 28.3664 2298.92 837.505 3202.16 3202.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.001024 2048 360 420 17472 1.64986 17.8831 52.0318 71.6165 71.6734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000256 512 300 320 64512 2.99709 1.74163 16.7304 51.9795 73.5856 73.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.000128 4096 200 2920 120064 37.2029 28.332 1500.67 837.305 2403.62 2403.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.001024 2048 360 420 17640 1.65478 26.5292 52.2564 80.4907 80.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000256 512 300 320 65280 3.01546 1.7551 24.8489 52.4364 82.1921 82.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.000128 4096 200 2920 120480 37.4185 28.3832 2209.04 838.046 3112.99 3113.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.001024 2048 360 420 17520 1.65786 18.3214 52.2106 72.2424 72.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000256 512 300 320 63360 3.01133 1.73901 16.6424 51.8356 73.3624 73.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.000128 4096 200 2920 120000 37.2669 28.3734 1490.22 835.519 2391.49 2391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.001024 2048 360 420 17664 1.65677 25.8888 52.3045 79.9032 79.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000256 512 300 320 64512 3.04221 1.75581 23.9492 52.4458 81.3313 81.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.000128 4096 200 2920 120320 37.2266 28.3303 2146.62 835.736 3048.01 3048.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.001024 2048 360 420 17408 1.65466 17.3495 51.959 71.0168 71.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000256 512 300 320 63488 3.07942 1.75808 16.2435 52.5294 73.7478 73.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.000128 4096 200 2920 119808 37.2998 28.3215 1438.05 836.299 2340.08 2340.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.001024 2048 360 420 17664 1.66403 23.038 52.4693 77.2259 77.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000256 512 300 320 62976 3.01242 1.73443 20.9195 51.794 77.5978 77.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.000128 4096 200 2920 120576 37.2673 28.3268 1887.98 837.25 2790.93 2791.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.001024 2048 360 420 17280 1.65174 15.3313 51.9588 68.9942 69.0504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000256 512 300 320 61440 3.07024 1.73875 14.6687 51.9314 71.5443 71.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.000128 4096 200 2920 119808 37.2636 28.3197 1304.06 834.287 2204.04 2204.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.001024 2048 360 420 17600 1.65322 0 52.359 54.0263 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.001024 2048 360 420 17200 1.64122 17.6043 51.7773 71.0761 71.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000256 512 300 320 64000 3.00515 1.7408 16.5255 51.931 73.3387 73.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.000128 4096 200 2920 120000 37.2611 28.36 1362.03 834.523 2262.29 2262.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1920 0.001024 2048 360 432 17792 1.66912 17.8265 52.506 72.0535 72.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1380 0.000256 512 300 312 66048 3.00694 1.76112 16.4266 52.5454 73.8753 73.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.000128 4096 200 2928 120832 37.2707 28.3328 1441.27 837.707 2344.68 2344.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 0.001024 2048 360 432 17760 1.66707 18.8172 52.4868 73.0266 73.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000256 512 300 312 65920 3.02336 1.76086 16.8688 52.596 74.3828 74.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.000128 4096 200 2928 120800 37.4784 28.3906 1518.5 838.536 2427.56 2427.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.001024 2048 360 432 17760 1.66682 18.6021 52.4716 72.7945 72.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000256 512 300 312 66048 2.99382 1.75728 16.7313 52.4802 74.098 74.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.000128 4096 200 2928 120768 37.3014 28.375 1499.72 837.57 2403.07 2403.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 0.001024 2048 360 432 17664 1.66669 12.5848 52.3802 66.6842 66.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000256 512 300 312 65280 2.9959 1.74899 11.2036 52.2839 68.3719 68.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.000128 4096 200 2928 120576 37.2392 28.3341 962.068 837.462 1865.21 1865.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.001024 2048 360 432 17752 1.66422 21.3094 52.506 75.5327 75.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000256 512 300 312 65856 3.01875 1.76202 19.1654 52.5209 76.6033 76.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.000128 4096 200 2928 120736 37.4079 28.3835 1740.45 838.396 2644.75 2644.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.001024 2048 360 432 17696 1.67101 13.974 52.4709 68.1659 68.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000256 512 300 312 65408 3.01328 1.76061 12.7136 52.5194 70.1446 70.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.000128 4096 200 2928 120512 37.2884 28.3668 1092.32 836.935 1995.02 1995.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.001024 2048 360 432 17728 1.66624 20.5401 52.4579 74.7177 74.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000256 512 300 312 65536 3.0016 1.75536 18.6161 52.4351 75.9435 76.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.000128 4096 200 2928 120832 37.3124 28.3505 1678.48 838.524 2582.77 2582.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.001024 2048 360 432 17664 1.66522 13.943 52.4272 68.0898 68.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000256 512 300 312 65536 3.01894 1.75718 12.8594 52.4442 70.2184 70.3304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.000128 4096 200 2928 120320 37.2355 28.3313 1105.92 835.61 2007.2 2007.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.001024 2048 360 432 17712 1.66454 23.0093 52.4541 77.1799 77.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000256 512 300 312 65664 3.00678 1.75517 20.6256 52.4122 77.9361 78.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.000128 4096 200 2928 120672 37.3784 28.3919 1835.85 838.486 2740.21 2740.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.001024 2048 360 432 17568 1.66298 16.5759 52.2036 70.4925 70.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000256 512 300 312 64512 2.99808 1.74899 14.7175 52.0163 71.6177 71.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.000128 4096 200 2928 120384 37.2825 28.3727 1283.32 837.948 2187.03 2187.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.001024 2048 360 432 17680 1.66189 22.1073 52.5668 76.391 76.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000256 512 300 312 65280 2.97741 1.74899 19.7099 52.2057 76.7794 76.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.000128 4096 200 2928 120640 37.3298 28.3853 1744.5 838.891 2649.21 2649.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.001024 2048 360 432 17600 1.67043 15.8227 52.3381 69.8821 69.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000256 512 300 312 64000 2.98845 1.7367 13.9074 51.7718 70.5429 70.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.000128 4096 200 2928 119680 37.1837 28.3117 1238.3 835.049 2138.95 2139.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.001024 2048 360 432 17664 1.66224 26.8573 52.3868 80.9577 81.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000256 512 300 312 65280 2.9976 1.75005 24.3777 52.2934 81.5547 81.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.000128 4096 200 2928 120576 37.2337 28.3355 2232.13 837.53 3135.33 3135.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.001024 2048 360 432 17472 1.65718 17.6372 52.1196 71.4655 71.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000256 512 300 312 64512 2.98688 1.73261 15.8433 51.8412 72.5413 72.6528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.000128 4096 200 2928 120576 37.2445 28.3308 1439.71 837.938 2343.34 2343.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.001024 2048 360 432 17700 1.6639 27.2425 52.4918 81.4517 81.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000256 512 300 312 65600 3.01376 1.76128 24.4688 52.3181 81.7007 81.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.000128 4096 200 2928 120400 37.5579 28.4163 2201.76 838.078 3105.92 3106.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.001024 2048 360 432 17600 1.66502 18.6593 52.4948 72.8744 72.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000256 512 300 312 64000 3.01219 1.74454 16.473 51.8515 73.2215 73.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.000128 4096 200 2928 120000 37.4246 28.3968 1485.64 838.691 2390.25 2390.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.001024 2048 360 432 17696 1.66182 25.9318 52.4591 80.1055 80.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000256 512 300 312 65408 3.00109 1.76013 23.3552 52.5103 80.7636 80.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.000128 4096 200 2928 120512 37.2708 28.375 2160.71 836.753 3063.22 3063.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.001024 2048 360 432 17472 1.65699 17.3363 52.1712 71.2197 71.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000256 512 300 312 64512 2.99296 1.73952 15.7243 51.9967 72.5912 72.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.000128 4096 200 2928 120064 37.2214 28.3307 1419.04 837.521 2322.22 2322.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.001024 2048 360 432 17640 1.66502 24.3302 52.3441 78.39 78.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000256 512 300 312 65280 3.03002 1.75718 21.9923 52.3974 79.3152 79.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.000128 4096 200 2928 120480 37.4051 28.3771 2087.34 837.466 2990.7 2990.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.001024 2048 360 432 17520 1.66435 17.3633 52.3387 71.42 71.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000256 512 300 312 63360 3.00832 1.73846 15.1482 51.8204 71.8552 71.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.000128 4096 200 2928 120000 37.2422 28.343 1341.5 835.467 2242.65 2242.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.001024 2048 360 432 17664 1.66525 23.8962 52.4287 78.0411 78.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000256 512 300 312 65536 2.99862 1.75494 21.5931 52.4437 78.9222 79.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.000128 4096 200 2928 120320 37.2455 28.3317 1995.2 835.629 2896.51 2896.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.001024 2048 360 432 17408 1.65901 16.9415 52.1333 70.7867 70.8474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000256 512 300 312 65536 3.01571 1.76045 15.4732 52.7965 73.1859 73.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.000128 4096 200 2928 119808 37.2958 28.3238 1342.65 837.116 2245.49 2245.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1920 0.001024 2048 360 425 17824 1.67059 19.5543 52.5286 73.8152 73.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1380 0.000256 512 300 325 66304 2.98291 1.76106 18.8375 52.5569 76.2761 76.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.000128 4096 200 2925 121344 37.2206 28.3446 1629.34 838.175 2533.2 2533.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 0.001024 2048 360 425 17800 1.66502 17.8278 52.5322 72.0756 72.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000256 512 300 325 66240 3.0127 1.76682 16.7928 52.6086 74.3134 74.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.000128 4096 200 2925 121280 37.4405 28.398 1465.52 838.689 2370.16 2370.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1920 0.001024 2048 360 425 17760 1.6719 11.7023 52.5204 65.9471 66.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1380 0.000256 512 300 325 65280 2.98714 1.75069 11.3312 52.1969 68.3956 68.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.000128 4096 200 2925 121280 37.306 28.3788 944.971 838.741 1849.5 1849.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.001024 2048 360 425 17808 1.6689 18.9891 52.738 73.4493 73.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000256 512 300 325 66048 2.99152 1.75718 17.8549 52.4774 75.2143 75.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.000128 4096 200 2925 121152 37.3272 28.3592 1558.28 837.595 2461.67 2461.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 0.001024 2048 360 425 17760 1.67395 12.8348 52.5289 67.0892 67.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000256 512 300 325 65280 3.00032 1.74899 11.8986 52.2585 69.0437 69.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.000128 4096 200 2925 120960 37.2097 28.3416 1002.55 836.899 1905.1 1905.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.001024 2048 360 425 17752 1.6631 20.2138 52.3966 74.326 74.3875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000256 512 300 325 65856 3.01962 1.76342 18.9995 52.4817 76.4028 76.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.000128 4096 200 2925 121184 37.3802 28.3886 1674.52 837.995 2578.4 2578.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.001024 2048 360 425 17696 1.66093 13.2765 52.3924 67.3844 67.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000256 512 300 325 65408 3.01229 1.75923 12.5572 52.5138 69.9802 70.0921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.000128 4096 200 2925 120960 37.2926 28.3628 1051.58 837.066 1954.42 1954.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.001024 2048 360 425 17792 1.67322 20.8038 52.5299 75.0604 75.1186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000256 512 300 325 66048 3.0023 1.75235 19.8816 52.4057 77.1786 77.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.000128 4096 200 2925 121344 37.2565 28.3441 1735.42 838.334 2639.47 2639.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.001024 2048 360 425 17664 1.66845 14.1 52.4035 68.2257 68.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000256 512 300 325 65536 3.01152 1.75754 13.5822 52.4892 70.9791 71.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.000128 4096 200 2925 120832 37.2021 28.3336 1143.29 836.577 2045.52 2045.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.001024 2048 360 425 17784 1.66925 23.0907 52.523 77.334 77.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000256 512 300 325 65664 2.99251 1.75309 21.4648 52.3632 78.7127 78.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.000128 4096 200 2925 121248 37.3536 28.3955 1834.36 837.909 2738.12 2738.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.001024 2048 360 425 17712 1.67117 16.3867 52.5189 70.6295 70.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000256 512 300 325 64512 2.99286 1.74096 15.2611 52.0184 72.1469 72.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.000128 4096 200 2925 120960 37.2873 28.3812 1313.47 838.177 2217.42 2217.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.001024 2048 360 425 17760 1.6641 22.0163 52.5316 76.265 76.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000256 512 300 325 65280 2.97446 1.74694 20.3762 52.2029 77.4385 77.5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.000128 4096 200 2925 121280 37.2841 28.3804 1787.76 839.083 2692.62 2692.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.001024 2048 360 425 17600 1.66768 15.6529 52.273 69.6498 69.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000256 512 300 325 64000 2.9889 1.73597 14.4857 51.7907 71.1381 71.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.000128 4096 200 2925 120320 37.1614 28.3177 1247.94 835.409 2148.94 2149.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.001024 2048 360 425 17760 1.66986 26.3663 52.5721 80.66 80.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000256 512 300 325 65280 2.99581 1.7521 24.728 52.3 81.9108 82.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.000128 4096 200 2925 120960 37.2035 28.3377 2178.35 837.818 3081.82 3081.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.001024 2048 360 425 17664 1.67322 17.6333 52.5576 71.9155 71.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000256 512 300 325 64512 2.98835 1.73549 16.4064 51.8345 73.0978 73.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.000128 4096 200 2925 120576 37.2467 28.333 1455.07 838.087 2358.84 2358.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.001024 2048 360 425 17700 1.66326 26.835 52.3638 80.9137 80.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000256 512 300 325 65600 3.00701 1.75709 24.8684 52.2634 82.0314 82.1412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.000128 4096 200 2925 121200 37.4811 28.4107 2190.8 837.158 3093.95 3094.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.001024 2048 360 425 17600 1.66707 18.1048 52.3662 72.1919 72.2494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000256 512 300 325 64000 3.02022 1.73875 16.7915 51.7971 73.4808 73.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.000128 4096 200 2925 120800 37.4234 28.3919 1465.33 837.773 2369.03 2369.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.001024 2048 360 425 17696 1.66074 24.7211 52.3886 78.824 78.8811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000256 512 300 325 65408 3.01238 1.76163 23.1863 52.5107 80.6093 80.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.000128 4096 200 2925 120960 37.2691 28.3565 2112.85 836.869 3015.46 3015.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.001024 2048 360 425 17472 1.65638 16.6563 52.0916 70.457 70.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000256 512 300 325 64512 2.99258 1.74416 15.7627 51.9951 72.6299 72.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.000128 4096 200 2925 120960 37.1957 28.3224 1384.84 837.521 2287.99 2288.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.001024 2048 360 425 17640 1.65805 23.7477 52.3052 77.7616 77.8199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000256 512 300 325 65280 3.01254 1.75674 22.2756 52.4335 79.6176 79.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.000128 4096 200 2925 120960 37.3735 28.3794 2042.99 838.073 2946.92 2947.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.001024 2048 360 425 17520 1.66077 17.0182 52.264 70.9956 71.0541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000256 512 300 325 63360 3.01216 1.73837 15.4138 51.8317 72.1313 72.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.000128 4096 200 2925 120000 37.2412 28.3505 1344.36 835.511 2245.57 2245.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.001024 2048 360 425 17664 1.664 23.98 52.3542 78.0518 78.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000256 512 300 325 65536 3.01395 1.75622 22.8094 52.4425 80.1618 80.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.000128 4096 200 2925 120832 37.2084 28.3443 1954.73 835.63 2856.02 2856.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.001024 2048 360 425 17408 1.65501 16.7923 52.0081 70.507 70.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000256 512 300 325 65536 3.02227 1.7575 16.0017 52.5308 73.4463 73.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.000128 4096 200 2925 120832 37.2457 28.3197 1391.75 836.301 2293.72 2293.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1920 0.001024 2048 360 448 17728 1.6671 18.1652 52.5482 72.4332 72.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1380 0.000256 512 300 320 64768 3.03552 1.7633 16.3895 52.5918 73.9143 74.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.000128 4096 200 2944 120960 37.2276 28.3387 1435.46 838.459 2339.59 2339.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1920 0.001024 2048 360 448 17664 1.66634 12.0586 52.4367 66.2131 66.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1380 0.000256 512 300 320 64512 3.03094 1.75478 26.1663 52.4076 83.4979 83.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 880 0.000128 4096 200 2944 120832 37.3151 28.3438 950.642 838.157 1854.56 1854.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.001024 2048 360 448 17720 1.67117 18.7395 52.5104 72.9753 73.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000256 512 300 320 64640 3.06518 1.76291 16.3839 52.5638 73.9116 74.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.000128 4096 200 2944 120960 37.4183 28.3983 1466.97 837.874 2370.76 2370.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 0.001024 2048 360 448 17680 1.66976 12.5645 52.5548 66.841 66.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1380 0.000256 512 300 320 64000 3.02067 1.75062 11.3689 52.1961 68.4756 68.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.000128 4096 200 2944 120960 37.2834 28.3688 939.867 838.829 1844.45 1844.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.001024 2048 360 448 17712 1.66714 20.6794 52.5467 74.9469 75.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000256 512 300 320 64512 3.03366 1.75798 18.05 52.5144 75.494 75.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.000128 4096 200 2944 120768 37.2773 28.3579 1585.02 838.217 2488.97 2489.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.001024 2048 360 448 17664 1.66973 13.0966 52.5548 67.3724 67.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000256 512 300 320 63744 3.01805 1.74602 11.2639 52.2933 68.4552 68.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.000128 4096 200 2944 120576 37.2102 28.3497 1011.08 837.509 1914.26 1914.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.001024 2048 360 448 17696 1.66346 19.6746 52.4978 73.8909 73.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000256 512 300 320 64512 3.06365 1.75798 17.3353 52.4912 74.7835 74.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.000128 4096 200 2944 120736 37.4234 28.3876 1559.36 838.022 2463.3 2463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.001024 2048 360 448 17584 1.65946 12.8604 52.3892 66.9602 67.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000256 512 300 320 64512 3.04096 1.75923 11.5603 52.5711 69.0712 69.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.000128 4096 200 2944 120512 37.2775 28.3549 994.116 837.715 1897.57 1897.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.001024 2048 360 448 17472 1.65862 10.9015 52.1848 64.7961 64.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000256 512 300 320 64512 3.06618 1.76538 9.91968 52.5519 67.44 67.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.000128 4096 200 2944 120288 37.4436 28.386 817.965 837.193 1721.09 1721.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.001024 2048 360 448 17664 1.66531 20.3387 52.4247 74.4824 74.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000256 512 300 320 64512 3.03341 1.75459 18.0479 52.4039 75.3745 75.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.000128 4096 200 2944 120832 37.2859 28.3545 1578.72 838.021 2482.49 2482.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.001024 2048 360 448 17536 1.65888 13.8316 52.26 67.8044 67.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000256 512 300 320 64512 3.0433 1.75379 12.4849 52.4532 69.8736 69.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.000128 4096 200 2944 120320 37.2354 28.3189 1061.48 835.748 1962.89 1962.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.001024 2048 360 448 17472 1.66093 11.5258 52.2998 65.5386 65.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000256 512 300 320 62976 3.00877 1.73354 10.2163 51.8502 66.947 67.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.000128 4096 200 2944 120576 37.27 28.3365 880.594 838.035 1784.35 1784.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.001024 2048 360 448 17640 1.66054 27.9729 52.4288 82.1149 82.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000256 512 300 320 64512 3.02656 1.75933 24.5308 52.4147 81.8683 81.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.000128 4096 200 2944 120672 37.35 28.3792 2247.32 838.487 3151.64 3151.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.001024 2048 360 448 17568 1.66362 18.3337 52.3778 72.428 72.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000256 512 300 320 63360 3.02234 1.7449 15.8488 52.0231 72.7724 72.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.000128 4096 200 2944 120384 37.309 28.3851 1431.68 838.052 2335.53 2335.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.001024 2048 360 448 17496 1.66035 15.3492 52.4327 69.4947 69.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000256 512 300 320 63936 3.07264 1.76378 13.6482 52.513 71.1394 71.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.000128 4096 200 2944 120096 37.3732 28.3914 1166.78 836.199 2068.85 2068.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.001024 2048 360 448 17680 1.66502 26.8839 52.5078 81.11 81.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000256 512 300 320 64000 3.0137 1.7489 23.4804 52.1515 80.5289 80.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.000128 4096 200 2944 120960 37.2892 28.3704 2112.98 838.091 3016.83 3016.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.001024 2048 360 448 17600 1.67296 18.6269 52.5184 72.8702 72.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000256 512 300 320 62720 3.02195 1.73366 16.05 51.7901 72.7297 72.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.000128 4096 200 2944 120320 37.157 28.3135 1417.78 835.244 2318.61 2318.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.001024 2048 360 448 17520 1.66678 15.3293 52.5152 69.5625 69.6201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000256 512 300 320 63360 3.00934 1.73875 13.1187 51.8351 69.8356 69.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.000128 4096 200 2944 120000 37.246 28.3546 1189.41 835.525 2090.64 2090.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.001024 2048 360 448 17664 1.66912 24.1865 52.5537 78.4595 78.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000256 512 300 320 63744 3.0273 1.74659 21.1614 52.2952 78.3701 78.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.000128 4096 200 2944 120576 37.2181 28.3359 1988.28 837.507 2891.44 2891.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.001024 2048 360 448 17472 1.66275 16.8308 52.2585 70.8039 70.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000256 512 300 320 62976 2.98963 1.73283 14.2842 51.8092 70.9527 71.0599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.000128 4096 200 2944 120576 37.2649 28.3276 1291.46 837.448 2194.61 2194.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.001024 2048 360 448 17280 1.65674 15.376 52.0235 69.1083 69.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000256 512 300 320 62208 2.99786 1.72448 13.5473 51.3798 69.7873 69.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.000128 4096 200 2944 119808 37.25 28.3238 1117.06 836.305 2019.04 2019.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.001024 2048 360 448 17600 1.65968 25.3165 52.3438 79.3751 79.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000256 512 300 320 64000 3.05821 1.75923 22.1408 52.2717 79.3676 79.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.000128 4096 200 2944 120800 37.478 28.4303 1965.21 837.276 2868.51 2868.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.001024 2048 360 448 17400 1.65661 17.2729 52.1204 71.1036 71.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 0.000256 512 300 320 62400 3.05325 1.73888 15.1948 51.8435 71.9695 72.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.000128 4096 200 2944 120800 37.4122 28.3897 1375.27 838.502 2279.68 2279.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.001024 2048 360 448 17400 1.66294 14.8562 52.3489 68.9203 68.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000256 512 300 320 62400 3.07664 1.74778 13.5507 51.8699 70.3808 70.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.000128 4096 200 2944 118800 37.3959 28.3468 1120.18 831.957 2017.99 2018.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.001024 2048 360 448 17584 1.66061 24.0083 52.3467 78.0684 78.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000256 512 300 320 64512 3.03149 1.75923 21.1563 52.5266 78.608 78.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.000128 4096 200 2944 120512 37.2797 28.3617 1913.69 837.039 2816.48 2816.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.001024 2048 360 448 17472 1.66093 17.3261 52.3865 71.4278 71.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000256 512 300 320 62720 3.04112 1.7408 15.0378 52.0384 71.9904 72.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.000128 4096 200 2944 120064 37.2092 28.3181 1327.04 838.203 2230.87 2230.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.001024 2048 360 448 17136 1.6431 14.5362 51.7808 68.0105 68.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000256 512 300 320 61824 2.96205 1.71165 12.8567 50.9063 68.5757 68.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.000128 4096 200 2944 119616 37.2815 28.3751 1087.96 838.797 1992.52 1992.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.001024 2048 360 448 17640 1.66669 24.8571 52.511 79.0894 79.1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000256 512 300 320 64320 3.03949 1.7583 21.3684 52.3964 78.7028 78.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.000128 4096 200 2944 120480 37.4332 28.4053 1890.33 837.458 2793.74 2793.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.001024 2048 360 448 17520 1.66707 17.6368 52.5214 71.8763 71.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000256 512 300 320 63360 3.01248 1.73926 15.1744 51.8439 71.9031 72.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.000128 4096 200 2944 120000 37.2533 28.3427 1332.06 835.666 2233.43 2233.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.001024 2048 360 448 17280 1.65962 14.629 52.227 68.5701 68.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000256 512 300 320 63360 3.08963 1.75936 12.8751 52.5989 70.4595 70.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.000128 4096 200 2944 119520 37.4535 28.3898 1100.32 836.798 2003.08 2003.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.001024 2048 360 448 17536 1.66054 23.8756 52.3011 77.889 77.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000256 512 300 320 64512 3.02832 1.75731 20.8704 52.5013 78.2927 78.4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.000128 4096 200 2944 120320 37.2326 28.3117 1878.5 836.399 2780.55 2780.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.001024 2048 360 448 17408 1.66093 17.2572 52.3018 71.2707 71.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000256 512 300 320 63488 3.05715 1.75171 15.4538 52.5795 72.9776 73.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.000128 4096 200 2944 119808 37.2922 28.318 1265.18 837.096 2168 2168.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.001024 2048 360 448 17280 1.65978 15.3109 52.2953 69.3182 69.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000256 512 300 320 61440 3.08218 1.73696 12.6858 51.9687 69.6169 69.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.000128 4096 200 2944 119808 37.3166 28.3151 1160.84 834.938 2061.52 2061.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1920 0.001024 2048 360 440 17760 1.66912 18.3185 52.5098 72.5504 72.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1380 0.000256 512 300 320 65024 3.032 1.75706 16.8773 52.5513 74.3557 74.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.000128 4096 200 2920 120448 37.2836 28.3453 1442.73 837.84 2346.31 2346.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1920 0.001024 2048 360 440 17728 1.66541 12.2491 52.5116 66.4796 66.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1380 0.000256 512 300 320 64512 3.04454 1.75341 11.5098 52.4061 68.8502 68.9723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 880 0.000128 4096 200 2920 120320 37.3136 28.3566 956.316 838.049 1860.13 1860.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.001024 2048 360 440 17720 1.66554 20.2138 52.6219 74.5588 74.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000256 512 300 320 64960 3.04854 1.76224 18.2344 52.5557 75.7356 75.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.000128 4096 200 2920 120480 37.4394 28.3976 1643.17 837.866 2546.98 2547.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 0.001024 2048 360 440 17680 1.66557 13.5299 52.426 67.6727 67.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000256 512 300 320 64000 3.02176 1.74886 12.0942 52.1583 69.1598 69.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.000128 4096 200 2920 120320 37.2777 28.3894 1039.42 838.331 1943.52 1943.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1920 0.001024 2048 360 440 17640 1.66298 11.2929 52.4244 65.4317 65.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1380 0.000256 512 300 320 64320 3.05542 1.7609 10.7558 52.3926 68.1025 68.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.000128 4096 200 2920 120000 37.4203 28.3755 849.172 837.7 1752.77 1752.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.001024 2048 360 440 17712 1.66371 19.3516 52.4335 73.503 73.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000256 512 300 320 64896 3.0263 1.75923 17.3514 52.486 74.7586 74.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.000128 4096 200 2920 120384 37.3394 28.3703 1510.5 837.747 2414.07 2414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.001024 2048 360 440 17664 1.66646 12.5798 52.4186 66.7198 66.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000256 512 300 320 64512 3.01299 1.74694 11.4311 52.2428 68.5678 68.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.000128 4096 200 2920 120192 37.2572 28.3361 986.014 836.706 1888.43 1888.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 0.001024 2048 360 440 17568 1.66269 10.539 52.29 64.5453 64.6025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000256 512 300 320 63360 3.01251 1.74013 9.30384 52.0189 66.2119 66.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.000128 4096 200 2920 120384 37.2992 28.3832 809.844 838.027 1713.66 1713.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.001024 2048 360 440 17696 1.66109 25.8967 52.4482 80.0596 80.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000256 512 300 320 64960 3.04387 1.75994 23.4322 52.5267 80.8978 81.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.000128 4096 200 2920 120288 37.4009 28.3812 2152.02 838.697 3056.61 3056.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.001024 2048 360 440 17584 1.66358 16.5837 52.2978 70.5982 70.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000256 512 300 320 64512 3.04042 1.75718 15.2607 52.5671 72.7621 72.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.000128 4096 200 2920 120064 37.3147 28.3587 1355.31 837.696 2258.78 2258.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.001024 2048 360 440 17472 1.65619 13.9808 52.15 67.838 67.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000256 512 300 320 64512 3.06211 1.76128 13.0413 52.6068 70.6098 70.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.000128 4096 200 2920 119616 37.3716 28.3856 1099.02 837.973 2002.85 2002.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.001024 2048 360 440 17728 1.66883 24.8408 52.4978 79.0594 79.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000256 512 300 320 64512 3.0241 1.75488 22.3965 52.3905 79.7023 79.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.000128 4096 200 2920 120320 37.2682 28.347 2008.04 837.858 2911.62 2911.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.001024 2048 360 440 17664 1.66912 16.4486 52.5637 70.7322 70.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000256 512 300 320 64512 3.03517 1.75194 14.8282 52.4992 72.251 72.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.000128 4096 200 2920 119808 37.2667 28.3297 1274.27 836.406 2176.37 2176.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.001024 2048 360 440 17472 1.66026 13.0791 52.1742 66.966 67.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000256 512 300 320 62976 3.01395 1.72912 11.9399 51.8066 68.6258 68.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.000128 4096 200 2920 119808 37.2678 28.319 1033.98 837.453 1937.12 1937.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.001024 2048 360 440 17712 1.66563 24.7862 52.5301 79.0326 79.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000256 512 300 320 64512 3.03981 1.75635 22.4473 52.4024 79.784 79.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.000128 4096 200 2920 120384 37.3931 28.383 2057.95 838.343 2962.17 2962.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.001024 2048 360 440 17568 1.65933 17.2111 52.2963 71.2205 71.2768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000256 512 300 320 63360 3.0175 1.74096 15.4878 52.0266 72.4108 72.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.000128 4096 200 2920 120384 37.3161 28.3871 1340.82 838.101 2244.73 2244.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.001024 2048 360 440 17496 1.65683 15.7266 52.3454 69.7832 69.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000256 512 300 320 63936 3.0584 1.75734 13.7111 52.5075 71.174 71.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.000128 4096 200 2920 119232 37.3922 28.3771 1172.89 836.192 2074.96 2075.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.001024 2048 360 440 17280 1.65104 13.7114 51.91 67.3229 67.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000256 512 300 320 62208 2.9872 1.7209 12.1222 51.3467 68.3163 68.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.000128 4096 200 2920 119808 37.248 28.33 1046.47 835.814 1947.97 1948.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.001024 2048 360 440 17680 1.66346 24.3996 52.4315 78.5482 78.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000256 512 300 320 64000 3.02083 1.74899 21.9388 52.1605 79.0075 79.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.000128 4096 200 2920 120320 37.3063 28.3802 1937.25 838.213 2841.25 2841.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.001024 2048 360 440 17600 1.67094 16.8295 52.4628 71.0129 71.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000256 512 300 320 62720 3.02118 1.73408 15.0791 51.8198 71.7836 71.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.000128 4096 200 2920 119680 37.1772 28.3172 1311.19 835.725 2212.52 2212.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.001024 2048 360 440 17520 1.6624 14.8316 52.4166 68.9608 69.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000256 512 300 320 63360 3.01187 1.73907 13.3105 51.8197 70.0211 70.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.000128 4096 200 2920 119040 37.2799 28.3632 1091.27 835.412 1992.44 1992.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.001024 2048 360 440 17280 1.65341 13.4656 51.9972 67.1711 67.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000256 512 300 320 61440 3.06154 1.73472 11.8473 51.8918 68.6734 68.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.000128 4096 200 2920 119040 37.1937 28.307 1098.21 832.502 1996.32 1996.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.001024 2048 360 440 17664 1.6648 23.4183 52.4781 77.615 77.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000256 512 300 320 64512 3.01344 1.74781 21.3592 52.3027 78.5576 78.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.000128 4096 200 2920 120192 37.2718 28.3361 1837.31 837.642 2740.67 2740.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.001024 2048 360 440 17472 1.66003 16.3738 52.2059 70.292 70.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000256 512 300 320 62976 3.0249 1.7329 14.71 51.8436 71.4524 71.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.000128 4096 200 2920 119808 37.2834 28.3419 1294.28 838.02 2198.03 2198.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.001024 2048 360 440 17280 1.65683 13.9881 51.9116 67.6065 67.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000256 512 300 320 62208 2.9969 1.72646 12.5812 51.3483 68.7882 68.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.000128 4096 200 2920 119808 37.2306 28.3285 1066.26 835.768 1967.7 1967.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.001024 2048 360 440 17280 1.66141 13.7048 52.2098 67.629 67.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000256 512 300 320 61440 3.0665 1.73293 11.613 51.9719 68.5236 68.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.000128 4096 200 2920 118272 37.2565 28.3177 989.197 834.928 1889.8 1889.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.001024 2048 360 440 17600 1.66211 23.8817 52.264 77.8617 77.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000256 512 300 320 64000 3.05789 1.75718 21.5013 52.2744 78.7267 78.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.000128 4096 200 2920 120000 37.5044 28.4022 1888.89 837.384 2792.29 2792.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.001024 2048 360 440 17400 1.65725 18.0449 52.0379 71.7909 71.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000256 512 300 320 62400 3.06064 1.74493 15.5628 51.8477 72.3592 72.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.000128 4096 200 2920 120000 37.4272 28.3916 1284.68 838.592 2189.2 2189.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.001024 2048 360 440 17400 1.65776 15.0749 52.2619 69.0459 69.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000256 512 300 320 62400 3.06746 1.74285 13.1483 51.8758 69.967 70.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.000128 4096 200 2920 118800 37.4435 28.3688 1129.94 831.995 2027.86 2027.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.001024 2048 360 440 17200 1.64992 13.5252 52.0405 67.2684 67.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000256 512 300 320 60800 3.06669 1.74653 12.3032 51.9804 69.23 69.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.000128 4096 200 2920 118400 37.2777 28.3483 1008.85 835.352 1909.94 1910.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1920 0.001024 2048 360 432 17792 1.6697 19.9519 52.5008 74.1755 74.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1380 0.000256 512 300 336 64000 3.05245 1.75738 19.4779 52.5391 76.9587 77.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.000128 4096 200 2928 119936 37.2462 28.332 1559.56 837.649 2462.89 2462.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1920 0.001024 2048 360 432 17728 1.66563 12.5623 52.4348 66.7149 66.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1380 0.000256 512 300 336 63488 3.06515 1.75514 12.7015 52.407 70.0709 70.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 880 0.000128 4096 200 2928 119808 37.2692 28.3484 1041.48 838.131 1945.34 1945.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1920 0.001024 2048 360 432 17664 1.66502 10.5861 52.3781 64.6828 64.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1380 0.000256 512 300 336 62976 3.04915 1.75088 30.8321 52.2836 88.0537 88.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 880 0.000128 4096 200 2928 119424 37.2473 28.3355 871.166 837.406 1774.26 1774.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.001024 2048 360 432 17760 1.66896 18.9563 52.4609 73.1381 73.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000256 512 300 336 64000 3.07139 1.7649 18.0416 52.5653 75.5811 75.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.000128 4096 200 2928 120000 37.442 28.3921 1509.83 838.022 2413.79 2413.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 0.001024 2048 360 432 17680 1.66138 12.5278 52.3812 66.622 66.6821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000256 512 300 336 63360 3.04403 1.75104 11.8466 52.1917 68.9683 69.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.000128 4096 200 2928 120000 37.3276 28.3732 989.73 838.712 1894.24 1894.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 0.001024 2048 360 432 17640 1.6601 10.4957 52.3351 64.5437 64.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1380 0.000256 512 300 336 63360 3.06522 1.75184 10.3053 52.3846 67.644 67.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.000128 4096 200 2928 119520 37.3859 28.3873 801.795 837.35 1705.03 1705.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.001024 2048 360 432 17760 1.66682 24.5395 52.5083 78.7682 78.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000256 512 300 336 63744 3.03875 1.75923 23.4312 52.5087 80.8774 80.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.000128 4096 200 2928 119808 37.3237 28.3525 2091.59 838.199 2995.57 2995.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.001024 2048 360 432 17664 1.66058 15.9089 52.3368 69.9583 70.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000256 512 300 336 62976 3.0425 1.74541 15.0893 52.2402 72.2524 72.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.000128 4096 200 2928 119424 37.222 28.3395 1314.57 836.742 2216.98 2217.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.001024 2048 360 432 17568 1.65821 13.8744 52.2553 67.8392 67.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000256 512 300 336 62208 3.05286 1.73974 12.7954 52.0597 69.7852 69.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.000128 4096 200 2928 119808 37.2802 28.3771 1066.25 838.744 1970.75 1970.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 0.001024 2048 360 432 17472 1.65706 11.9232 52.1299 65.7621 65.8207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000256 512 300 336 61440 3.06301 1.73626 11.1556 51.8417 67.9365 68.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.000128 4096 200 2928 119040 37.2894 28.3274 894.773 838.017 1798.52 1798.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.001024 2048 360 432 17752 1.66384 23.7118 52.468 77.8968 77.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000256 512 300 336 64064 3.06701 1.7625 22.8467 52.479 80.2933 80.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.000128 4096 200 2928 119840 37.3859 28.3894 1934.03 837.788 2837.7 2837.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.001024 2048 360 432 17696 1.66707 15.214 52.5131 69.447 69.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000256 512 300 336 63616 3.04771 1.75718 15.0077 52.5614 72.5114 72.6221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.000128 4096 200 2928 119616 37.2872 28.3627 1223.51 837.631 2126.9 2126.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.001024 2048 360 432 17640 1.66307 12.6216 52.5136 66.8533 66.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000256 512 300 336 63168 3.08515 1.75616 12.5232 52.5997 70.1042 70.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.000128 4096 200 2928 119616 37.3634 28.3835 1007.13 837.907 1910.89 1910.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.001024 2048 360 432 17472 1.65898 11.6624 52.1723 65.5441 65.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000256 512 300 336 62720 3.03354 1.73629 11.3242 51.9955 68.2252 68.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.000128 4096 200 2928 119168 37.2306 28.3315 906.521 837.525 1809.72 1809.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.001024 2048 360 432 17728 1.66803 22.8161 52.4262 76.9638 77.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000256 512 300 336 63488 3.06102 1.75104 21.7596 52.4006 79.1105 79.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.000128 4096 200 2928 119808 37.2831 28.3566 1876.9 837.999 2780.65 2780.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.001024 2048 360 432 17664 1.6649 15.5071 52.4782 69.702 69.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000256 512 300 336 63488 3.05299 1.75245 14.6409 52.4944 72.0775 72.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.000128 4096 200 2928 119296 37.2732 28.3197 1212.43 836.424 2114.56 2114.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.001024 2048 360 432 17472 1.65984 13.3245 52.1359 67.1724 67.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000256 512 300 336 61440 3.05258 1.73402 12.3151 51.8488 69.0878 69.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.000128 4096 200 2928 119040 37.2831 28.3275 1013.6 838.157 1917.48 1917.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.001024 2048 360 432 17408 1.65718 11.3841 52.0901 65.1833 65.2414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000256 512 300 336 63488 3.06678 1.75414 11.3574 52.5407 68.8486 68.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.000128 4096 200 2928 118784 37.2759 28.3197 893.083 836.433 1795.22 1795.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.001024 2048 360 432 17712 1.66707 23.3509 52.4058 77.4785 77.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000256 512 300 336 63360 3.0719 1.75482 22.2722 52.3663 79.5983 79.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.000128 4096 200 2928 119808 37.3755 28.3913 1861.37 837.769 2765.01 2765.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.001024 2048 360 432 17568 1.66093 16.9021 52.2211 70.8346 70.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000256 512 300 336 62208 3.03786 1.7367 15.3785 52.0327 72.3211 72.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.000128 4096 200 2928 119808 37.2941 28.3752 1290.48 838.281 2194.54 2194.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.001024 2048 360 432 17496 1.65683 14.1428 52.2567 68.1062 68.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000256 512 300 336 62208 3.09834 1.75536 13.5932 52.503 71.0881 71.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.000128 4096 200 2928 119232 37.4129 28.3802 1084.21 836.118 1986.23 1986.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.001024 2048 360 432 17280 1.65274 13.1151 51.8699 66.6893 66.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000256 512 300 336 59904 3.03859 1.72234 12.3594 51.3921 68.6486 68.7594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.000128 4096 200 2928 118656 37.2193 28.3161 1082.53 836.628 1984.8 1984.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.001024 2048 360 432 17680 1.66458 23.5479 52.3797 77.6458 77.7034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000256 512 300 336 63360 3.0383 1.74653 22.2878 52.1877 79.4 79.5127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.000128 4096 200 2928 120000 37.3105 28.3676 1850.44 838.685 2754.91 2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.001024 2048 360 432 17600 1.66541 16.461 52.3515 70.5322 70.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000256 512 300 336 62720 3.01258 1.73056 15.5119 51.7873 72.1806 72.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.000128 4096 200 2928 119040 37.191 28.3238 1304.37 835.235 2205.23 2205.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.001024 2048 360 432 17520 1.65955 14.1911 52.391 68.2926 68.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000256 512 300 336 61440 3.04579 1.7344 13.0207 51.8781 69.8133 69.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.000128 4096 200 2928 119040 37.282 28.3484 1073.74 836.333 1975.81 1975.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.001024 2048 360 432 17280 1.65229 13.8111 51.9193 67.4345 67.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000256 512 300 336 61440 3.05942 1.73622 12.5534 51.8956 69.3754 69.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.000128 4096 200 2928 117760 37.2088 28.2909 994.754 832.676 1893.03 1893.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1920 0.001024 2048 360 450 17696 1.66544 20.6459 52.4479 74.8114 74.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1380 0.000256 512 300 350 63488 3.06048 1.75712 20.0432 52.5526 77.5515 77.6694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.000128 4096 200 2950 120960 37.2357 28.3488 1649.82 837.872 2553.39 2553.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1920 0.001024 2048 360 450 17664 1.66682 13.8834 52.4546 68.0573 68.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1380 0.000256 512 300 350 62976 3.07786 1.75446 13.7042 52.4073 71.0836 71.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.000128 4096 200 2950 120832 37.26 28.3648 1046.42 838.131 1950.29 1950.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1920 0.001024 2048 360 450 17568 1.66013 11.6364 52.2726 65.6196 65.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1380 0.000256 512 300 350 62976 3.04096 1.74749 32.2863 52.2491 89.4584 89.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 880 0.000128 4096 200 2950 120576 37.249 28.3324 894.382 836.786 1796.85 1796.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.001024 2048 360 450 17680 1.66166 19.5596 52.4226 73.6952 73.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000256 512 300 350 63360 3.0913 1.76262 18.5682 52.5507 76.1121 76.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.000128 4096 200 2950 120960 37.3866 28.3814 1536.42 837.808 2440.1 2440.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 0.001024 2048 360 450 17600 1.6639 13.0068 52.3132 67.0364 67.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000256 512 300 350 62720 3.05872 1.7472 12.2536 52.1458 69.3471 69.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.000128 4096 200 2950 120960 37.2554 28.4002 985.822 838.021 1889.61 1889.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 0.001024 2048 360 450 17520 1.6593 10.9691 52.2146 64.8962 64.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1380 0.000256 512 300 350 62400 3.10336 1.75962 10.7649 52.3963 68.1597 68.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.000128 4096 200 2950 120480 37.4327 28.3821 818.286 837.462 1721.67 1721.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1920 0.001024 2048 360 450 17440 1.66294 9.67786 52.1073 63.4995 63.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1380 0.000256 512 300 350 61440 3.0529 1.73875 9.58976 51.7815 66.3018 66.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.000128 4096 200 2950 120320 37.1506 28.3255 703.159 835.167 1603.91 1604.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.001024 2048 360 450 17664 1.66272 25.3037 52.3998 79.4183 79.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000256 512 300 350 63360 3.06566 1.75882 23.8765 52.4738 81.3118 81.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.000128 4096 200 2950 120768 37.2804 28.3605 2083.41 837.561 2986.72 2986.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.001024 2048 360 450 17568 1.6632 16.3327 52.2745 70.3217 70.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000256 512 300 350 62976 3.05232 1.74736 15.6767 52.2537 72.8683 72.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.000128 4096 200 2950 120576 37.2374 28.3314 1299.35 836.853 2201.88 2201.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.001024 2048 360 450 17568 1.66298 14.0186 52.4468 68.1814 68.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000256 512 300 350 62208 3.04954 1.74198 12.904 52.0666 69.8951 70.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.000128 4096 200 2950 120384 37.3051 28.3819 1057.35 838.811 1961.95 1962.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 0.001024 2048 360 450 17472 1.66061 12.2676 52.3084 66.2889 66.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000256 512 300 350 61440 3.05075 1.73261 11.2137 51.8404 67.9736 68.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.000128 4096 200 2950 120576 37.2606 28.3316 900.799 837.919 1804.41 1804.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.001024 2048 360 450 17696 1.66643 24.2012 52.5071 78.4266 78.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000256 512 300 350 63168 3.0927 1.75882 23.0188 52.4741 80.4856 80.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.000128 4096 200 2950 120736 37.4224 28.3941 1911.56 837.78 2815.27 2815.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.001024 2048 360 450 17584 1.66083 15.6097 52.4063 69.7285 69.7856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000256 512 300 350 62720 3.08093 1.75814 15.4645 52.5689 73.0109 73.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.000128 4096 200 2950 120512 37.2836 28.3525 1213.25 837.686 2116.67 2116.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.001024 2048 360 450 17472 1.65741 12.8868 52.2009 66.7976 66.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000256 512 300 350 63168 3.10074 1.76128 12.9928 52.5465 70.5314 70.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.000128 4096 200 2950 120288 37.4287 28.3894 994.996 837.048 1897.96 1898.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.001024 2048 360 450 17472 1.6599 11.8379 52.3616 65.9123 65.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000256 512 300 350 60928 3.07891 1.74205 10.8392 51.9908 67.7895 67.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.000128 4096 200 2950 120064 37.2248 28.328 897.607 837.51 1800.77 1800.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.001024 2048 360 450 17664 1.66653 23.3379 52.4964 77.5532 77.6131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000256 512 300 350 62976 3.07507 1.75558 22.3662 52.4533 79.7856 79.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.000128 4096 200 2950 120832 37.2779 28.3343 1898.86 838.798 2803.38 2803.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.001024 2048 360 450 17536 1.66262 16.2585 52.3161 70.2896 70.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000256 512 300 350 62464 3.09251 1.75853 15.3093 52.6687 72.9622 73.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.000128 4096 200 2950 120320 37.2371 28.3341 1226.82 836.31 2128.81 2128.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.001024 2048 360 450 17472 1.66502 14.2725 52.3153 68.3034 68.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000256 512 300 350 61440 3.05907 1.73056 13.1758 51.8535 69.9533 70.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.000128 4096 200 2950 120576 37.2551 28.3368 1043.69 838.021 1947.4 1947.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.001024 2048 360 450 17408 1.66093 12.0383 52.2788 66.0316 66.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000256 512 300 350 61440 3.11046 1.75485 11.5946 52.5349 69.1345 69.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.000128 4096 200 2950 119808 37.306 28.3231 920.363 836.576 1822.68 1822.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.001024 2048 360 450 17640 1.66451 25.1866 52.4108 79.314 79.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000256 512 300 350 62784 3.08438 1.75834 24.0488 52.3694 81.4009 81.5056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.000128 4096 200 2950 120672 37.3831 28.3915 1960.68 837.848 2864.42 2864.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.001024 2048 360 450 17568 1.66422 17.9618 52.448 72.1291 72.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000256 512 300 350 62208 3.04762 1.7449 16.7221 52.0689 73.7208 73.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.000128 4096 200 2950 120384 37.309 28.3771 1389.16 838.794 2293.75 2293.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.001024 2048 360 450 17496 1.66093 15.1254 52.3955 69.234 69.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000256 512 300 350 62208 3.09411 1.75741 14.5317 52.6103 72.1333 72.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.000128 4096 200 2950 120096 37.3804 28.3855 1139.81 835.241 2040.93 2041.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.001024 2048 360 450 17280 1.65312 13.8254 52.0663 67.5985 67.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000256 512 300 350 59904 3.036 1.72189 13.0806 51.3979 69.377 69.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.000128 4096 200 2950 119808 37.2531 28.3154 1077.99 836.57 1980.23 1980.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.001024 2048 360 450 17280 1.65878 14.1544 52.2564 68.1218 68.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000256 512 300 350 60480 3.15261 1.75763 12.5933 52.608 70.2479 70.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.000128 4096 200 2950 119520 37.4504 28.3951 982.452 836.995 1885.4 1885.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.001024 2048 360 450 17600 1.65763 24.5429 52.3228 78.5774 78.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000256 512 300 350 62720 3.05149 1.74694 22.9218 52.1658 80.0215 80.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.000128 4096 200 2950 120960 37.3121 28.3757 1897.65 838.235 2801.68 2801.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.001024 2048 360 450 17440 1.65869 17.7837 52.1452 71.6374 71.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000256 512 300 350 61440 3.04381 1.73104 16.2337 51.8243 72.9681 73.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.000128 4096 200 2950 120320 37.1631 28.3074 1297.09 835.796 2198.46 2198.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.001024 2048 360 450 17280 1.64864 14.8214 51.9315 68.4553 68.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000256 512 300 350 61440 3.04682 1.73526 13.6202 51.8787 70.422 70.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.000128 4096 200 2950 120000 37.2648 28.3567 1106.8 836.228 2008.76 2008.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.001024 2048 360 450 17280 1.6561 14.719 52.1462 68.5728 68.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000256 512 300 350 61440 3.0585 1.73504 13.1972 51.9306 70.0557 70.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.000128 4096 200 2950 119040 37.2019 28.2915 1004.78 833.215 1903.6 1903.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.001024 2048 360 450 17200 1.65274 13.6806 52.1434 67.532 67.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000256 512 300 350 60800 3.07645 1.73648 13.0739 51.9787 70.0031 70.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.000128 4096 200 2950 120000 37.2636 28.3505 975.302 835.365 1876.39 1876.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1920 0.001024 2048 360 420 17824 1.66093 18.4514 52.5209 72.6846 72.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1380 0.000256 512 300 360 61696 3.10205 1.75776 18.704 52.6023 76.3005 76.4211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.000128 4096 200 2940 119808 37.217 28.3424 1503.05 838.64 2407.36 2407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1920 0.001024 2048 360 420 17792 1.66502 12.0936 52.5189 66.3265 66.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1380 0.000256 512 300 360 61440 3.09536 1.75078 12.5477 52.4378 69.9671 70.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.000128 4096 200 2940 119808 37.2784 28.3456 984.503 838.627 1888.86 1888.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1920 0.001024 2048 360 420 17760 1.65946 10.3439 52.4755 64.5299 64.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1380 0.000256 512 300 360 60672 3.09171 1.74458 10.4988 52.2485 67.7191 67.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 880 0.000128 4096 200 2940 119424 37.2427 28.3525 828.277 836.811 1730.79 1730.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1920 0.001024 2048 360 420 17664 1.65744 9.18163 52.2999 63.1907 63.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1380 0.000256 512 300 360 61440 3.10938 1.75427 28.4287 52.4448 85.8725 85.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 880 0.000128 4096 200 2940 119296 37.254 28.3323 727.043 835.617 1628.35 1628.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.001024 2048 360 420 17800 1.6607 23.7475 52.4773 77.9376 77.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000256 512 300 360 61760 3.09834 1.76352 23.3096 52.6018 80.9124 81.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.000128 4096 200 2940 119840 37.4132 28.3918 2065.27 838.686 2969.87 2969.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.001024 2048 360 420 17760 1.66362 15.0671 52.4746 69.2579 69.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000256 512 300 360 60800 3.10179 1.74854 15.326 52.2061 72.522 72.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.000128 4096 200 2940 119680 37.3125 28.3771 1285.5 838.885 2190.18 2190.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 0.001024 2048 360 420 17640 1.65478 13.2006 52.2141 67.1235 67.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000256 512 300 360 61440 3.11171 1.75309 12.8779 52.3994 70.2764 70.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.000128 4096 200 2940 119520 37.3565 28.38 1047.61 837.457 1950.9 1950.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1920 0.001024 2048 360 420 17600 1.65453 11.2671 52.262 65.2345 65.2921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1380 0.000256 512 300 360 60160 3.07376 1.73171 12.0283 51.8253 68.7961 68.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.000128 4096 200 2940 119040 37.1922 28.3177 882.721 835.862 1784.2 1784.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.001024 2048 360 420 17808 1.66307 23.1748 52.4753 77.3656 77.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000256 512 300 360 61440 3.10656 1.75584 22.4455 52.4797 79.926 80.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.000128 4096 200 2940 119808 37.2862 28.3608 1892.46 837.573 2795.79 2795.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.001024 2048 360 420 17760 1.66707 15.1035 52.479 69.3018 69.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000256 512 300 360 60672 3.09683 1.74285 14.5452 52.2564 71.7745 71.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.000128 4096 200 2940 119424 37.2209 28.33 1186.1 836.952 2088.71 2088.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.001024 2048 360 420 17712 1.66019 12.1984 52.4769 66.3871 66.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000256 512 300 360 59904 3.10358 1.7449 12.2138 52.0286 69.228 69.3413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.000128 4096 200 2940 119808 37.2964 28.3668 979.677 838.169 1883.62 1883.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.001024 2048 360 420 17664 1.66083 11.0176 52.5232 65.2517 65.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000256 512 300 360 59904 3.08762 1.7312 10.85 51.8511 67.6578 67.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.000128 4096 200 2940 119040 37.2669 28.3361 879.993 838.113 1783.82 1783.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 0.001024 2048 360 420 17520 1.65462 9.91232 52.2582 63.8753 63.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000256 512 300 360 59520 3.09248 1.7353 9.3655 51.8756 66.2061 66.3232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.000128 4096 200 2940 119040 37.2865 28.3423 760.659 836.237 1662.63 1662.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.001024 2048 360 420 17808 1.65747 21.2321 52.482 75.4255 75.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000256 512 300 360 61376 3.12435 1.76064 21.4846 52.4684 78.9783 79.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.000128 4096 200 2940 119840 37.4082 28.3911 1814.21 837.607 2717.72 2717.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.001024 2048 360 420 17696 1.65478 14.4218 52.3516 68.4804 68.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000256 512 300 360 60928 3.10739 1.75837 13.8513 52.5318 71.3838 71.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.000128 4096 200 2940 119616 37.308 28.3709 1151.52 837.031 2054.34 2054.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.001024 2048 360 420 17640 1.65888 11.7909 52.3924 65.8971 65.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000256 512 300 360 60480 3.1616 1.76506 12.1161 52.609 69.7875 69.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.000128 4096 200 2940 119616 37.3749 28.3846 967.898 838.017 1871.79 1871.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.001024 2048 360 420 17472 1.65018 11.2599 52.0853 65.0472 65.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000256 512 300 360 59136 3.12608 1.74301 10.3307 52.0383 67.3767 67.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.000128 4096 200 2940 119168 37.2508 28.331 845.803 838.213 1749.71 1749.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.001024 2048 360 420 17360 1.64454 9.77101 51.9418 63.4103 63.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000256 512 300 360 58240 3.11213 1.72829 9.66934 51.4785 66.1245 66.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.000128 4096 200 2940 118720 37.4625 28.3988 743.73 837.394 1647.09 1647.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.001024 2048 360 420 17792 1.66304 20.9895 52.5156 75.222 75.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000256 512 300 360 61440 3.11565 1.75466 21.1719 52.4425 78.6257 78.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.000128 4096 200 2940 119808 37.2658 28.3541 1716.05 838.713 2620.49 2620.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.001024 2048 360 420 17664 1.65834 14.8264 52.3509 68.89 68.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000256 512 300 360 61440 3.1032 1.7535 14.7692 52.4937 72.2589 72.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.000128 4096 200 2940 119296 37.2434 28.3196 1170.94 836.623 2073.23 2073.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.001024 2048 360 420 17664 1.66237 12.6421 52.47 66.8268 66.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000256 512 300 360 59904 3.10573 1.73261 12.5511 51.8034 69.3271 69.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.000128 4096 200 2940 119040 37.2926 28.342 970.892 837.343 1873.98 1874.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.001024 2048 360 420 17408 1.64848 10.8325 51.9573 64.4896 64.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000256 512 300 360 61440 3.11411 1.75514 11.5601 52.5262 69.0909 69.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.000128 4096 200 2940 118784 37.2722 28.3259 895.15 836.506 1797.36 1797.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.001024 2048 360 420 17280 1.6425 10.4858 51.7832 63.9664 64.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000256 512 300 360 58880 3.12762 1.73261 10.675 51.8829 67.5518 67.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.000128 4096 200 2940 117760 37.2305 28.2812 808.941 832.522 1707.08 1707.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1920 0.001024 2048 360 448 17728 1.66707 19.1574 52.5635 73.4376 73.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1380 0.000256 512 300 320 62720 3.08173 1.75923 16.8086 52.6028 74.3865 74.5042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.000128 4096 200 2944 120960 37.2221 28.3439 1492.55 838.831 2397.05 2397.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1920 0.001024 2048 360 448 17664 1.67034 12.5649 52.4596 66.7462 66.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1380 0.000256 512 300 320 62464 3.08755 1.75104 11.5503 52.437 68.9616 69.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.000128 4096 200 2944 120832 37.2609 28.3438 956.776 838.583 1861.06 1861.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1920 0.001024 2048 360 448 17664 1.66512 10.4742 52.508 64.6988 64.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1380 0.000256 512 300 320 62208 3.06477 1.74518 9.6568 52.2472 66.8498 66.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 880 0.000128 4096 200 2944 120576 37.2122 28.7831 817.413 837.344 1720.86 1720.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1920 0.001024 2048 360 448 17536 1.66115 9.60922 52.252 63.5725 63.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1380 0.000256 512 300 320 62464 3.0784 1.75517 25.0081 52.4404 82.4207 82.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 880 0.000128 4096 200 2944 120320 37.2259 28.326 712.928 835.612 1614.2 1614.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.001024 2048 360 448 17720 1.66502 24.7171 52.5175 78.9533 79.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000256 512 300 320 62720 3.10467 1.76131 20.9685 52.565 78.534 78.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.000128 4096 200 2944 120960 37.3772 28.3998 2008.51 838.026 2912.42 2912.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.001024 2048 360 448 17680 1.67206 15.5668 52.5526 69.8469 69.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000256 512 300 320 62080 3.05286 1.74285 13.5123 52.1929 70.6375 70.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.000128 4096 200 2944 120960 37.3094 28.3859 1223.96 838.709 2128.48 2128.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 0.001024 2048 360 448 17640 1.66448 13.2385 52.5092 67.4658 67.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000256 512 300 320 62400 3.08502 1.75514 11.1116 52.394 68.4781 68.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.000128 4096 200 2944 120480 37.4128 28.3894 1011.01 837.475 1914.39 1914.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1920 0.001024 2048 360 448 17600 1.66838 11.8009 52.5167 66.0381 66.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1380 0.000256 512 300 320 61440 3.04573 1.73539 10.7557 51.776 67.4561 67.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.000128 4096 200 2944 120320 37.1654 28.3144 866.241 835.069 1766.9 1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1920 0.001024 2048 360 448 17400 1.6568 9.79021 52.1247 63.6233 63.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1380 0.000256 512 300 320 60800 3.07942 1.73827 9.81597 51.8473 66.614 66.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.000128 4096 200 2944 120800 37.4101 28.3988 793.025 838.587 1697.53 1697.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.001024 2048 360 448 17712 1.66874 23.2781 52.561 77.5588 77.6151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000256 512 300 320 62592 3.08736 1.75718 19.9609 52.52 77.4615 77.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.000128 4096 200 2944 120768 37.2648 28.3539 1842.82 838.298 2746.83 2746.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.001024 2048 360 448 17664 1.66682 14.8994 52.5539 69.1719 69.2299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000256 512 300 320 62208 3.06342 1.74899 13.2347 52.29 70.4758 70.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.000128 4096 200 2944 120576 37.2241 28.3345 1148.47 837.511 2051.65 2051.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.001024 2048 360 448 17568 1.66032 12.5372 52.4271 66.6764 66.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000256 512 300 320 61056 3.07126 1.7408 10.8857 52.064 67.8978 68.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.000128 4096 200 2944 120384 37.293 28.3686 948.1 838.798 1852.67 1852.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.001024 2048 360 448 17472 1.66093 11.4446 52.2509 65.4077 65.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000256 512 300 320 61440 3.04813 1.73261 9.81002 51.799 66.5263 66.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.000128 4096 200 2944 120576 37.2588 28.326 845.743 837.315 1748.75 1748.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 0.001024 2048 360 448 17520 1.66707 9.95123 52.5083 64.1818 64.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000256 512 300 320 61440 3.05062 1.73482 8.18186 51.8271 64.931 65.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.000128 4096 200 2944 120000 37.2246 28.3474 737.833 835.502 1639.01 1639.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.001024 2048 360 448 17696 1.66333 22.0099 52.511 76.2387 76.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000256 512 300 320 62720 3.09434 1.76355 18.9597 52.486 76.4433 76.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.000128 4096 200 2944 120736 37.4159 28.3827 1739.82 837.815 2643.54 2643.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.001024 2048 360 448 17584 1.66342 14.762 52.3823 68.8599 68.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000256 512 300 320 62720 3.07619 1.75398 13.0123 52.5626 70.5473 70.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.000128 4096 200 2944 120512 37.2781 28.3608 1100.97 837.597 2004.32 2004.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.001024 2048 360 448 17472 1.65789 12.0412 52.1982 65.9505 66.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000256 512 300 320 61824 3.12742 1.7647 10.9406 52.5611 68.5308 68.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.000128 4096 200 2944 120288 37.4658 28.3819 929.925 837.344 1833.22 1833.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.001024 2048 360 448 17472 1.65907 11.5674 52.3956 65.6732 65.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000256 512 300 320 60928 3.07462 1.74038 8.92544 52.0428 65.9155 66.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.000128 4096 200 2944 120064 37.237 28.3587 815.363 838.323 1719.38 1719.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.001024 2048 360 448 17360 1.66374 9.9591 52.1886 63.8628 63.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000256 512 300 320 60480 3.06698 1.72851 8.43661 51.4298 64.7973 64.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.000128 4096 200 2944 119840 37.4243 28.3815 722.461 836.613 1624.98 1625.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.001024 2048 360 448 17664 1.66557 22.1932 52.4334 76.346 76.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000256 512 300 320 62464 3.08102 1.75024 19.3024 52.4112 76.6806 76.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.000128 4096 200 2944 120832 37.2889 28.3441 1719.66 838.148 2623.55 2623.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.001024 2048 360 448 17536 1.66013 15.4685 52.2536 69.4356 69.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000256 512 300 320 62464 3.09667 1.75718 13.4289 52.4474 70.8656 70.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.000128 4096 200 2944 120320 37.2519 28.3272 1153.61 835.672 2054.97 2055.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.001024 2048 360 448 17472 1.66448 13.0678 52.2991 67.082 67.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000256 512 300 320 61440 3.06736 1.73494 11.4031 51.8415 68.184 68.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.000128 4096 200 2944 120576 37.2716 28.3386 957.954 838.029 1861.7 1861.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.001024 2048 360 448 17408 1.66298 11.3591 52.2956 65.3684 65.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000256 512 300 320 61440 3.1271 1.75965 10.2039 52.5714 67.7998 67.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.000128 4096 200 2944 119808 37.2784 28.3068 874.861 837.007 1777.56 1777.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.001024 2048 360 448 17280 1.65846 11.0439 52.1227 64.8774 64.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000256 512 300 320 61440 3.07891 1.73882 9.97942 51.9262 66.8606 66.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.000128 4096 200 2944 119040 37.2158 28.2926 801.392 833.22 1700.23 1700.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.001024 2048 360 448 17280 1.65776 10.5508 52.2864 64.5506 64.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000256 512 300 320 61440 3.0663 1.73635 9.65206 51.963 66.5564 66.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.000128 4096 200 2944 119808 37.254 28.3156 762.704 834.785 1663.17 1663.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 0.001024 2048 360 512 17488 1.66614 32.6615 52.501 86.8813 86.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1380 0.000256 512 300 384 62336 2.95923 1.75805 27.0244 52.5348 84.4091 84.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 0.000128 4096 200 2944 120320 37.4136 28.3791 2704.59 838.109 3608.6 3608.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 0.001024 2048 360 512 17472 1.66573 23.9964 52.5453 78.2599 78.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1380 0.000256 512 300 384 62208 3.09162 1.75792 20.9002 52.5977 78.4839 78.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.000128 4096 200 2944 120192 37.2252 28.3382 1666.1 838.539 2570.31 2570.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1920 0.001024 2048 360 512 17408 1.66422 15.6176 52.4632 69.7982 69.8511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1380 0.000256 512 300 384 61952 3.10122 1.75386 14.75 52.4504 72.1905 72.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.000128 4096 200 2944 120064 37.2634 28.3457 1077.7 838.797 1982.21 1982.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1920 0.001024 2048 360 512 17376 1.6648 13.3161 52.4214 67.4553 67.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1380 0.000256 512 300 384 61440 3.07744 1.74502 12.4145 52.2525 69.6259 69.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.000128 4096 200 2944 119808 37.2331 28.3423 878.303 836.923 1780.91 1781.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1920 0.001024 2048 360 512 17280 1.66323 11.422 52.2905 65.4275 65.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1380 0.000256 512 300 384 61440 3.10646 1.75104 11.1765 52.4939 68.6666 68.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.000128 4096 200 2944 119296 37.2571 28.3232 779.616 836.418 1681.72 1681.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1920 0.001024 2048 360 512 17280 1.66707 11.2988 52.3324 65.3531 65.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1380 0.000256 512 300 384 60160 3.07114 1.73101 10.0837 51.7763 66.8001 66.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 880 0.000128 4096 200 2944 119040 37.1941 28.3077 750.589 835.096 1651.3 1651.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1920 0.001024 2048 360 512 17280 1.66707 10.9628 52.4636 65.1442 65.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1380 0.000256 512 300 384 59904 3.09453 1.73034 9.83632 51.8515 66.6472 66.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 880 0.000128 4096 200 2944 119808 37.2606 28.3343 699.887 838.124 1603.71 1603.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1920 0.001024 2048 360 512 17248 1.66298 9.94557 52.4076 64.0673 64.1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1380 0.000256 512 300 384 60928 3.06621 1.73818 29.5498 51.9809 86.4715 86.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 880 0.000128 4096 200 2944 119168 37.2184 28.3349 657.87 837.32 1560.85 1560.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1920 0.001024 2048 360 512 17152 1.6591 8.67126 52.2854 62.6678 62.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1380 0.000256 512 300 384 61440 3.1112 1.75418 29.6946 52.5736 87.2723 87.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 880 0.000128 4096 200 2944 118784 37.2636 28.3362 624.654 836.989 1527.35 1527.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1920 0.001024 2048 360 420 17472 1.64864 8.07478 52.0804 61.8548 61.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1380 0.000256 512 300 360 59136 3.10192 1.73782 27.0795 52.0293 84.0842 84.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 0.000128 4096 200 2940 119168 37.3612 28.3362 2602.93 838.105 3506.83 3506.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1920 0.001024 2048 360 448 17472 1.66141 8.4825 52.3894 62.5868 62.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1380 0.000256 512 300 320 60928 3.06323 1.73875 24.4781 52.0424 81.4584 81.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 0.000128 4096 200 2944 120064 37.3594 28.3254 2591.4 838.306 3495.5 3495.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1920 0.001024 2048 360 450 17360 1.65664 8.49075 52.2571 62.4568 62.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1380 0.000256 512 300 350 60480 3.0688 1.73075 28.4857 51.4789 84.9005 85.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 0.000128 4096 200 2950 119840 37.6083 28.3825 2684.01 837.396 3587.51 3587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1920 0.001024 2048 360 432 17360 1.65296 8.07936 52.0263 61.8133 61.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1380 0.000256 512 300 336 60480 3.06883 1.73027 27.3861 51.4359 83.76 83.8676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 0.000128 4096 200 2928 118720 37.6358 28.3837 2604.85 836.951 3507.93 3508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1920 0.001024 2048 360 448 17536 1.66115 9.04589 52.3015 63.0599 63.1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1380 0.000256 512 300 320 64512 3.03536 1.75594 26.1927 52.4935 83.6157 83.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 0.000128 4096 200 2944 120320 37.3921 28.33 2608.29 836.388 3510.51 3510.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1920 0.001024 2048 360 448 17280 1.66874 13.1647 52.5489 67.4348 67.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1380 0.000256 512 300 320 61440 3.0648 1.7408 35.0229 52.0327 91.9972 92.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 880 0.000128 4096 200 2944 119040 37.2406 28.3331 3714.54 837.426 4617.65 4617.74
