Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Brock/school/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 11e902ddc25f4c6587bb836711fc4bd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/multiplier_verilog.v:36]
WARNING: [VRFC 10-5021] port 'MASTER_KEEP' is not connected on this instance [C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sim_1/new/testbench.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Brock/school/ECE498/final_project/FinalProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory_architecture
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PE_array
Compiling module xil_defaultlib.output_sr
Compiling module xil_defaultlib.INTERFACE_AND_MULTIPLY
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
