Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Nov 23 23:06:15 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.407        0.000                      0                14183        0.046        0.000                      0                14183        4.238        0.000                       0                  2034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.407        0.000                      0                14183        0.046        0.000                      0                14183        4.238        0.000                       0                  2034  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.819ns (11.666%)  route 6.201ns (88.334%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.421     7.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[20]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.515     9.505    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.819ns (11.661%)  route 6.204ns (88.339%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.424     7.100    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[21]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.819ns (11.698%)  route 6.182ns (88.302%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.402     7.078    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[29]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     9.498    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.498    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.819ns (11.753%)  route 6.150ns (88.247%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.369     7.046    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[23]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.819ns (11.755%)  route 6.148ns (88.245%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.368     7.044    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[25]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[22]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.819ns (11.689%)  route 6.187ns (88.311%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.407     7.083    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[22]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[22])
                                                     -0.486     9.534    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.819ns (11.767%)  route 6.141ns (88.233%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.361     7.037    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/A[15]
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/CLK
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.819ns (11.757%)  route 6.147ns (88.243%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.367     7.043    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/A[20]
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/CLK
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.515     9.505    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.819ns (11.747%)  route 6.153ns (88.253%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.373     7.049    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/A[21]
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/CLK
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.819ns (11.786%)  route 6.130ns (88.214%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.349     7.026    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[24]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     9.489    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  2.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X1Y85        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X1Y85        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X1Y85        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y210  bd_0_i/hls_inst/inst/grp_FIR_filter_1_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y190         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y195         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y193         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y193         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[7]
                                                                      r  output_r_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y195         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[9]
                                                                      r  output_r_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y190         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.159    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X2Y185         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.096    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[2]
                                                                      r  output_r_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y190         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X1Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X2Y194         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.865ns  (logic 2.807ns (72.628%)  route 1.058ns (27.372%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.831 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[7]
                         net (fo=1, routed)           0.034     3.865    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[15]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[15]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 2.797ns (72.576%)  route 1.057ns (27.424%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[5]
                         net (fo=1, routed)           0.033     3.854    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[13]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[13]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 2.793ns (72.529%)  route 1.058ns (27.471%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     3.817 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[6]
                         net (fo=1, routed)           0.034     3.851    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[14]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[14]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 2.755ns (72.293%)  route 1.056ns (27.707%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     3.779 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[4]
                         net (fo=1, routed)           0.032     3.811    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[12]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[12]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.808ns  (logic 2.750ns (72.219%)  route 1.058ns (27.781%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     3.774 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.034     3.808    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[11]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[11]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.799ns  (logic 2.742ns (72.179%)  route 1.057ns (27.821%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.766 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.033     3.799    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[9]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[9]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 2.729ns (72.065%)  route 1.058ns (27.935%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.034     3.787    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[10]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[10]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.770ns  (logic 2.714ns (71.992%)  route 1.056ns (28.008%))
  Logic Levels:           12  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     2.681 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[6]
                         net (fo=2, routed)           0.709     3.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[6]
    SLICE_X3Y191         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     3.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0/O
                         net (fo=1, routed)           0.012     3.459    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_11__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.630 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.030     3.660    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0_n_0
    SLICE_X3Y192         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.738 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.032     3.770    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[8]
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y192         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[8]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 2.872ns (79.274%)  route 0.751ns (20.726%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.114     2.630 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.431     3.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
    SLICE_X3Y191         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.188     3.249 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, routed)           0.013     3.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     3.589 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/O[7]
                         net (fo=1, routed)           0.034     3.623    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[7]
    SLICE_X3Y191         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y191         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 2.871ns (79.290%)  route 0.750ns (20.710%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y68        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.198     2.008    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24_n_17
    SLICE_X3Y170         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     2.144 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23/O
                         net (fo=1, routed)           0.015     2.159    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3[7]_i_23_n_0
    SLICE_X3Y170         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.391 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.030     2.421    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_12_n_0
    SLICE_X3Y171         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.486 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     2.516    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_2_n_0
    SLICE_X3Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.114     2.630 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/y3_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.431     3.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/ap_return[1]
    SLICE_X3Y191         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.188     3.249 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0/O
                         net (fo=1, routed)           0.013     3.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg[7]_i_16__0_n_0
    SLICE_X3Y191         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     3.588 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U/FIR_delays_write_int_reg_reg[7]_i_1__0/O[5]
                         net (fo=1, routed)           0.033     3.621    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/out[5]
    SLICE_X3Y191         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ap_clk
    SLICE_X3Y191         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/FIR_delays_write_int_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[10]
    SLICE_X3Y184         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y184         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X6Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X5Y184         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y184         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[15] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[15]
    SLICE_X5Y185         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y185         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[2] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[2]
    SLICE_X5Y183         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y183         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 input_r_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[6] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[6]
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y181         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 input_r_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[7] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[7]
    SLICE_X6Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 input_r_tdata[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[8] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[8]
    SLICE_X6Y185         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y185         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/C





