The first floor contains a nrwk-compatible microchip and a iiqk-compatible microchip.
The second floor contains a ofte-compatible microchip and a nfce-compatible microchip.
The third floor contains a nrwk generator.
The fourth floor contains a foeh generator, a foeh-compatible microchip, a iiqk generator, a ofte generator, and a nfce generator.