// Code your design here

// Data Flow
module half_adder(a,b,s,c);
  input a,b;
  output s,c;
   
  assign s=a^b;
  assign c=a&b;
  
endmodule

// Behavioral
/*
module half_adder(s,c,a,b);
  input a,b;
  output reg s,c;
  
  always@(*)
    begin
      s=a^b;
      c=a&b;
    end
endmodule
*/

// structral
/*
module half_adder(s,c,a,b);
  input a,b;
  output s,c;
  
  xor xor1(s,a,b);
  and and1(c,a,b);
  
endmodule
*/
