\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{main_8c}{main.\+c} \\*Programme de controle d\textquotesingle{}un banc moteur }{\pageref{main_8c}}{}
\item\contentsline{section}{cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h} \\*C\+M\+S\+IS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{cmsis/\hyperlink{core__cm4__simd_8h}{core\+\_\+cm4\+\_\+simd.\+h} \\*C\+M\+S\+IS Cortex-\/\+M4 S\+I\+MD Header File }{\pageref{core__cm4__simd_8h}}{}
\item\contentsline{section}{cmsis/\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h} \\*C\+M\+S\+IS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{cmsis/\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h} \\*C\+M\+S\+IS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{cmsis\+\_\+boot/{\bfseries stm32f4xx\+\_\+conf.\+h} }{\pageref{stm32f4xx__conf_8h}}{}
\item\contentsline{section}{cmsis\+\_\+boot/\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\+T\+M32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{cmsis\+\_\+boot/\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h} \\*C\+M\+S\+IS Cortex-\/\+M4 Device System Source File for S\+T\+M32\+F4xx devices }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__adc_8h}{stm32f4xx\+\_\+adc.\+h} \\*This file contains all the functions prototypes for the A\+DC firmware library }{\pageref{stm32f4xx__adc_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__dac_8h}{stm32f4xx\+\_\+dac.\+h} \\*This file contains all the functions prototypes for the D\+AC firmware library }{\pageref{stm32f4xx__dac_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__gpio_8h}{stm32f4xx\+\_\+gpio.\+h} \\*This file contains all the functions prototypes for the G\+P\+IO firmware library }{\pageref{stm32f4xx__gpio_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__rcc_8h}{stm32f4xx\+\_\+rcc.\+h} \\*This file contains all the functions prototypes for the R\+CC firmware library }{\pageref{stm32f4xx__rcc_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h} \\*This file contains all the functions prototypes for the T\+IM firmware library }{\pageref{stm32f4xx__tim_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__usart_8h}{stm32f4xx\+\_\+usart.\+h} \\*This file contains all the functions prototypes for the U\+S\+A\+RT firmware library }{\pageref{stm32f4xx__usart_8h}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__adc_8c}{stm32f4xx\+\_\+adc.\+c} \\*This file provides firmware functions to manage the following functionalities of the Analog to Digital Convertor (A\+DC) peripheral\+: }{\pageref{stm32f4xx__adc_8c}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__dac_8c}{stm32f4xx\+\_\+dac.\+c} \\*This file provides firmware functions to manage the following functionalities of the Digital-\/to-\/\+Analog Converter (D\+AC) peripheral\+: }{\pageref{stm32f4xx__dac_8c}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__gpio_8c}{stm32f4xx\+\_\+gpio.\+c} \\*This file provides firmware functions to manage the following functionalities of the G\+P\+IO peripheral\+: }{\pageref{stm32f4xx__gpio_8c}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__rcc_8c}{stm32f4xx\+\_\+rcc.\+c} \\*This file provides firmware functions to manage the following functionalities of the Reset and clock control (R\+CC) peripheral\+: }{\pageref{stm32f4xx__rcc_8c}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__tim_8c}{stm32f4xx\+\_\+tim.\+c} \\*This file provides firmware functions to manage the following functionalities of the T\+IM peripheral\+: }{\pageref{stm32f4xx__tim_8c}}{}
\item\contentsline{section}{cmsis\+\_\+lib/source/\hyperlink{stm32f4xx__usart_8c}{stm32f4xx\+\_\+usart.\+c} \\*This file provides firmware functions to manage the following functionalities of the Universal synchronous asynchronous receiver transmitter (U\+S\+A\+RT)\+: }{\pageref{stm32f4xx__usart_8c}}{}
\item\contentsline{section}{delay/{\bfseries delay.\+h} }{\pageref{delay_8h}}{}
\end{DoxyCompactList}
