Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun May 27 18:06:12 2018
| Host         : mitsuaki-X550LD running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   164 |
| Unused register locations in slices containing registers |   214 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           38 |
| Yes          | No                    | No                     |            4790 |          979 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             864 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                        Enable Signal                                                                        |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                                                 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                      |                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                      |                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                    |                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                    |                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_awready_i_2_n_0                                                                                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/sclr_i                                                                                                                       |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/sclr_i                                                                                                                     |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                       |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/sclr_i                                                                                                                     |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/sclr_i                                                                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg7[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg13[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg10[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg7[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg14[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_1_in[23]                                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg10[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg12[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_1_in[31]                                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg10[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg11[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg3[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg11[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg11[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg12[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg7[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg8[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg2[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg10[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg12[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg9[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg4[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg14[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0//i__n_0                                                                                                         |                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg2[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/scaled_input[30]_i_1_n_0                                                                                  |                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/output[7]_i_2_n_0                                                                                         | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/output[7]_i_1_n_0                                                                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg1[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_1_in[7]                                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg13[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg3[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/output[7]_i_2__0_n_0                                                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/output[7]_i_1_n_0                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg8[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg1[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg9[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg12[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg14[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_1_in[15]                                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg11[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg4[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg15[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/scaled_input[30]_i_1__0_n_0                                                                               |                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1//i__n_0                                                                                                         |                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg2[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg13[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg14[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg15[31]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg15[7]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg1[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg1[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg2[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg15[15]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg3[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg3[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg4[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg4[7]_i_1_n_0                                                                           | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg7[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg8[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg8[31]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg9[15]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg9[23]_i_1_n_0                                                                          | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/i___1/slv_reg13[23]_i_1_n_0                                                                         | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/sclr_i                                                                                                                       |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/sclr_i                                                                                                                       |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                                                 |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                                                 |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                 |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                        |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                2 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                        |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                2 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                                                 |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                                                                 |                8 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                                                                 |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                             |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                             |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/scaled_input[31]_i_1_n_0                                                                                  |                                                                                                                                                                                                 |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/scaled_input[31]_i_1__0_n_0                                                                               |                                                                                                                                                                                                 |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/sclr_i                                                                                                                     |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                                                                 |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                                                 |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                                                                 |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                                                 |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/sclr_i                                                                                                                     |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                     |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                     |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                             |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0  |                                                                                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0  |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                    |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0  |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0  |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                    |                                                                                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                               |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                               | system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/p_0_in                                                                                                                                  |               32 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/input_over_scale                                                                                          |                                                                                                                                                                                                 |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/address                                                                                                         |                                                                                                                                                                                                 |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant_input                                                                                                     |                                                                                                                                                                                                 |                7 |             32 |
|  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/E[0] |                                                                                                                                                             |                                                                                                                                                                                                 |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                    |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant_input                                                                                                     |                                                                                                                                                                                                 |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                    |                                                                                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                      |                                                                                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/address_0                                                                                                       |                                                                                                                                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/input_over_scale_1                                                                                        |                                                                                                                                                                                                 |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                               |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                    |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                    |                                                                                                                                                                                                 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                             |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                      |                                                                                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/f2f_data                                                                                                  |                                                                                                                                                                                                 |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                                                 |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder_data_a                                                                                              |                                                                                                                                                                                                 |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/f2f_data                                                                                                  |                                                                                                                                                                                                 |                6 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder_data_a                                                                                              |                                                                                                                                                                                                 |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                                                 |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                 |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                              |               13 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/div_data_a                                                                                                |                                                                                                                                                                                                 |               10 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/div_data_a                                                                                                |                                                                                                                                                                                                 |               11 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                             |                                                                                                                                                                                                 |               54 |            154 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      |                                                                                                                                                                                                 |               41 |            169 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/floattofixed/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                      |                                                                                                                                                                                                 |               45 |            169 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             |                                                                                                                                                                                                 |               60 |            242 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                             |                                                                                                                                                                                                 |               63 |            242 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              |                                                                                                                                                                                                 |              251 |           1355 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                              |                                                                                                                                                                                                 |              267 |           1355 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     4 |
| 4      |                    11 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     6 |
| 8      |                    71 |
| 11     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     4 |
| 16+    |                    58 |
+--------+-----------------------+


