// Seed: 3174232591
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  assign id_2 = id_1;
  wire id_4;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wor id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    input uwire id_6
);
  wire [-1 'h0 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
