Analysis & Synthesis report for DE1SOC_TOP
Sun Dec 12 20:47:17 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|estado_q
 11. State Machine - |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q
 12. State Machine - |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q
 13. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep3
 14. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep2
 15. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Port Connectivity Checks: "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"
 27. Port Connectivity Checks: "LT24Setup:DUT_SETUP"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 31. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 12 20:47:17 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1SOC_TOP                                  ;
; Top-level Entity Name           ; DE1SOC_TOP                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 997                                         ;
; Total pins                      ; 83                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1SOC_TOP         ; DE1SOC_TOP         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; MODELSIM/LCD_UART.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd                                              ;             ;
; MODELSIM/LCD_DRAWING.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd                                           ;             ;
; MODELSIM/romsinc.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd                                               ;             ;
; MODELSIM/LT24SetUp.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd                                             ;             ;
; MODELSIM/LT24InitReset.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd                                         ;             ;
; MODELSIM/LT24InitLCD.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd                                           ;             ;
; MODELSIM/LCD_CTRL.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd                                              ;             ;
; MODELSIM/Init128rom_pkg.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd                                        ;             ;
; de1soc_top.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;             ;
; db/altsyncram_kn84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/altsyncram_kn84.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/decode_tma.tdf                                                  ;             ;
; db/mux_oib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/mux_oib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                  ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                       ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_t8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_85j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_85j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld  ;
; db/ip/sld1e29b031/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 617            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 781            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 182            ;
;     -- 5 input functions                    ; 127            ;
;     -- 4 input functions                    ; 77             ;
;     -- <=3 input functions                  ; 395            ;
;                                             ;                ;
; Dedicated logic registers                   ; 997            ;
;                                             ;                ;
; I/O pins                                    ; 83             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1572864        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 793            ;
; Total fan-out                               ; 12560          ;
; Average fan-out                             ; 5.76           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1SOC_TOP                                                                                                                             ; 781 (0)             ; 997 (0)                   ; 1572864           ; 0          ; 83   ; 0            ; |DE1SOC_TOP                                                                                                                                                                                                                                                                                                                                            ; DE1SOC_TOP                        ; work         ;
;    |LCD_CTRL:DUT_LCD_Ctrl|                                                                                                              ; 54 (54)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl                                                                                                                                                                                                                                                                                                                      ; LCD_CTRL                          ; work         ;
;    |LCD_DRAWING:DUT_LCD_Drawing|                                                                                                        ; 50 (50)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing                                                                                                                                                                                                                                                                                                                ; LCD_DRAWING                       ; work         ;
;    |LCD_UART:DUT_LCD_UART|                                                                                                              ; 38 (38)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART                                                                                                                                                                                                                                                                                                                      ; LCD_UART                          ; work         ;
;    |LT24Setup:DUT_SETUP|                                                                                                                ; 182 (49)            ; 134 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP                                                                                                                                                                                                                                                                                                                        ; LT24Setup                         ; work         ;
;       |LT24InitLCD:DUT_InitLCD|                                                                                                         ; 29 (23)             ; 31 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD                                                                                                                                                                                                                                                                                                ; LT24InitLCD                       ; work         ;
;          |romsinc:DUT_ROM|                                                                                                              ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM                                                                                                                                                                                                                                                                                ; romsinc                           ; work         ;
;       |LT24InitReset:DUT_RESET|                                                                                                         ; 104 (104)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET                                                                                                                                                                                                                                                                                                ; LT24InitReset                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 364 (2)             ; 661 (24)                  ; 1572864           ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 362 (0)             ; 637 (0)                   ; 1572864           ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 362 (68)            ; 637 (192)                 ; 1572864           ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_kn84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 1572864           ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kn84:auto_generated                                                                                                                                                 ; altsyncram_kn84                   ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kn84:auto_generated|decode_tma:decode2                                                                                                                              ; decode_tma                        ; work         ;
;                   |mux_oib:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kn84:auto_generated|mux_oib:mux3                                                                                                                                    ; mux_oib                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 112 (112)           ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 12 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 102 (11)            ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                             ; cntr_t8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                      ; cntr_85j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kn84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 12           ; 131072       ; 12           ; 1572864 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|estado_q                                                                                                                                                                                                             ;
+-------------------------+--------------------+--------------------+-----------------------+-----------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+
; Name                    ; estado_q.TiempoDat ; estado_q.TiempoRxD ; estado_q.ResetDeDatos ; estado_q.Fin_NC ; estado_q.Fin ; estado_q.EnviarDiagonal ; estado_q.EnviarBorrado ; estado_q.ProcesarDato ; estado_q.RecibirDat ; estado_q.EsperaComando ; estado_q.Inicio ;
+-------------------------+--------------------+--------------------+-----------------------+-----------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+
; estado_q.Inicio         ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 0               ;
; estado_q.EsperaComando  ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 1                      ; 1               ;
; estado_q.RecibirDat     ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 1                   ; 0                      ; 1               ;
; estado_q.ProcesarDato   ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 1                     ; 0                   ; 0                      ; 1               ;
; estado_q.EnviarBorrado  ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 1                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.EnviarDiagonal ; 0                  ; 0                  ; 0                     ; 0               ; 0            ; 1                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.Fin            ; 0                  ; 0                  ; 0                     ; 0               ; 1            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.Fin_NC         ; 0                  ; 0                  ; 0                     ; 1               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.ResetDeDatos   ; 0                  ; 0                  ; 1                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.TiempoRxD      ; 0                  ; 1                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.TiempoDat      ; 1                  ; 0                  ; 0                     ; 0               ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
+-------------------------+--------------------+--------------------+-----------------------+-----------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q                                                                                                                                                                                                                                                                            ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; Name                     ; estado_q.Res_X ; estado_q.Avanza_D ; estado_q.Dib_D ; estado_q.Azul ; estado_q.Verde ; estado_q.Rojo ; estado_q.Posicion_D ; estado_q.Dibujar_Borrar ; estado_q.Posicion_Borrar ; estado_q.Fin ; estado_q.Esp1 ; estado_q.Esp6 ; estado_q.Esp5 ; estado_q.Esp4 ; estado_q.Esp3 ; estado_q.Esp2 ; estado_q.Inicio ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; estado_q.Inicio          ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ;
; estado_q.Esp2            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1               ;
; estado_q.Esp3            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1               ;
; estado_q.Esp4            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1               ;
; estado_q.Esp5            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Esp6            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Esp1            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Fin             ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Posicion_Borrar ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 1                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Dibujar_Borrar  ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 1                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Posicion_D      ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 1                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Rojo            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 1             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Verde           ; 0              ; 0                 ; 0              ; 0             ; 1              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Azul            ; 0              ; 0                 ; 0              ; 1             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Dib_D           ; 0              ; 0                 ; 1              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Avanza_D        ; 0              ; 1                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Res_X           ; 1              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; Name                   ; estado_q.ProcesarD ; estado_q.CicloC1 ; estado_q.EsperaOP ; estado_q.ProcesarC ; estado_q.FinColor ; estado_q.FinCursor ; estado_q.MandarDato ; estado_q.MandarComando ; estado_q.MandarPix ; estado_q.MandarComDraw ; estado_q.CicloD3 ; estado_q.CicloD2 ; estado_q.CicloD1 ; estado_q.CicloC3 ; estado_q.CicloC2 ; estado_q.Inicio ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; estado_q.Inicio        ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ;
; estado_q.CicloC2       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 1                ; 1               ;
; estado_q.CicloC3       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 1                ; 0                ; 1               ;
; estado_q.CicloD1       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 1                ; 0                ; 0                ; 1               ;
; estado_q.CicloD2       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 1                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.CicloD3       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 1                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarComDraw ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 1                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarPix     ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 1                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarComando ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 1                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarDato    ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 1                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.FinCursor     ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 1                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.FinColor      ; 0                  ; 0                ; 0                 ; 0                  ; 1                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.ProcesarC     ; 0                  ; 0                ; 0                 ; 1                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.EsperaOP      ; 0                  ; 0                ; 1                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.CicloC1       ; 0                  ; 1                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.ProcesarD     ; 1                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep3                                                                                                         ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; Name                    ; ep3.e_End_INIT_LT24 ; ep3.e_End_Send_CMD_DATA ; ep3.e_wait_sendCMD_DATA ; ep3.e_read_CMD_DATA3 ; ep3.e_read_CMD_DATA2 ; ep3.e_read_CMD_DATA ; ep3.e_init3 ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; ep3.e_init3             ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0           ;
; ep3.e_read_CMD_DATA     ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 1                   ; 1           ;
; ep3.e_read_CMD_DATA2    ; 0                   ; 0                       ; 0                       ; 0                    ; 1                    ; 0                   ; 1           ;
; ep3.e_read_CMD_DATA3    ; 0                   ; 0                       ; 0                       ; 1                    ; 0                    ; 0                   ; 1           ;
; ep3.e_wait_sendCMD_DATA ; 0                   ; 0                       ; 1                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_Send_CMD_DATA ; 0                   ; 1                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_INIT_LT24     ; 1                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep2                                                 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; Name                 ; ep2.e_End_CMD_DATA ; ep2.e_wait1_sendByte ; ep2.e_send_CMD_DATA2 ; ep2.e_send_CMD_DATA ; ep2.e_init2 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; ep2.e_init2          ; 0                  ; 0                    ; 0                    ; 0                   ; 0           ;
; ep2.e_send_CMD_DATA  ; 0                  ; 0                    ; 0                    ; 1                   ; 1           ;
; ep2.e_send_CMD_DATA2 ; 0                  ; 0                    ; 1                    ; 0                   ; 1           ;
; ep2.e_wait1_sendByte ; 0                  ; 1                    ; 0                    ; 0                   ; 1           ;
; ep2.e_End_CMD_DATA   ; 1                  ; 0                    ; 0                    ; 0                   ; 1           ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep               ;
+-------------+-----------+------------+------------+------------+-------------+-----------+
; Name        ; ep.e_done ; ep.e_wait2 ; ep.e_wait1 ; ep.e_wait0 ; ep.e_wait00 ; ep.e_init ;
+-------------+-----------+------------+------------+------------+-------------+-----------+
; ep.e_init   ; 0         ; 0          ; 0          ; 0          ; 0           ; 0         ;
; ep.e_wait00 ; 0         ; 0          ; 0          ; 0          ; 1           ; 1         ;
; ep.e_wait0  ; 0         ; 0          ; 0          ; 1          ; 0           ; 1         ;
; ep.e_wait1  ; 0         ; 0          ; 1          ; 0          ; 0           ; 1         ;
; ep.e_wait2  ; 0         ; 1          ; 0          ; 0          ; 0           ; 1         ;
; ep.e_done   ; 1         ; 0          ; 0          ; 0          ; 0           ; 1         ;
+-------------+-----------+------------+------------+------------+-------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                      ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[8] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[7] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[6] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[5] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[4] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[3] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[2] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[1] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9              ;                                                                  ;                                            ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[1]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[2]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[3]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[4]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[6]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[7]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[8]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[9]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[10]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[12]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[13]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[14]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[15]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[16]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[13]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[11]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[10]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[2]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[0]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LT24Setup:DUT_SETUP|LT24_RD_N                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[10,11,13]                                                                                                                                           ; Merged with LCD_DRAWING:DUT_LCD_Drawing|num_pix[16]                                                                                                                                                 ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[1,3..9,12,14]                                                                                                                                       ; Merged with LCD_DRAWING:DUT_LCD_Drawing|num_pix[15]                                                                                                                                                 ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[0]                                                                                                                                                  ; Merged with LCD_DRAWING:DUT_LCD_Drawing|num_pix[2]                                                                                                                                                  ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep.e_init                                                                                                                                   ; Merged with LCD_UART:DUT_LCD_UART|estado_q.Inicio                                                                                                                                                   ;
; Total Number of Removed Registers = 17                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][27]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][28]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][29]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][30]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][13]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][31]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][14]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][32]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][15]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][33]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][16]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][34]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 56                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 997   ;
; Number of registers using Synchronous Clear  ; 262   ;
; Number of registers using Synchronous Load   ; 182   ;
; Number of registers using Asynchronous Clear ; 505   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 512   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LT24Setup:DUT_SETUP|LT24_RS                                                                                                                                                                                                                                                                                                     ; 1       ;
; LT24Setup:DUT_SETUP|LT24_WR_N                                                                                                                                                                                                                                                                                                   ; 1       ;
; LCD_CTRL:DUT_LCD_Ctrl|rsreg                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|contd[3]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|color[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|cntrgb[15]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|cntrgb[13]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|contime[5]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|cont_y[7]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|cont_x[7]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|sel_data[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_15usec[7]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_10usec[3]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_5msec[5]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|NumTicsXmSec[7]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|NumTicsXuSec[0]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[9]                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[6]                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[5]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|estado_d.Fin_NC                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_d.FinCursor                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 17:1               ; 11 bits   ; 121 LEs       ; 110 LEs              ; 11 LEs                 ; Yes        ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[7]                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DE1SOC_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1SOC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; divclk[8]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[8]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[7]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[7]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[6]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[6]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[5]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[5]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[4]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[4]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[3]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[3]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[2]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[2]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[1]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[1]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[0]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[0]               ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 12                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 12                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                   ; Untyped        ;
; sld_sample_depth                                ; 131072                                                              ; Untyped        ;
; sld_segment_size                                ; 131072                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                ; String         ;
; sld_inversion_mask_length                       ; 67                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datout[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:DUT_SETUP"                                                                                                                                 ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lt24_rd_n_int ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 12               ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 245                         ;
;     CLR               ; 91                          ;
;     CLR SCLR          ; 72                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 33                          ;
;     ENA CLR SCLR      ; 41                          ;
;     plain             ; 7                           ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 329                         ;
;     arith             ; 125                         ;
;         1 data inputs ; 119                         ;
;         2 data inputs ; 6                           ;
;     normal            ; 204                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 55                          ;
; boundary_port         ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.97                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 661                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 80                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 91                                                     ;
;     ENA CLR SCLR      ; 52                                                     ;
;     ENA SCLR          ; 47                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 48                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 191                                                    ;
; arriav_lcell_comb     ; 364                                                    ;
;     arith             ; 115                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 110                                                    ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 249                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 18                                                     ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 20                                                     ;
;         5 data inputs ; 75                                                     ;
;         6 data inputs ; 115                                                    ;
; boundary_port         ; 144                                                    ;
; stratixv_ram_block    ; 192                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.50                                                   ;
; Average LUT depth     ; 1.65                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                    ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; GPIO_0[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                           ; N/A     ;
; GPIO_0[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                           ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[0]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[0]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[1]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[1]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[2]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|contd[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|contd[2]      ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[0]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[0]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[1]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[1]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[2]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[2]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[3]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[3]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[4]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[4]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[5]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[5]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[6]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[6]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[7]    ; N/A     ;
; LCD_UART:DUT_LCD_UART|content[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LCD_UART:DUT_LCD_UART|content[7]    ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 12 20:46:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_uart.vhd
    Info (12022): Found design unit 1: LCD_UART-arch1 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 16
    Info (12023): Found entity 1: LCD_UART File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_drawing.vhd
    Info (12022): Found design unit 1: LCD_DRAWING-arch1 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 24
    Info (12023): Found entity 1: LCD_DRAWING File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/romsinc.vhd
    Info (12022): Found design unit 1: romsinc-a File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 14
    Info (12023): Found entity 1: romsinc File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24setup.vhd
    Info (12022): Found design unit 1: LT24Setup-rtl_0 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 47
    Info (12023): Found entity 1: LT24Setup File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24initreset.vhd
    Info (12022): Found design unit 1: LT24InitReset-a File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 34
    Info (12023): Found entity 1: LT24InitReset File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24initlcd.vhd
    Info (12022): Found design unit 1: LT24InitLCD-a File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 40
    Info (12023): Found entity 1: LT24InitLCD File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_ctrl.vhd
    Info (12022): Found design unit 1: LCD_CTRL-arch1 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 25
    Info (12023): Found entity 1: LCD_CTRL File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file modelsim/init128rom_pkg.vhd
    Info (12022): Found design unit 1: romData_pkg File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd Line: 5
    Info (12022): Found design unit 2: romData_pkg-body File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd Line: 14
Warning (12125): Using design file de1soc_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DE1SOC_TOP-rtl_0 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 62
    Info (12023): Found entity 1: DE1SOC_TOP File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 24
Info (12127): Elaborating entity "DE1SOC_TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1soc_top.vhd(163): object "reset" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 163
Warning (10873): Using initial value X (don't care) for net "LEDR[5..4]" at de1soc_top.vhd(36) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
Warning (10873): Using initial value X (don't care) for net "LEDR[2..0]" at de1soc_top.vhd(36) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
Info (12128): Elaborating entity "LT24Setup" for hierarchy "LT24Setup:DUT_SETUP" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 204
Info (12128): Elaborating entity "LT24InitReset" for hierarchy "LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at LT24InitReset.vhd(65): object "to_10msec" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 65
Info (12128): Elaborating entity "LT24InitLCD" for hierarchy "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at LT24InitLCD.vhd(77): object "RomData" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 77
Info (12128): Elaborating entity "romsinc" for hierarchy "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 88
Info (12128): Elaborating entity "LCD_CTRL" for hierarchy "LCD_CTRL:DUT_LCD_Ctrl" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at LCD_CTRL.vhd(30): object "x" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at LCD_CTRL.vhd(31): object "y" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 31
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(138): signal "LD_X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 138
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(146): signal "LD_Y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 146
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(168): signal "LD_RGB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 168
Warning (10631): VHDL Process Statement warning at LCD_CTRL.vhd(164): inferring latch(es) for signal or variable "rgbreg", which holds its previous value in one or more paths through the process File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(176): signal "LD_NUMPIX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 176
Warning (10631): VHDL Process Statement warning at LCD_CTRL.vhd(172): inferring latch(es) for signal or variable "num_pix", which holds its previous value in one or more paths through the process File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[0]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[1]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[2]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[3]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[4]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[5]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[6]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[7]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[8]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[9]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[10]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[11]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[12]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[13]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[14]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[15]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[16]" at LCD_CTRL.vhd(172) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "rgbreg[0]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[1]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[2]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[3]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[4]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[5]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[6]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[7]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[8]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[9]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[10]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[11]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[12]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[13]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[14]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[15]" at LCD_CTRL.vhd(164) File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (12128): Elaborating entity "LCD_DRAWING" for hierarchy "LCD_DRAWING:DUT_LCD_Drawing" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 261
Info (12128): Elaborating entity "LCD_UART" for hierarchy "LCD_UART:DUT_LCD_UART" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 287
Warning (10036): Verilog HDL or VHDL warning at LCD_UART.vhd(36): object "REGDPLZ_out" assigned a value but never read File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kn84.tdf
    Info (12023): Found entity 1: altsyncram_kn84 File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/altsyncram_kn84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/decode_tma.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/mux_oib.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_t8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_85j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.12.20:47:00 Progress: Loading sld1e29b031/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e29b031/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/db/ip/sld1e29b031/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM|rom" is uninferred due to inappropriate RAM size File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 16
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[4]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[3]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[2]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[1]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[10]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[9]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[8]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[7]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[6]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[15]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[14]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[13]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[12]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[13]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[16]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[11]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[16]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[10]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[16]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[0]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|num_pix[2]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 39
    Warning (13410): Pin "LT24_RD_N" is stuck at VCC File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "LEDR[6]" driven by bidirectional pin "GPIO_0[5]" cannot be tri-stated File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/mmjon/OneDrive/Documentos/GitHub/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
Info (21057): Implemented 1635 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1355 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Sun Dec 12 20:47:17 2021
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:43


