<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Timing Simulation Options</title><link rel="Prev" href="options_io_timing_analysis.htm" title="Previous" /><link rel="Next" href="options_bitstream.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/pnp.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN3QsbXe_002bAjry0KW7yjFeKIQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Strategies/options_timing_simulation.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm#1138004">Strategy Reference Guide</a> &gt; Timing Simulation Options</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1138004" class="Heading1"><span></span>Timing Simulation Options</h2><p id="ww1138005" class="BodyAfterHead"><span></span>This page lists all strategy options associated with the Timing Simulation process. The options available for user setting are dependent on the target device of your project.</p><div id="ww1156979" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147185" title="Timing Simulation Options">Generate PUR in the Netlist</a></span></div><div id="ww1156997" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147192" title="Timing Simulation Options">Generate X for Setup/Hold Violation</a></span></div><div id="ww1157001" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147209" title="Timing Simulation Options">Hold Check Min Speed Grade</a></span></div><div id="ww1157009" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147240" title="Timing Simulation Options">Multichip Module Prefix</a></span></div><div id="ww1157013" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147253" title="Timing Simulation Options">Negative Setup-Hold Times</a></span></div><div id="ww1157021" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147272" title="Timing Simulation Options">Retarget Speed Grade</a></span></div><div id="ww1374045" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147227" title="Timing Simulation Options">Timing Simulation Max Delay between Buffers (ps)</a></span></div><div id="ww1374046" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1372699" title="Timing Simulation Options">Transport Mode of Path Delay in VHDL</a></span></div><div id="ww1374050" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147289" title="Timing Simulation Options">Verilog Hierarchy Separator</a></span></div><div id="ww1374054" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_timing_simulation.htm#ww1147980" title="Timing Simulation Options">Write Verbose Netlist</a></span></div><h5 id="ww1147185" class="HeadingRunIn"><span></span>Generate PUR in the Netlist</h5><p id="ww1147187" class="Body"><span></span>When this is set to False, the timing simulation file generation process will not write PUR instance in the Verilog/VHDL backannotation netlist. Then you have to instantiate PUR in the test bench.</p><h5 id="ww1147192" class="HeadingRunIn"><span></span>Generate X for Setup/Hold Violation</h5><p id="ww1147194" class="Body"><span></span>When this is set to True, the Timing Simulation process will place X notifiers in the output file on flip-flops with setup and/or hold time violations.</p><h5 id="ww1147209" class="HeadingRunIn"><span></span>Hold Check Min Speed Grade</h5><p id="ww1147211" class="BodyAfterHead"><span></span>Setting this to True replaces all timing information for back annotation with the minimum timing for all paths.</p><p id="ww1147212" class="Body"><span></span>This option is used for simulation of hold time requirements. Separate simulations are required for hold time verification (-min switch) and delay time verification (normal output).</p><h5 id="ww1147227" class="HeadingRunIn"><span></span>Timing Simulation Max Delay between Buffers (ps)</h5><p id="ww1147229" class="BodyAfterHead"><span></span>Distributes routing delays by splitting the signal and inserting buffers. The delay value assigned represents the maximum delay number in picoseconds between each buffer (1000 ps by default).</p><h5 id="ww1147240" class="HeadingRunIn"><span></span>Multichip Module Prefix</h5><p id="ww1147242" class="BodyAfterHead"><span></span>Adds a prefix to module names to make them unique for multi-chip simulation.</p><h5 id="ww1147253" class="HeadingRunIn"><span></span>Negative Setup-Hold Times</h5><p id="ww1147255" class="BodyAfterHead"><span></span>Allows you to select negative setup time and negative hold time for better accuracy.</p><p id="ww1147256" class="Body"><span></span>The default is True. You can set it to False for those simulators that might not be able to handle negative setup- hold times.</p><h5 id="ww1147272" class="HeadingRunIn"><span></span>Retarget Speed Grade</h5><p id="ww1147274" class="BodyAfterHead"><span></span>Retargets back annotation to a different performance grade than the one used to create the Native Circuit Description (.ncd) file.</p><p id="ww1147275" class="Body"><span></span>You are limited to those performance grades available for the device used in the NCD file.</p><h5 id="ww1372699" class="HeadingRunIn"><span></span>Transport Mode of Path Delay in VHDL</h5><p id="ww1373829" class="Body"><span></span>When this is set to True, the VitalTransport glitch propagation type is used rather than the default OnDetect glitch propagation type.  This selection should be used to prevent filtering of a glitch when an input pulse is shorter than the propagation delay..</p><p id="ww1373883" class="Body"><span></span>The default is False. The option is only available for VHDL designs.</p><h5 id="ww1147289" class="HeadingRunIn"><span></span>Verilog Hierarchy Separator</h5><p id="ww1147291" class="BodyAfterHead"><span></span>Specifies the hierarchy separator character which will be used in name generation when the design hierarchy is flattened.</p><p id="ww1147292" class="Body"><span></span>The default setting is “/”. You can specify an alpha-numeric character or special character as the hierarchy separator.</p><p id="ww1147293" class="Body"><span></span>For alpha-numeric characters, just enter the character as is in the edit box. For special characters (such as +, -, and so on), encapsulate the character with double quotes, for example, “+”, “-”.</p><p id="ww1147294" class="Body"><span></span>The option is only available for Verilog designs.</p><h5 id="ww1147980" class="HeadingRunIn"><span></span>Write Verbose Netlist</h5><p id="ww1147982" class="BodyAfterHead"><span></span>When this is set to False (default), a parameterized netlist will be generated. The parameterized format contains less details, but is more compact in size and memory efficient within the simulator.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>