 !2=! {i1 2, !3}

declare  32 @llv8.mx6.av;   
;  

declare <8 x i64> @llvm.x86.aùvx512.mask.bvtpd2qW5.2(<8 x double>, <8 x i64>, i8, i32)

define <8 x i64>@tes +; !*




'
  
dx.1eclare i32@llvm.hexagon.S2.lsrp64pcri 
 4.E
6()



1!+
;