// Seed: 2853826551
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire _id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_8
  );
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  wire id_14 = -1;
  logic [7:0] id_15;
  always begin : LABEL_0
    id_15[-1] = id_2[id_11];
  end
  parameter id_16 = 1'b0;
endmodule
