<html>
<head><meta charset="utf-8"><title>wasmtime / Issue #2147 [AArch64] Index out of bounds in p... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.232147.20.5BAArch64.5D.20Index.20out.20of.20bounds.20in.20p.2E.2E.2E.html">wasmtime / Issue #2147 [AArch64] Index out of bounds in p...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="207433719"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%232147%20%5BAArch64%5D%20Index%20out%20of%20bounds%20in%20p.../near/207433719" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.232147.20.5BAArch64.5D.20Index.20out.20of.20bounds.20in.20p.2E.2E.2E.html#207433719">(Aug 19 2020 at 16:59)</a>:</h4>
<p>bjorn3 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/2147">Issue #2147</a>:</p>
<blockquote>
<div class="codehilite"><pre><span></span><code><span class="n">test</span><span class="w"> </span><span class="n">compile</span><span class="w"></span>
<span class="n">target</span><span class="w"> </span><span class="n">aarch64</span><span class="w"></span>

<span class="n">function</span><span class="w"> </span><span class="n">u0</span>:<span class="mi">0</span><span class="p">()</span><span class="w"> </span>-&gt; <span class="kt">i8</span> <span class="nc">system_v</span><span class="w"> </span><span class="p">{</span><span class="w"></span>

<span class="n">block0</span>:
    <span class="nc">v0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iconst</span><span class="p">.</span><span class="kt">i16</span><span class="w"> </span><span class="mh">0xddcc</span><span class="w"></span>
<span class="w">    </span><span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">icmp</span><span class="p">.</span><span class="kt">i16</span><span class="w"> </span><span class="n">ne</span><span class="w"> </span><span class="n">v0</span><span class="p">,</span><span class="w"> </span><span class="n">v0</span><span class="w"></span>
<span class="w">    </span><span class="n">v2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bint</span><span class="p">.</span><span class="kt">i8</span><span class="w"> </span><span class="n">v1</span><span class="w"></span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">v2</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</code></pre></div>


<div class="codehilite"><pre><span></span><code><span class="n">thread</span><span class="w"> </span><span class="na">&#39;worker</span><span class="w"> </span><span class="err">#</span><span class="mi">2</span><span class="err">&#39;</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="na">&#39;index</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">bounds</span>: <span class="nc">the</span><span class="w"> </span><span class="n">len</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="n">but</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">index</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="mi">0</span><span class="err">&#39;</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">942</span>:<span class="mi">19</span><span class="w"></span>
<span class="n">stack</span><span class="w"> </span><span class="n">backtrace</span>:
<span class="p">[</span><span class="o">..</span><span class="p">.]</span><span class="w"></span>
<span class="w">  </span><span class="mi">13</span>: <span class="nc">core</span>::<span class="n">panicking</span>::<span class="n">panic_bounds_check</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">src</span><span class="o">/</span><span class="n">libcore</span><span class="o">/</span><span class="n">panicking</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">69</span><span class="w"></span>
<span class="w">  </span><span class="mi">14</span>: <span class="o">&lt;</span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">LowerCtx</span><span class="o">&gt;</span>::<span class="n">input_ty</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">942</span><span class="w"></span>
<span class="w">  </span><span class="mi">15</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_reg</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">209</span><span class="w"></span>
<span class="w">  </span><span class="mi">16</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_rse</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">358</span><span class="w"></span>
<span class="w">  </span><span class="mi">17</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_rse_imm12</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">422</span><span class="w"></span>
<span class="w">  </span><span class="mi">18</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower_inst</span>::<span class="n">lower_insn_to_regs</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower_inst</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">1597</span><span class="w"></span>
<span class="w">  </span><span class="mi">19</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="o">&lt;</span><span class="k">impl</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">LowerBackend</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span><span class="o">&gt;</span>::<span class="n">lower</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">1191</span><span class="w"></span>
<span class="w">  </span><span class="mi">20</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span>::<span class="n">lower_clif_block</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">599</span><span class="w"></span>
<span class="w">  </span><span class="mi">21</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span>::<span class="n">lower</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">761</span><span class="w"></span>
<span class="w">  </span><span class="mi">22</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span>::<span class="n">compile</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">28</span><span class="w"></span>
<span class="w">  </span><span class="mi">23</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span>::<span class="n">compile_vcode</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="k">mod</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">51</span><span class="w"></span>
<span class="w">  </span><span class="mi">24</span>: <span class="o">&lt;</span><span class="n">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">MachBackend</span><span class="o">&gt;</span>::<span class="n">compile_function</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="k">mod</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">62</span><span class="w"></span>
<span class="w">  </span><span class="mi">25</span>: <span class="nc">cranelift_codegen</span>::<span class="n">context</span>::<span class="n">Context</span>::<span class="n">compile</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">context</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">192</span><span class="w"></span>
<span class="p">[</span><span class="o">..</span><span class="p">.]</span><span class="w"></span>
</code></pre></div>


<p>ac6539abd7f7f033332a5d3e479c968fa0ffdedd</p>
<p>What happens is that during codegen of the <code>icmp</code>, <code>put_input_in_rse</code> tries to load the input of <code>icmp</code> (<code>v0</code>) into the first input register of the instruction producing it (<code>iconst</code>), which doesn't have any input registers. This would likely result in a miscompilation if the producing instruction did have input registers.</p>
</blockquote>



<a name="207443095"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%232147%20%5BAArch64%5D%20Index%20out%20of%20bounds%20in%20p.../near/207443095" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.232147.20.5BAArch64.5D.20Index.20out.20of.20bounds.20in.20p.2E.2E.2E.html#207443095">(Aug 19 2020 at 18:18)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/2147#issuecomment-676584416">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/2147">Issue #2147</a>:</p>
<blockquote>
<p>Thanks! Left a review over in your PR.</p>
<p>As a note w.r.t. Wasm stability: this should not affect any Wasm use-cases, as we see only 32/64-bit types there. Certainly is important for other uses (rustc backend, etc.) though!</p>
</blockquote>



<a name="207558631"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%232147%20%5BAArch64%5D%20Index%20out%20of%20bounds%20in%20p.../near/207558631" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.232147.20.5BAArch64.5D.20Index.20out.20of.20bounds.20in.20p.2E.2E.2E.html#207558631">(Aug 20 2020 at 18:41)</a>:</h4>
<p>cfallin closed <a href="https://github.com/bytecodealliance/wasmtime/issues/2147">Issue #2147</a>:</p>
<blockquote>
<div class="codehilite"><pre><span></span><code><span class="n">test</span><span class="w"> </span><span class="n">compile</span><span class="w"></span>
<span class="n">target</span><span class="w"> </span><span class="n">aarch64</span><span class="w"></span>

<span class="n">function</span><span class="w"> </span><span class="n">u0</span>:<span class="mi">0</span><span class="p">()</span><span class="w"> </span>-&gt; <span class="kt">i8</span> <span class="nc">system_v</span><span class="w"> </span><span class="p">{</span><span class="w"></span>

<span class="n">block0</span>:
    <span class="nc">v0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iconst</span><span class="p">.</span><span class="kt">i16</span><span class="w"> </span><span class="mh">0xddcc</span><span class="w"></span>
<span class="w">    </span><span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">icmp</span><span class="p">.</span><span class="kt">i16</span><span class="w"> </span><span class="n">ne</span><span class="w"> </span><span class="n">v0</span><span class="p">,</span><span class="w"> </span><span class="n">v0</span><span class="w"></span>
<span class="w">    </span><span class="n">v2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bint</span><span class="p">.</span><span class="kt">i8</span><span class="w"> </span><span class="n">v1</span><span class="w"></span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">v2</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</code></pre></div>


<div class="codehilite"><pre><span></span><code><span class="n">thread</span><span class="w"> </span><span class="na">&#39;worker</span><span class="w"> </span><span class="err">#</span><span class="mi">2</span><span class="err">&#39;</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="na">&#39;index</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">bounds</span>: <span class="nc">the</span><span class="w"> </span><span class="n">len</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="n">but</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">index</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="mi">0</span><span class="err">&#39;</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">942</span>:<span class="mi">19</span><span class="w"></span>
<span class="n">stack</span><span class="w"> </span><span class="n">backtrace</span>:
<span class="p">[</span><span class="o">..</span><span class="p">.]</span><span class="w"></span>
<span class="w">  </span><span class="mi">13</span>: <span class="nc">core</span>::<span class="n">panicking</span>::<span class="n">panic_bounds_check</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">src</span><span class="o">/</span><span class="n">libcore</span><span class="o">/</span><span class="n">panicking</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">69</span><span class="w"></span>
<span class="w">  </span><span class="mi">14</span>: <span class="o">&lt;</span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">LowerCtx</span><span class="o">&gt;</span>::<span class="n">input_ty</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">942</span><span class="w"></span>
<span class="w">  </span><span class="mi">15</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_reg</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">209</span><span class="w"></span>
<span class="w">  </span><span class="mi">16</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_rse</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">358</span><span class="w"></span>
<span class="w">  </span><span class="mi">17</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="n">put_input_in_rse_imm12</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">422</span><span class="w"></span>
<span class="w">  </span><span class="mi">18</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower_inst</span>::<span class="n">lower_insn_to_regs</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower_inst</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">1597</span><span class="w"></span>
<span class="w">  </span><span class="mi">19</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">lower</span>::<span class="o">&lt;</span><span class="k">impl</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">LowerBackend</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span><span class="o">&gt;</span>::<span class="n">lower</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">1191</span><span class="w"></span>
<span class="w">  </span><span class="mi">20</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span>::<span class="n">lower_clif_block</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">599</span><span class="w"></span>
<span class="w">  </span><span class="mi">21</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">lower</span>::<span class="n">Lower</span><span class="o">&lt;</span><span class="n">I</span><span class="o">&gt;</span>::<span class="n">lower</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">lower</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">761</span><span class="w"></span>
<span class="w">  </span><span class="mi">22</span>: <span class="nc">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span>::<span class="n">compile</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">28</span><span class="w"></span>
<span class="w">  </span><span class="mi">23</span>: <span class="nc">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span>::<span class="n">compile_vcode</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="k">mod</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">51</span><span class="w"></span>
<span class="w">  </span><span class="mi">24</span>: <span class="o">&lt;</span><span class="n">cranelift_codegen</span>::<span class="n">isa</span>::<span class="n">aarch64</span>::<span class="n">AArch64Backend</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">MachBackend</span><span class="o">&gt;</span>::<span class="n">compile_function</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">isa</span><span class="o">/</span><span class="n">aarch64</span><span class="o">/</span><span class="k">mod</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">62</span><span class="w"></span>
<span class="w">  </span><span class="mi">25</span>: <span class="nc">cranelift_codegen</span>::<span class="n">context</span>::<span class="n">Context</span>::<span class="n">compile</span><span class="w"></span>
<span class="w">             </span><span class="n">at</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">context</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">192</span><span class="w"></span>
<span class="p">[</span><span class="o">..</span><span class="p">.]</span><span class="w"></span>
</code></pre></div>


<p>ac6539abd7f7f033332a5d3e479c968fa0ffdedd</p>
<p>What happens is that during codegen of the <code>icmp</code>, <code>put_input_in_rse</code> tries to load the input of <code>icmp</code> (<code>v0</code>) into the first input register of the instruction producing it (<code>iconst</code>), which doesn't have any input registers. This would likely result in a miscompilation if the producing instruction did have input registers.</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>