# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui work.simulacao32
# vsim -gui work.simulacao32 
# Start time: 13:39:59 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction/memBlock0 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction/memBlock1 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction/memBlock2 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction/memBlock3 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip32.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock0 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock1 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock2 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock3 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock4 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock5 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock6 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# ** Error: (vsim-3033) C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v(70): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData/memBlock7 File: C:/Users/jgav/Desktop/PROJETO/ramOnChip64.v
#         Searched libraries:
#             C:/Users/jgav/Desktop/PROJETO/work
# Loading work.mux_2inAlu
# Error loading design
# End time: 13:39:59 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vsim -gui work.simulacao32 -L altera_mf_ver
# vsim -gui work.simulacao32 -L altera_mf_ver 
# Start time: 13:40:18 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [TFMPC] - Too few port connections. Expected 59, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [TFMPC] - Missing connection for port 'MuxExcecao_Exit'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(63): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftbivthb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbivthb
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 13:45:50 on Oct 11,2019, Elapsed time: 0:05:32
# Errors: 0, Warnings: 19
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 13:45:50 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Error: (vsim-3063) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): Port 'MuxExcecao' not found in the connected module (23rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'MuxExcecao_Exit'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
# Error loading design
# End time: 13:45:53 on Oct 11,2019, Elapsed time: 0:00:03
# Errors: 1, Warnings: 17
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 13:46:29 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfte7tsjb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte7tsjb
add wave -position 1  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 13:48:39 on Oct 11,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 13:48:39 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft4y00kw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4y00kw
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:03:49 on Oct 11,2019, Elapsed time: 0:15:10
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:03:49 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftkdtdke".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkdtdke
add wave -position 2  sim:/simulacao32/up/EPCRegister/DadoOut
add wave -position 3  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 4  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ns.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:17:49 on Oct 11,2019, Elapsed time: 0:14:00
# Errors: 1, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:17:49 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft6id4in".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6id4in
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ns.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:20:16 on Oct 11,2019, Elapsed time: 0:02:27
# Errors: 1, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:20:17 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftxs15xk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxs15xk
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ns.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:23:50 on Oct 11,2019, Elapsed time: 0:03:33
# Errors: 1, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:23:50 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft9smrsh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9smrsh
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 3  sim:/simulacao32/up/UnitCtrl/Estado
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:28:19 on Oct 11,2019, Elapsed time: 0:04:29
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:28:19 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft2j3s56".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2j3s56
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:36:11 on Oct 11,2019, Elapsed time: 0:07:52
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:36:11 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfti6cvtr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti6cvtr
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:38:14 on Oct 11,2019, Elapsed time: 0:02:03
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:38:14 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftneb584".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftneb584
add wave -position 2  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:42:45 on Oct 11,2019, Elapsed time: 0:04:31
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:42:45 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftvbztrf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvbztrf
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:47:50 on Oct 11,2019, Elapsed time: 0:05:05
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:47:51 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftze4ec5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftze4ec5
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 14:55:51 on Oct 11,2019, Elapsed time: 0:08:00
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 14:55:51 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftsyqkkq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsyqkkq
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:02:01 on Oct 11,2019, Elapsed time: 0:06:10
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:02:01 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfthzd50w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthzd50w
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv failed with 1 errors.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv failed with 1 errors.
# 21 compiles, 2 failed with 2 errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv failed with 1 errors.
# 21 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:29:12 on Oct 11,2019, Elapsed time: 0:27:11
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:29:12 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftkh597j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkh597j
add wave -position 2  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:34:02 on Oct 11,2019, Elapsed time: 0:04:50
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:34:02 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft7y7b02".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7y7b02
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful with warnings.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:40:53 on Oct 11,2019, Elapsed time: 0:06:51
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:40:53 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft6gsgdi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gsgdi
add wave -position 2  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:43:22 on Oct 11,2019, Elapsed time: 0:02:29
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:43:22 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftyiew4r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyiew4r
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:48:25 on Oct 11,2019, Elapsed time: 0:05:03
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:48:25 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfttcyqiv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttcyqiv
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
run -all
restart
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 15:54:08 on Oct 11,2019, Elapsed time: 0:05:43
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 15:54:08 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Too few port connections. Expected 59, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(64): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(74): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(131): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(199): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(219): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(238): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(254): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftyyi0b9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyyi0b9
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:07:38 on Oct 11,2019, Elapsed time: 0:13:30
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:07:38 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (7) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftav2y5a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftav2y5a
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:12:52 on Oct 11,2019, Elapsed time: 0:05:14
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:12:52 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftkykcv4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkykcv4
add wave -position 1  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:14:16 on Oct 11,2019, Elapsed time: 0:01:24
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:14:16 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft9mby0t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9mby0t
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:16:46 on Oct 11,2019, Elapsed time: 0:02:30
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:16:46 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftd5k89q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd5k89q
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:19:30 on Oct 11,2019, Elapsed time: 0:02:44
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:19:31 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftsevhgg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsevhgg
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:22:05 on Oct 11,2019, Elapsed time: 0:02:34
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:22:05 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft4a0fds".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4a0fds
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:24:19 on Oct 11,2019, Elapsed time: 0:02:14
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:24:19 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (4) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [PCDPC] - Port size (3) does not match connection size (4) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft15jf5e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft15jf5e
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:27:23 on Oct 11,2019, Elapsed time: 0:03:04
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:27:23 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(190): [PCDPC] - Port size (4) does not match connection size (3) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxA File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (4) does not match connection size (3) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft8nr8gt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8nr8gt
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 4  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
run -all
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:28:55 on Oct 11,2019, Elapsed time: 0:01:32
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:28:55 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (4) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(190): [PCDPC] - Port size (4) does not match connection size (3) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxA File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (4) does not match connection size (3) for port 'SelMux4'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftzvyzjh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzvyzjh
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:31:05 on Oct 11,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 20
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:31:05 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(75): [PCDPC] - Port size (1) does not match connection size (3) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/Controle.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/UnitCtrl File: C:/Users/jgav/Desktop/PROJETO/Controle.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft13rsj9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft13rsj9
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:36:55 on Oct 11,2019, Elapsed time: 0:05:50
# Errors: 0, Warnings: 19
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:36:55 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfty9yf46".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty9yf46
add wave -position 2  sim:/simulacao32/up/Banco_Reg/regs
add wave -position 3  sim:/simulacao32/up/UnitCtrl/Estado
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:47:02 on Oct 11,2019, Elapsed time: 0:10:07
# Errors: 0, Warnings: 19
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:47:02 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft48m8xi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48m8xi
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:48:45 on Oct 11,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:48:45 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft2scxec".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2scxec
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:52:00 on Oct 11,2019, Elapsed time: 0:03:15
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:52:00 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft8c77a5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8c77a5
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:54:33 on Oct 11,2019, Elapsed time: 0:02:33
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:54:33 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlfte9fn4y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte9fn4y
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:57:29 on Oct 11,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:57:29 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft3ity6q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ity6q
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 16:59:36 on Oct 11,2019, Elapsed time: 0:02:07
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 16:59:36 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftsseknn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsseknn
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 17:01:55 on Oct 11,2019, Elapsed time: 0:02:19
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 17:01:55 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftxi247n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxi247n
add wave -position 3  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 4  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 17:03:14 on Oct 11,2019, Elapsed time: 0:01:19
# Errors: 0, Warnings: 18
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 17:03:14 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlftzeaj6a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzeaj6a
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
restart
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Too few port connections. Expected 60, found 57.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(65): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(132): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(200): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(220): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(224): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(243): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(259): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Controle.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of ExcecaoExtend.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of LoadBlock.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux_2in.sv was successful.
# Compile of mux_2inAlu.sv was successful.
# Compile of mux3_in.sv was successful.
# Compile of mux4_in.sv was successful.
# Compile of mux8_in.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of StoreBlock.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.simulacao32
# End time: 17:38:21 on Oct 11,2019, Elapsed time: 0:35:07
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.simulacao32 
# Start time: 17:38:21 on Oct 11,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.LoadBlock
# Loading work.StoreBlock
# Loading work.Controle
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.SignExtend
# Loading work.Deslocamento
# Loading work.bancoReg
# Loading work.mux4_in
# Loading work.mux8_in
# Loading work.ExcecaoExtend
# Loading work.mux_2in
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.mux_2inAlu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(66): [TFMPC] - Too few port connections. Expected 61, found 58.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(66): [PCDPC] - Port size (3) does not match connection size (1) for port 'SelMuxPC'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/UP.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up File: C:/Users/jgav/Desktop/PROJETO/UP.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(66): [TFMPC] - Missing connection for port 'SelMuxExcecao'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(66): [TFMPC] - Missing connection for port 'EPCwrite'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/simulacao32.sv(66): [TFMPC] - Missing connection for port 'extensaoPC'.
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(133): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryInstruction File: C:/Users/jgav/Desktop/PROJETO/Memoria32.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(133): [TFMPC] - Missing connection for port 'waddress'.
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(133): [TFMPC] - Missing connection for port 'Datain'.
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(207): [PCDPC] - Port size (64) does not match connection size (2) for port 'MuxA_d'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxExcecao File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3015) C:/Users/jgav/Desktop/PROJETO/UP.sv(227): [PCDPC] - Port size (8) does not match connection size (64) for port 'entrada'. The port definition is at: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/ExcecaoExtend File: C:/Users/jgav/Desktop/PROJETO/ExcecaoExtend.sv
# ** Warning: (vsim-3017) C:/Users/jgav/Desktop/PROJETO/UP.sv(231): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MuxPC File: C:/Users/jgav/Desktop/PROJETO/mux4_in.sv
# ** Warning: (vsim-3722) C:/Users/jgav/Desktop/PROJETO/UP.sv(231): [TFMPC] - Missing connection for port 'MuxA_d'.
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(250): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(250): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/jgav/Desktop/PROJETO/UP.sv(250): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/Ula File: C:/Users/jgav/Desktop/PROJETO/ula64.vhd
# ** Warning: (vsim-3839) C:/Users/jgav/Desktop/PROJETO/UP.sv(266): Variable '/simulacao32/up/MemData', driven via a port connection, is multiply driven. See C:/Users/jgav/Desktop/PROJETO/UP.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /simulacao32/up/MemoryData File: C:/Users/jgav/Desktop/PROJETO/Memoria64.sv
add wave -position end  sim:/simulacao32/CLKPERIOD
add wave -position end  sim:/simulacao32/CLKDELAY
add wave -position end  sim:/simulacao32/clk
add wave -position end  sim:/simulacao32/rst
add wave -position end  sim:/simulacao32/MemRead
add wave -position end  sim:/simulacao32/SelMuxA
add wave -position end  sim:/simulacao32/SelMuxB
add wave -position end  sim:/simulacao32/SelMuxMem
add wave -position end  sim:/simulacao32/SelMuxAlu
add wave -position end  sim:/simulacao32/SelMuxPC
add wave -position end  sim:/simulacao32/SelMuxMul
add wave -position end  sim:/simulacao32/SelMuxShift
add wave -position end  sim:/simulacao32/PCwrite
add wave -position end  sim:/simulacao32/IRWrite
add wave -position end  sim:/simulacao32/RegWrite
add wave -position end  sim:/simulacao32/loadRegA
add wave -position end  sim:/simulacao32/loadRegB
add wave -position end  sim:/simulacao32/loadRegMemData
add wave -position end  sim:/simulacao32/loadRegAluOut
add wave -position end  sim:/simulacao32/MemData_Write
add wave -position end  sim:/simulacao32/MuxExcecao_Exit
add wave -position end  sim:/simulacao32/PC
add wave -position end  sim:/simulacao32/EPC
add wave -position end  sim:/simulacao32/AluExit
add wave -position end  sim:/simulacao32/RegA_Exit
add wave -position end  sim:/simulacao32/RegB_Exit
add wave -position end  sim:/simulacao32/AluOut
add wave -position end  sim:/simulacao32/MemData
add wave -position end  sim:/simulacao32/MemDataReg_Exit
add wave -position end  sim:/simulacao32/i19_15
add wave -position end  sim:/simulacao32/i24_20
add wave -position end  sim:/simulacao32/WriteRegister
add wave -position end  sim:/simulacao32/i6_0
add wave -position end  sim:/simulacao32/i31_0
add wave -position end  sim:/simulacao32/SignExit
add wave -position end  sim:/simulacao32/ShiftExit
add wave -position end  sim:/simulacao32/ShiftLeftExit
add wave -position end  sim:/simulacao32/MemExit
add wave -position end  sim:/simulacao32/MuxA_Exit
add wave -position end  sim:/simulacao32/MuxB_Exit
add wave -position end  sim:/simulacao32/WriteDataReg
add wave -position end  sim:/simulacao32/MuxPC_Exit
add wave -position end  sim:/simulacao32/MuxMul_Exit
add wave -position end  sim:/simulacao32/MuxShift_Exit
add wave -position end  sim:/simulacao32/MuxAlu_Exit
add wave -position end  sim:/simulacao32/ExcecaoExtend_Exit
add wave -position end  sim:/simulacao32/ShiftLeftMulExit
add wave -position end  sim:/simulacao32/dataout1
add wave -position end  sim:/simulacao32/dataout2
add wave -position end  sim:/simulacao32/Num
add wave -position end  sim:/simulacao32/Shift
add wave -position end  sim:/simulacao32/AluOperation
add wave -position end  sim:/simulacao32/AluZero
add wave -position end  sim:/simulacao32/AluMenor
add wave -position end  sim:/simulacao32/AluIgual
add wave -position end  sim:/simulacao32/PCWriteCond
add wave -position end  sim:/simulacao32/LoadTYPE
add wave -position end  sim:/simulacao32/StoreTYPE
add wave -position end  sim:/simulacao32/LoadResultExit
add wave -position end  sim:/simulacao32/Store_Exit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jgav  Hostname: HWC25  ProcessID: 956
#           Attempting to use alternate WLF file "./wlft6v9vwg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6v9vwg
add wave -position 2  sim:/simulacao32/up/UnitCtrl/Estado
add wave -position 3  sim:/simulacao32/up/Banco_Reg/regs
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryInstruction.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.MemoryData.memBlock7.altsyncram_component.m_default.altsyncram_inst
