# Reading F:/ModelSIm/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap usim F:/PDS_2022.1/sim_lib/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap adc F:/PDS_2022.1/sim_lib/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrc F:/PDS_2022.1/sim_lib/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ddrphy F:/PDS_2022.1/sim_lib/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap hsst_e2 F:/PDS_2022.1/sim_lib/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap iolhr_dft F:/PDS_2022.1/sim_lib/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ipal_e1 F:/PDS_2022.1/sim_lib/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap pciegen2 F:/PDS_2022.1/sim_lib/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:08:30 on May 14,2024
# vlog -reportprogress 300 E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv -work work 
# -- Compiling module MEMs_microphone_driver
# 
# Top level modules:
# 	MEMs_microphone_driver
# End time: 14:08:30 on May 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:08:30 on May 14,2024
# vlog -reportprogress 300 E:/FPGA/PangoProjects/Pango_MicArray/ipcore/mic_pll/mic_pll.v -work work 
# -- Compiling module mic_pll
# 
# Top level modules:
# 	mic_pll
# End time: 14:08:31 on May 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:08:31 on May 14,2024
# vlog -reportprogress 300 E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v -work work 
# -- Compiling module tb_MEMs_microphone_driver
# 
# Top level modules:
# 	tb_MEMs_microphone_driver
# End time: 14:08:31 on May 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_MEMs_microphone_driver usim.GTP_GRS 
# Start time: 14:08:31 on May 14,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing E:/FPGA/PangoProjects/Pango_MicArray/sim/behav/work.tb_MEMs_microphone_driver
# Loading work.tb_MEMs_microphone_driver
# Loading usim.GTP_GRS
# Refreshing E:/FPGA/PangoProjects/Pango_MicArray/sim/behav/work.MEMs_microphone_driver
# Loading sv_std.std
# Loading work.MEMs_microphone_driver
# Refreshing F:/PDS_2022.1/sim_lib/usim.GTP_DFF
# Loading usim.GTP_DFF
# Refreshing E:/FPGA/PangoProjects/Pango_MicArray/sim/behav/work.mic_pll
# Loading work.mic_pll
# Loading usim.GTP_PLL_E3
# Loading usim.GTP_CLKBUFGCE
# ** Warning: (vsim-3017) E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v(103): [TFMPC] - Too few port connections. Expected 16, found 14.
#    Time: 0 fs  Iteration: 0  Instance: /tb_MEMs_microphone_driver/u_MEMs_microphone_driver File: E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv
# ** Error: (vsim-3063) E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v(103): Port 'clk' not found in the connected module (1st connection).
#    Time: 0 fs  Iteration: 0  Instance: /tb_MEMs_microphone_driver/u_MEMs_microphone_driver File: E:/FPGA/PangoProjects/Pango_MicArray/source/MEMs_microphone_driver.sv
# ** Warning: (vsim-3722) E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v(103): [TFMPC] - Missing connection for port 'osc_clk'.
# ** Warning: (vsim-3722) E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v(103): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) E:/FPGA/PangoProjects/Pango_MicArray/source/tb_microphone.v(103): [TFMPC] - Missing connection for port 'q'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_behav_simulate.tcl PAUSED at line 6
# End time: 14:08:54 on May 14,2024, Elapsed time: 0:00:23
# Errors: 1, Warnings: 5
