Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<840fd9a4> and feature <CONPRO2>...
TDI: Opening tool <leonardo>...
  Parsing tool file <leonardo.tool>...
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
Parsing file <m.cp>...
Compiling module <m>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Mutex>...
      Parsing module file <mutex.mod>...
      EMI [Object Mutex.mutex.root]#init: Initializing module ...
      EMI <Object Mutex.mutex.root>: creating rules for module...
      Added module <Mutex>.
        EMI <Mutex>: adding object type <mutex>...
    Added module <System>.
    EMI <Object Mutex.mutex.root>: creating object <m>...
      EMI [Object Mutex.mutex.m]#read_methods: added method <init>.
      EMI [Object Mutex.mutex.m]#read_methods: added method <lock>.
      EMI [Object Mutex.mutex.m]#read_methods: added method <unlock>.
    EMI <Object Mutex.mutex.m>: creating rules for module...
  Analyzing function blocks...
  Analyzing processes...
    Info [line 7]: Analyzing process <p_0>...
      Analyzing process <p_0>...
    Info [line 19]: Analyzing process <p_1>...
      Analyzing process <p_1>...
    Info [line 19]: Analyzing process <p_2>...
      Analyzing process <p_2>...
    Info [line 19]: Analyzing process <p_3>...
      Analyzing process <p_3>...
    System sys.sim_cycles: setting simulation cycles to 300.
    Info [line 28]: Analyzing process <main>...
      Analyzing process <main>...
        Warning [line 35]: Changing non block array <p> to dynamic selection mode.
  Performing program graph transformations and optimization for module <M>...
    in process <p_0>...
      Resolving object dependencies for process <p_0>...
    in process <p_1>...
      Resolving object dependencies for process <p_1>...
    in process <p_2>...
      Resolving object dependencies for process <p_2>...
    in process <p_3>...
      Resolving object dependencies for process <p_3>...
    in process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_M>...
  Found 16 primary toplevel symbols.
  Found 5 processes.
  Found 0 shared function blocks.
Synthesizing main module <M>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <M.p_0>
        Removed 0 instructions(s).
      in process <M.p_1>
        Removed 0 instructions(s).
      in process <M.p_2>
        Removed 0 instructions(s).
      in process <M.p_3>
        Removed 0 instructions(s).
      in process <M.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p_0> ...
      ... in process <p_1> ...
      ... in process <p_2> ...
      ... in process <p_3> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <M.p_0>
        Removed 0 operand(s).
      in process <M.p_1>
        Removed 0 operand(s).
      in process <M.p_2>
        Removed 0 operand(s).
      in process <M.p_3>
        Removed 0 operand(s).
      in process <M.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 0.
  Resolving object guards...
    Found 4 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
  EMI [Object Mutex.mutex.m]#compiler: Compiling external module interface...
    Synthesizing process instructions...
      in process <M.p_0>...
        Compacting MicroCode instructions...
        Resolving boolean expressions for process <p_0>...
        Binding MicroCode instructions...
        Extracting ALU for process <p_0>...
        Post type alignment of expressions for process <p_0>...
          0 object references aligned.
        Expression Scheduler: Performing ASAP time constrained scheduling for process <p_0>...
          Scheduled 0 expression(s), expanded 0 time step(s).
        Resolving temporary registers for process <p_0>...
          Created 0 register(s):
        Block Scheduler: Exploring concurrency in basic blocks for process <p_0>...
          Parititioning major blocks...
          Parititioning minor blocks...
          Merging unconditional jumps...
          Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
          Created 0 bounded block(s).
        Translating MicroCode to RTL in process <p_0>...
          11 states created.
        Calculating block frame time estimations for process <p_0>...
      in process <M.p_1>...
        Compacting MicroCode instructions...
        Resolving boolean expressions for process <p_1>...
        Binding MicroCode instructions...
        Extracting ALU for process <p_1>...
        Post type alignment of expressions for process <p_1>...
          0 object references aligned.
        Expression Scheduler: Performing ASAP time constrained scheduling for process <p_1>...
          Scheduled 0 expression(s), expanded 0 time step(s).
        Resolving temporary registers for process <p_1>...
          Created 0 register(s):
        Block Scheduler: Exploring concurrency in basic blocks for process <p_1>...
          Parititioning major blocks...
          Parititioning minor blocks...
          Merging unconditional jumps...
          Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
          Created 0 bounded block(s).
        Translating MicroCode to RTL in process <p_1>...
          11 states created.
        Calculating block frame time estimations for process <p_1>...
      in process <M.p_2>...
        Compacting MicroCode instructions...
        Resolving boolean expressions for process <p_2>...
        Binding MicroCode instructions...
        Extracting ALU for process <p_2>...
        Post type alignment of expressions for process <p_2>...
          0 object references aligned.
        Expression Scheduler: Performing ASAP time constrained scheduling for process <p_2>...
          Scheduled 0 expression(s), expanded 0 time step(s).
        Resolving temporary registers for process <p_2>...
          Created 0 register(s):
        Block Scheduler: Exploring concurrency in basic blocks for process <p_2>...
          Parititioning major blocks...
          Parititioning minor blocks...
          Merging unconditional jumps...
          Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
          Created 0 bounded block(s).
        Translating MicroCode to RTL in process <p_2>...
          11 states created.
        Calculating block frame time estimations for process <p_2>...
      in process <M.p_3>...
        Compacting MicroCode instructions...
        Resolving boolean expressions for process <p_3>...
        Binding MicroCode instructions...
        Extracting ALU for process <p_3>...
        Post type alignment of expressions for process <p_3>...
          0 object references aligned.
        Expression Scheduler: Performing ASAP time constrained scheduling for process <p_3>...
          Scheduled 0 expression(s), expanded 0 time step(s).
        Resolving temporary registers for process <p_3>...
          Created 0 register(s):
        Block Scheduler: Exploring concurrency in basic blocks for process <p_3>...
          Parititioning major blocks...
          Parititioning minor blocks...
          Merging unconditional jumps...
          Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
          Created 0 bounded block(s).
        Translating MicroCode to RTL in process <p_3>...
          11 states created.
        Calculating block frame time estimations for process <p_3>...
      in process <M.main>...
        Compacting MicroCode instructions...
        Resolving boolean expressions for process <main>...
        Binding MicroCode instructions...
        Extracting ALU for process <main>...
        Post type alignment of expressions for process <main>...
          0 object references aligned.
        Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
          Scheduled 0 expression(s), expanded 0 time step(s).
        Resolving temporary registers for process <main>...
          Created 0 register(s):
        Block Scheduler: Exploring concurrency in basic blocks for process <main>...
          Parititioning major blocks...
          Parititioning minor blocks...
          Merging unconditional jumps...
          Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
          Created 0 bounded block(s).
        Translating MicroCode to RTL in process <main>...
          10 states created.
        Calculating block frame time estimations for process <main>...
    Creating entity <m_p_0>...
      Emitting state list for process <p_0>...
      Emitting state machine for process <p_0>...
      Port width: 70 bits
    Creating entity <m_p_1>...
      Emitting state list for process <p_1>...
      Emitting state machine for process <p_1>...
      Port width: 70 bits
    Creating entity <m_p_2>...
      Emitting state list for process <p_2>...
      Emitting state machine for process <p_2>...
      Port width: 70 bits
    Creating entity <m_p_3>...
      Emitting state list for process <p_3>...
      Emitting state machine for process <p_3>...
      Port width: 70 bits
    Creating entity <m_main>...
      Emitting state list for process <main>...
      Emitting state machine for process <main>...
      Port width: 38 bits
    Creating entity <m>...
      Creating global register <d> [DT_int 8, scheduler=PRIOstat #rd=0 #wr=4]...
      EMI [Object Mutex.mutex.m]#read_process: compiling #process.MUTEX_m_SCHED section [$scheduler(s)=[fifo,static],$arch001(d)=[1],$clock(i)=[10000000],$P(s)=[main,p_3,p_2,p_1,p_0],$P.init(s)=[main],$P.lock(s)=[p_3,p_2,p_1,p_0],$P.unlock(s)=[p_3,p_2,p_1,p_0]]...
      Creating global register <x> [DT_int 8, scheduler=PRIOstat #rd=4 #wr=5]...
      Creating global register <y> [DT_int 8, scheduler=PRIOstat #rd=4 #wr=5]...
      Creating global register <z> [DT_int 8, scheduler=PRIOstat #rd=4 #wr=5]...
    Emitting MicroCode for module M...
    Emitting object file for module M...
    Emitting MicroCode for process p_0...
    Emitting MicroCode for process p_1...
    Emitting MicroCode for process p_2...
    Emitting MicroCode for process p_3...
    Emitting MicroCode for process main...
    UCI <ucode.uci_out.p_0>: emitting MicroCode for process <p_0>.
    UCI <ucode.uci_out.p_1>: emitting MicroCode for process <p_1>.
    UCI <ucode.uci_out.p_2>: emitting MicroCode for process <p_2>.
    UCI <ucode.uci_out.p_3>: emitting MicroCode for process <p_3>.
    UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  Info : Emitting block frame informations in file <m.ft>...
  TDI [Tool leonardo.root]#new_obj: creating object <m>...
  TDI [Tool leonardo.m]#compile_all: Initializing tool ...
  TDI [Tool leonardo.m]#emit: Creating build script <m.leonardo.tool.sh>...
  TDI [Tool leonardo.m]#compiler_all: Compiling tool ...
