(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsge (bvudiv (bvsub bv_2 bv_4) (bvadd #x8a725445  #xb403a8a5 )) (bvashr (bvxor bv_3 bv_2) (bvsdiv #x3e019b6e  #xbe2c193b ))))
(assert (bvsgt (bvadd (bvnand bv_1 bv_0) (bvadd #xcb80efe6  bv_3)) (bvsrem (bvand #xee16aa61  bv_1) (bvlshr #x9d4d5561  #xe5c41aa4 ))))
(assert (and (bvult (bvshl bv_0 bv_2) (bvurem bv_4 #x9cb670f7 )) (bvsle (bvsmod bv_4 #x03121add ) (bvsmod bv_2 bv_4))))
(assert (=> (bvugt (bvnor #x52c34400  #xf86b2eb9 ) (bvudiv #x3abb9a74  #x47e6cc41 )) (=> (bvule bv_1 bv_4) (bvsge bv_3 bv_0))))
(assert (=> (=> (bvsgt bv_1 bv_0) (bvuge #x158b8bec  #x1f7b1bca )) (bvslt (bvnand bv_4 #x5aa8acb0 ) (bvnand #x72e792d0  #xdcd4efec ))))
(check-sat)
(exit)
