INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cogol/Desktop/test_bench/tb_seq_min.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
