{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750050029707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750050029707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 23:00:29 2025 " "Processing started: Sun Jun 15 23:00:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750050029707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050029707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050029707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750050029825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750050029825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.v" "" { Text "/home/manuel/rvpipeline/fetch_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "decode_tb.v" "" { Text "/home/manuel/rvpipeline/decode_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "/home/manuel/rvpipeline/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/manuel/rvpipeline/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/manuel/rvpipeline/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/manuel/rvpipeline/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "/home/manuel/rvpipeline/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/manuel/rvpipeline/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "/home/manuel/rvpipeline/imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "/home/manuel/rvpipeline/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/manuel/rvpipeline/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_register " "Found entity 1: if_id_register" {  } { { "if_id_register.v" "" { Text "/home/manuel/rvpipeline/if_id_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pipeline " "Found entity 1: riscv_pipeline" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pipeline_tb " "Found entity 1: riscv_pipeline_tb" {  } { { "riscv_pipeline_tb.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_register " "Found entity 1: id_ex_register" {  } { { "id_ex_register.v" "" { Text "/home/manuel/rvpipeline/id_ex_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "/home/manuel/rvpipeline/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/manuel/rvpipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_register " "Found entity 1: mem_wb_register" {  } { { "mem_wb_register.v" "" { Text "/home/manuel/rvpipeline/mem_wb_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/manuel/rvpipeline/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_register " "Found entity 1: ex_mem_register" {  } { { "ex_mem_register.v" "" { Text "/home/manuel/rvpipeline/ex_mem_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "/home/manuel/rvpipeline/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "/home/manuel/rvpipeline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit_tb " "Found entity 1: hazard_unit_tb" {  } { { "hazard_unit_tb.v" "" { Text "/home/manuel/rvpipeline/hazard_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_tb " "Found entity 1: ex_tb" {  } { { "ex_tb.v" "" { Text "/home/manuel/rvpipeline/ex_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.v" "" { Text "/home/manuel/rvpipeline/data_memory_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage_tb " "Found entity 1: wb_stage_tb" {  } { { "wb_stage_tb.v" "" { Text "/home/manuel/rvpipeline/wb_stage_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750050034405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050034405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_pipeline " "Elaborating entity \"riscv_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750050034428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:IF_stage_inst " "Elaborating entity \"fetch\" for hierarchy \"fetch:IF_stage_inst\"" {  } { { "riscv_pipeline.v" "IF_stage_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter fetch:IF_stage_inst\|program_counter:pc_reg " "Elaborating entity \"program_counter\" for hierarchy \"fetch:IF_stage_inst\|program_counter:pc_reg\"" {  } { { "fetch.v" "pc_reg" { Text "/home/manuel/rvpipeline/fetch.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetch:IF_stage_inst\|adder:pc_adder_plus_4 " "Elaborating entity \"adder\" for hierarchy \"fetch:IF_stage_inst\|adder:pc_adder_plus_4\"" {  } { { "fetch.v" "pc_adder_plus_4" { Text "/home/manuel/rvpipeline/fetch.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 fetch:IF_stage_inst\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"fetch:IF_stage_inst\|mux4:pc_src_mux\"" {  } { { "fetch.v" "pc_src_mux" { Text "/home/manuel/rvpipeline/fetch.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory fetch:IF_stage_inst\|instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"fetch:IF_stage_inst\|instruction_memory:imem\"" {  } { { "fetch.v" "imem" { Text "/home/manuel/rvpipeline/fetch.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 instruction_memory.v(9) " "Verilog HDL warning at instruction_memory.v(9): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_memory.v" "" { Text "/home/manuel/rvpipeline/instruction_memory.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 "|riscv_pipeline|fetch:IF_stage_inst|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.v(6) " "Net \"memory.data_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/manuel/rvpipeline/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 "|riscv_pipeline|fetch:IF_stage_inst|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.v(6) " "Net \"memory.waddr_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/manuel/rvpipeline/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 "|riscv_pipeline|fetch:IF_stage_inst|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.v(6) " "Net \"memory.we_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/manuel/rvpipeline/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 "|riscv_pipeline|fetch:IF_stage_inst|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_register if_id_register:IF_ID_reg_inst " "Elaborating entity \"if_id_register\" for hierarchy \"if_id_register:IF_ID_reg_inst\"" {  } { { "riscv_pipeline.v" "IF_ID_reg_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:ID_stage_inst " "Elaborating entity \"decode\" for hierarchy \"decode:ID_stage_inst\"" {  } { { "riscv_pipeline.v" "ID_stage_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit decode:ID_stage_inst\|control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"decode:ID_stage_inst\|control_unit:ctrl\"" {  } { { "decode.v" "ctrl" { Text "/home/manuel/rvpipeline/decode.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode:ID_stage_inst\|imm_gen:immgen " "Elaborating entity \"imm_gen\" for hierarchy \"decode:ID_stage_inst\|imm_gen:immgen\"" {  } { { "decode.v" "immgen" { Text "/home/manuel/rvpipeline/decode.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file decode:ID_stage_inst\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"decode:ID_stage_inst\|register_file:rf\"" {  } { { "decode.v" "rf" { Text "/home/manuel/rvpipeline/decode.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_register id_ex_register:ID_EX_reg_inst " "Elaborating entity \"id_ex_register\" for hierarchy \"id_ex_register:ID_EX_reg_inst\"" {  } { { "riscv_pipeline.v" "ID_EX_reg_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:Hazard_Unit_inst " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:Hazard_Unit_inst\"" {  } { { "riscv_pipeline.v" "Hazard_Unit_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALU_Control_inst " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALU_Control_inst\"" {  } { { "riscv_pipeline.v" "ALU_Control_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALU_Src_Mux_inst " "Elaborating entity \"mux2\" for hierarchy \"mux2:ALU_Src_Mux_inst\"" {  } { { "riscv_pipeline.v" "ALU_Src_Mux_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_inst " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_inst\"" {  } { { "riscv_pipeline.v" "ALU_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_register ex_mem_register:EX_MEM_reg_inst " "Elaborating entity \"ex_mem_register\" for hierarchy \"ex_mem_register:EX_MEM_reg_inst\"" {  } { { "riscv_pipeline.v" "EX_MEM_reg_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:Data_Memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:Data_Memory_inst\"" {  } { { "riscv_pipeline.v" "Data_Memory_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_register mem_wb_register:MEM_WB_reg_inst " "Elaborating entity \"mem_wb_register\" for hierarchy \"mem_wb_register:MEM_WB_reg_inst\"" {  } { { "riscv_pipeline.v" "MEM_WB_reg_inst" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050034529 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "id_mem_write\[1\] " "Net \"id_mem_write\[1\]\" is missing source, defaulting to GND" {  } { { "riscv_pipeline.v" "id_mem_write\[1\]" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750050035274 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750050035274 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "id_mem_write\[1\] " "Net \"id_mem_write\[1\]\" is missing source, defaulting to GND" {  } { { "riscv_pipeline.v" "id_mem_write\[1\]" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750050035274 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750050035274 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "id_mem_write\[1\] " "Net \"id_mem_write\[1\]\" is missing source, defaulting to GND" {  } { { "riscv_pipeline.v" "id_mem_write\[1\]" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750050035276 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750050035276 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/manuel/rvpipeline/db/pipeline.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/manuel/rvpipeline/db/pipeline.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750050038165 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fetch:IF_stage_inst\|instruction_memory:imem\|memory " "RAM logic \"fetch:IF_stage_inst\|instruction_memory:imem\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "instruction_memory.v" "memory" { Text "/home/manuel/rvpipeline/instruction_memory.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1750050038263 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750050038263 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/manuel/rvpipeline/db/pipeline.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/manuel/rvpipeline/db/pipeline.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750050038267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750050054825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[11\] GND " "Pin \"instr_id_stage\[11\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[12\] GND " "Pin \"instr_id_stage\[12\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[13\] GND " "Pin \"instr_id_stage\[13\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[14\] GND " "Pin \"instr_id_stage\[14\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[17\] GND " "Pin \"instr_id_stage\[17\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[19\] GND " "Pin \"instr_id_stage\[19\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[25\] GND " "Pin \"instr_id_stage\[25\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[27\] GND " "Pin \"instr_id_stage\[27\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[28\] GND " "Pin \"instr_id_stage\[28\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[29\] GND " "Pin \"instr_id_stage\[29\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[30\] GND " "Pin \"instr_id_stage\[30\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_id_stage\[31\] GND " "Pin \"instr_id_stage\[31\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|instr_id_stage[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "branch_taken_ex_stage GND " "Pin \"branch_taken_ex_stage\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|branch_taken_ex_stage"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_code_ex_stage\[0\] GND " "Pin \"alu_control_code_ex_stage\[0\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|alu_control_code_ex_stage[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_code_ex_stage\[1\] GND " "Pin \"alu_control_code_ex_stage\[1\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|alu_control_code_ex_stage[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_code_ex_stage\[2\] GND " "Pin \"alu_control_code_ex_stage\[2\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|alu_control_code_ex_stage[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[5\] GND " "Pin \"imm_ext_out_ex_stage\[5\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[7\] GND " "Pin \"imm_ext_out_ex_stage\[7\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[8\] GND " "Pin \"imm_ext_out_ex_stage\[8\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[9\] GND " "Pin \"imm_ext_out_ex_stage\[9\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[10\] GND " "Pin \"imm_ext_out_ex_stage\[10\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[12\] GND " "Pin \"imm_ext_out_ex_stage\[12\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[13\] GND " "Pin \"imm_ext_out_ex_stage\[13\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[14\] GND " "Pin \"imm_ext_out_ex_stage\[14\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[17\] GND " "Pin \"imm_ext_out_ex_stage\[17\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[19\] GND " "Pin \"imm_ext_out_ex_stage\[19\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[20\] GND " "Pin \"imm_ext_out_ex_stage\[20\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[21\] GND " "Pin \"imm_ext_out_ex_stage\[21\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[22\] GND " "Pin \"imm_ext_out_ex_stage\[22\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[23\] GND " "Pin \"imm_ext_out_ex_stage\[23\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[24\] GND " "Pin \"imm_ext_out_ex_stage\[24\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[25\] GND " "Pin \"imm_ext_out_ex_stage\[25\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[26\] GND " "Pin \"imm_ext_out_ex_stage\[26\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[27\] GND " "Pin \"imm_ext_out_ex_stage\[27\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[28\] GND " "Pin \"imm_ext_out_ex_stage\[28\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[29\] GND " "Pin \"imm_ext_out_ex_stage\[29\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[30\] GND " "Pin \"imm_ext_out_ex_stage\[30\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_ext_out_ex_stage\[31\] GND " "Pin \"imm_ext_out_ex_stage\[31\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|imm_ext_out_ex_stage[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_out_ex_stage\[4\] GND " "Pin \"rd_out_ex_stage\[4\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|rd_out_ex_stage[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_out_ex_stage\[1\] GND " "Pin \"mem_write_out_ex_stage\[1\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|mem_write_out_ex_stage[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_rd_wb_stage\[4\] GND " "Pin \"wb_rd_wb_stage\[4\]\" is stuck at GND" {  } { { "riscv_pipeline.v" "" { Text "/home/manuel/rvpipeline/riscv_pipeline.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750050056407 "|riscv_pipeline|wb_rd_wb_stage[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750050056407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750050056665 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "209 " "209 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750050065520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750050066075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750050066075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16575 " "Implemented 16575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750050066574 ""} { "Info" "ICUT_CUT_TM_OPINS" "406 " "Implemented 406 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750050066574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16167 " "Implemented 16167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750050066574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750050066574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750050066590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 23:01:06 2025 " "Processing ended: Sun Jun 15 23:01:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750050066590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750050066590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750050066590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750050066590 ""}
