{
  "679290": [],
  "679297": [],
  "679296": [],
  "679295": [],
  "679291": [],
  "679298": [],
  "679293": [],
  "679305": [],
  "320636": [],
  "679300": [],
  "320635": [],
  "320642": [],
  "320626": [],
  "679304": [],
  "679308": [],
  "320628": [],
  "679310": [],
  "320623": [],
  "679309": [],
  "1012857": [],
  "320643": [],
  "679314": [],
  "679302": [],
  "1012860": [],
  "1012863": [],
  "679316": [],
  "1012867": [],
  "320637": [],
  "320621": [],
  "1012866": [],
  "320633": [],
  "1012859": [],
  "320625": [],
  "1012874": [],
  "1012873": [],
  "320641": [],
  "320624": [],
  "1012870": [],
  "1012875": [],
  "320639": [],
  "1012876": [],
  "1012865": [],
  "320638": [],
  "1012871": [],
  "320629": [],
  "1012861": [],
  "320630": [],
  "1320580": [],
  "1320586": [],
  "320634": [],
  "320622": [],
  "320640": [],
  "1320587": [],
  "320632": [],
  "1012872": [],
  "1012868": [],
  "320631": [],
  "1012862": [
    {
      "text": "Koibuchi M, Leong L, Totoki T, Niwa N, Matsutani H, Amano H and Casanova H.   Sparse 3-D NoCs with Inductive Coupling Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296395"
    }
  ],
  "1618234": [
    {
      "text": "Xiao Y, Nazarian S and Bogdan P.  2018.  Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342229. 978-3-9819263-0-9,  (1387-1392)",
      "_id": "754744"
    },
    {
      "text": "Du G, Zhang Y, Li Z, Liu G, Zhang D and Ouyang Y.   On the Accuracy of Stochastic Delay Bound for Network on Chip Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012859"
    },
    {
      "text": "Kostrzewa A, Tobuschat S, Ernst R and Saidi S.  2016.  Safe and dynamic traffic rate control for networks-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579321. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320586"
    },
    {
      "text": "Xue Y and Bogdan P.  2016.  Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579322. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320601"
    },
    {
      "text": "Bogdan P, Majumder T, Ramanathan A and Xue Y.   NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-11)",
      "_id": "1618235"
    }
  ],
  "1320599": [],
  "1012864": [],
  "1618237": [
    {
      "text": "Werner S, Navaridas J and Lujan M.  2017.  Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.23. 978-1-5090-4985-1,  (265-276)",
      "_id": "1120365"
    }
  ],
  "1012869": [
    {
      "text": "Zhao X, Adileh A, Yu Z, Wang Z, Jaleel A and Eeckhout L.   Adaptive memory-side last-level GPU caching Proceedings of the 46th International Symposium on Computer Architecture,  (411-423)",
      "_id": "452806"
    }
  ],
  "1012858": [],
  "1618252": [],
  "1618248": [
    {
      "text": "Wang B and Lu Z.  2019.  Advance Virtual Channel Reservation 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2019.8715104. 978-3-9819263-2-3,  (1178-1183)",
      "_id": "383124"
    },
    {
      "text": "Boraten T and Kodi A.   Securing NoCs against timing attacks with non-interference based adaptive routing Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679293"
    }
  ],
  "1618247": [],
  "1618235": [],
  "1618249": [
    {
      "text": "Lebiednik B, Abadal S, Kwon H and Krishna T.   Architecting a secure wireless network-on-chip Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679306"
    },
    {
      "text": "Abadal S, Nemirovsky M, Alarc\u00c3\u00b3n E and Cabellos-Aparicio A.   Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618232"
    }
  ],
  "1618245": [],
  "1618244": [],
  "1618246": [],
  "1618243": [],
  "1618253": [
    {
      "text": "Runge A and Kolla R.  2016.  Using benes networks at fault-tolerant and deflection routing based network-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579325. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320592"
    }
  ],
  "1618240": [
    {
      "text": "Wang X, Singh A, Li B, Yang Y, Li H and Mak T.   Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems. IEEE Transactions on Computers. 10.1109/TC.2017.2735967, 67:2,  (178-192)",
      "_id": "1320600"
    },
    {
      "text": "Wang X, Singh A and Wen S.   Exploiting dark cores for performance optimization via patterning for many-core chips in the dark silicon era Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679315"
    },
    {
      "text": "Wang X, Singh A, Li B, Yang Y, Mak T and Li H.  2016.  Bubble budgeting: throughput optimization for dynamic workloads by exploiting dark cores in many core systems 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579323. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320600"
    }
  ],
  "1618257": [],
  "1618232": [
    {
      "text": "Mansoor N and Ganguly A.   Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618249"
    }
  ],
  "1618242": [
    {
      "text": "Zheng H and Louri A.   An Energy-Efficient Network-on-Chip Design using Reinforcement Learning Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296293"
    },
    {
      "text": "Clark M, Bunescu R, Kodi A and Louri A.  2018.  LEAD: Learning-enabled Energy-Aware Dynamic Voltage/frequency scaling in NoCs 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). 10.1109/DAC.2018.8465925. 978-1-5386-4114-9,  (1-6)",
      "_id": "664010"
    },
    {
      "text": "Farrokhbakht H, Taram M, Khaleghi B and Hessabi S.  2016.  TooT: an efficient and scalable power-gating method for NoC routers 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579326. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320579"
    },
    {
      "text": "Yao Y and Lu Z.  2016.  DVFS for NoCs in CMPs: A thread voting approach 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446074. 978-1-4673-9211-2,  (309-320)",
      "_id": "1436646"
    }
  ],
  "1618236": [],
  "1618251": [
    {
      "text": "Wang B and Lu Z.  2019.  Advance Virtual Channel Reservation 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2019.8715104. 978-3-9819263-2-3,  (1178-1183)",
      "_id": "383124"
    },
    {
      "text": "Das A, Babu S, Jose J, Jose S and Palesi M.   Critical packet prioritisation by slack-aware re-routing in on-chip networks Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679291"
    },
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    }
  ],
  "1618233": [],
  "1618260": [],
  "1618263": [],
  "1618250": [
    {
      "text": "Timoneda X, Cabellos-Aparicio A, Manessis D, Alarc\u00c3\u00b3n E and Abadal S.   Channel characterization for chip-scale wireless communications within computing packages Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679313"
    },
    {
      "text": "Abadal S, Nemirovsky M, Alarc\u00c3\u00b3n E and Cabellos-Aparicio A.   Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618232"
    }
  ],
  "1618239": [],
  "320627": [],
  "1618259": [
    {
      "text": "Wang B and Lu Z.  2019.  Advance Virtual Channel Reservation 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2019.8715104. 978-3-9819263-2-3,  (1178-1183)",
      "_id": "383124"
    },
    {
      "text": "Bogdan P, Majumder T, Ramanathan A and Xue Y.   NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-11)",
      "_id": "1618235"
    }
  ],
  "1618256": [],
  "1900858": [],
  "1618258": [],
  "1900891": [],
  "1900884": [],
  "1900878": [],
  "1900882": [],
  "1618254": [
    {
      "text": "Charles S, Lyu Y and Mishra P.  2019.  Real-time Detection and Localization of DoS Attacks in NoC based SoCs 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2019.8715009. 978-3-9819263-2-3,  (1160-1165)",
      "_id": "382874"
    }
  ],
  "1618238": [
    {
      "text": "Ramrakhyani A and Krishna T.  2017.  Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.44. 978-1-5090-4985-1,  (253-264)",
      "_id": "1120348"
    },
    {
      "text": "Runge A and Kolla R.  2016.  Using benes networks at fault-tolerant and deflection routing based network-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579325. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320592"
    }
  ],
  "1618261": [],
  "1618262": [],
  "2177990": [],
  "1618255": [],
  "1320594": [],
  "679311": [
    {
      "text": "Siyuan Xiao, Xiaohang Wang, Maurizio Palesi, Amit Kumar Singh, Terrence Mak, \"ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 630-633, 2019.",
      "_id": "383140"
    },
    {
      "text": "Venkata Yaswanth Raparti, Sudeep Pasricha, \"Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296453"
    }
  ],
  "1320592": [],
  "1320577": [],
  "679299": [],
  "1320590": [],
  "1320576": [],
  "679294": [
    {
      "text": "Subodha Charles, Yangdi Lyu, Prabhat Mishra, \"Real-time Detection and Localization of DoS Attacks in NoC based SoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1160-1165, 2019.",
      "_id": "382874"
    },
    {
      "text": "Marcos Horro, Mahmut T. Kandemir, Louis-No\u00ebl Pouchet, Gabriel Rodr\u00edguez, Juan Touri\u00f1o, \"Effect of Distributed Directories in Mesh Interconnects\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296360"
    }
  ],
  "1320585": [],
  "1320588": [
    {
      "text": "Leandro Soares Indrusiak, Alan Burns, Borislav Nikoli\u0107, \"Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 219-224, 2018.",
      "_id": "754562"
    }
  ],
  "679301": [],
  "679313": [],
  "679303": [],
  "1320595": [],
  "679306": [],
  "679312": [
    {
      "text": "Ihsan El Masri, Pierre-Marie Martin, Hemanta Kumar Mondal, Rozenn Allanic, Thierry Le Gouguec, C\u00e9dric Quendo, Christian Roland, Jean-Philippe Diguet, \"Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679307"
    }
  ],
  "679292": [
    {
      "text": "Siyuan Xiao, Xiaohang Wang, Maurizio Palesi, Amit Kumar Singh, Terrence Mak, \"ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 630-633, 2019.",
      "_id": "383140"
    }
  ],
  "1320591": [],
  "1320596": [],
  "1900859": [
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    }
  ],
  "1320597": [],
  "1320581": [],
  "1900867": [],
  "679315": [],
  "1320582": [],
  "1320579": [
    {
      "text": "Hossein Farrokhbakht, Hadi Mardani Kamali, Shaahin Hessabi, \"SMART: A scalable mapping and routing technique for power-gating in NoC routers\", <i>Networks-on-Chip (NOCS) 2017 Eleventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2017.",
      "_id": "1012861"
    }
  ],
  "1320589": [],
  "1320601": [],
  "1900865": [
    {
      "text": "Gaoming Du, Yanghao Ou, Xiangyang Li, Ping Song, Zhonghai Lu, Minglun Gao, \"OLITS: An Ohm's Law-like traffic splitting model based on congestion prediction\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1000-1005, 2016.",
      "_id": "1413409"
    }
  ],
  "1320600": [
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Hong Li, Terrence Mak, \"Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems\", <i>Computers IEEE Transactions on</i>, vol. 67, no. 2, pp. 178-192, 2018.",
      "_id": "1320600"
    }
  ],
  "1900870": [],
  "1900861": [],
  "1900864": [],
  "1900876": [],
  "1320584": [
    {
      "text": "Ishan G. Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha, \"Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012873"
    }
  ],
  "1900869": [
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Sebastian Werner, Pouya Fotouhi, Roberto Proietti, Xian Xiao, S. J. Ben Yoo, \"Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems: A Case for AWGRs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679316"
    }
  ],
  "1320583": [],
  "1320598": [
    {
      "text": "Ishan G Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha, \"Improving the reliability and energy-efficiency of high-bandwidth photonic NoC architectures with multilevel signaling\", <i>Networks-on-Chip (NOCS) 2017 Eleventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2017.",
      "_id": "1012873"
    }
  ],
  "1900875": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 15-26, 2018.",
      "_id": "778740"
    },
    {
      "text": "Lei Yang, Weichen Liu, Peng Chen, Nan Guan, Mengquan Li, \"Task mapping on SMART NoC: Contention matters not the distance\", <i>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</i>, pp. 1-6, 2017.",
      "_id": "1005450"
    },
    {
      "text": "Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan, \"Low-power on-chip network providing guaranteed services for snoopy coherent and artificial neural network systems\", <i>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</i>, pp. 1-6, 2017.",
      "_id": "1005481"
    },
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "Biresh Kumar Joardar, Karthi Duraisamy, Partha Pratim Pande, \"High performance collective communication-aware 3D Network-on-Chip architectures\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 1351-1356, 2018.",
      "_id": "754570"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "1900877": [
    {
      "text": "Gaoming Du, Yongliang Zhang, Zhenmin Li, Guanyu Liu, Duoli Zhang, Yiming Ouyang, \"On the Accuracy of Stochastic Delay Bound for Network on Chip\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012859"
    }
  ],
  "1900857": [],
  "1320593": [],
  "1320578": [
    {
      "text": "Ke Wang, Ahmed Louri, Avinash Karanth, Razvan Bunescu, \"IntelliNoC: A Holistic Design Framework for Energy-Efficient and Reliable On-Chip Communication for Manycores\", <i>Computer Architecture (ISCA) 2019 ACM/IEEE 46th Annual International Symposium on</i>, pp. 1-12, 2019.",
      "_id": "452795"
    }
  ],
  "1900868": [
    {
      "text": "Zicong Wang, Xiaowen Chen, Chen Li, Yang Guo, \"Fairness-oriented and location-aware NUCA for many-core SoC\", <i>Networks-on-Chip (NOCS) 2017 Eleventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2017.",
      "_id": "1012874"
    }
  ],
  "1900881": [],
  "1900862": [],
  "1900866": [
    {
      "text": "Rawan Abdel-Khalek, Valeria Bertacco, \"Correct runtime operation for NoCs through adaptive-region protection\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1189-1194, 2016.",
      "_id": "1413348"
    }
  ],
  "1900873": [],
  "1320602": [
    {
      "text": "Peng Yang, Zhengbin Pang, Zhifei Wang, Zhehui Wang, Min Xie, Xuanqi Chen, Luan H. K. Duong, Jiang Xu, \"RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 1369-1374, 2018.",
      "_id": "754751"
    }
  ],
  "679307": [],
  "1900879": [],
  "1900874": [],
  "1900871": [
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    }
  ],
  "1900889": [
    {
      "text": "Sebastian Werner, Pouya Fotouhi, Roberto Proietti, Xian Xiao, S. J. Ben Yoo, \"Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems: A Case for AWGRs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679316"
    }
  ],
  "1900886": [
    {
      "text": "Sayak Ray, Sharad Malik, \"Effective abstraction for response proof of communication fabrics\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 188-189, 2014.",
      "_id": "1900886"
    }
  ],
  "1900888": [
    {
      "text": "Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tadao Nakamura, \"On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618261"
    }
  ],
  "1900860": [],
  "2177992": [],
  "2177993": [],
  "2178002": [],
  "2177991": [],
  "1900883": [
    {
      "text": "Biswajit Bhowmik, Jantindra Kumar Deka, Santosh Biswas, \"Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 214-219, 2017.",
      "_id": "1097563"
    }
  ],
  "1900885": [],
  "2177999": [
    {
      "text": "Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, \"Design of a low power NoC router using Marching Memory Through type\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 111-118, 2014.",
      "_id": "1900893"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Bubble sharing: Area and energy efficient adaptive routers using centralized buffers\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 119-126, 2014.",
      "_id": "1900870"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    },
    {
      "text": "I. Seitanidis, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos, \"ElastiStore: An elastic buffer architecture for Network-on-Chip routers\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001485"
    }
  ],
  "2178001": [
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "2177998": [],
  "2178004": [],
  "1900893": [
    {
      "text": "Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tadao Nakamura, \"On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618261"
    }
  ],
  "1900887": [],
  "2178008": [],
  "2178010": [
    {
      "text": "Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tadao Nakamura, \"On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618261"
    }
  ],
  "1900872": [],
  "2177994": [
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    }
  ],
  "1900880": [],
  "1900890": [],
  "1900892": [
    {
      "text": "Yuankun Xue, Paul Bogdan, \"Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320601"
    },
    {
      "text": "Paul Bogdan, \"A cyber-physical systems approach to personalized medicine: Challenges and opportunities for NoC-based multicore platforms\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 253-258, 2015.",
      "_id": "1711495"
    },
    {
      "text": "Paul Bogdan, Turbo Majumder, Arvind Ramanathan, Yuankun Xue, \"NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618235"
    },
    {
      "text": "Yuankun Xue, Paul Bogdan, \"User Cooperation Network Coding Approach for NoC Performance Improvement\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618259"
    }
  ],
  "2177997": [],
  "2177996": [],
  "1900863": [
    {
      "text": "Hui Li, Alain Fourmigue, S\u00e9bastien Le Beux, Xavier Letartre, Ian O'Connor, Gabriela Nicolescu, \"Thermal aware design method for VCSEL-based on-chip optical interconnect\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 1120-1125, 2015.",
      "_id": "1711635"
    }
  ],
  "2178003": [],
  "2178006": [
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    },
    {
      "text": "Jos\u00e9 V. Escamilla, Jos\u00e9 Flich, Pedro Javier Garc\u00eda, \"ICARO: Congestion isolation in networks-on-chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 159-166, 2014.",
      "_id": "1900866"
    },
    {
      "text": "Arseniy Vitkovski, Vassos Soteriou, Paul V. Gratz, \"Wear-Aware Adaptive Routing for Networks-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618257"
    },
    {
      "text": "Wen Zong, Michael Opoku Agyemen, Xiaohang Wang, Terrence Maky, \"Unbiased Regional Congestion Aware Selection Function for NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618263"
    }
  ],
  "2437734": [
    {
      "text": "Joshua San Miguel, Natalie Enright Jerger, \"Data Criticality in Network-On-Chip Design\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618251"
    }
  ],
  "2178000": [],
  "2437741": [
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 350-353, 2013.",
      "_id": "2280530"
    },
    {
      "text": "Hao Zheng, Ahmed Louri, \"An Energy-Efficient Network-on-Chip Design using Reinforcement Learning\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296293"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    }
  ],
  "2178009": [
    {
      "text": "Zhonghai Lu, Yuan Yao, Yuming Jiang, \"Towards stochastic delay bound analysis for Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 64-71, 2014.",
      "_id": "1900877"
    }
  ],
  "2178005": [],
  "2437735": [
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"SuperNet: Multimode interconnect architecture for manycore chips\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1615970"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"darkNoC: Designing energy-efficient network-on-chip with multi-Vt cells for dark silicon\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903769"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    }
  ],
  "2437737": [
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    }
  ],
  "2437742": [
    {
      "text": "Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, \"Design of a low power NoC router using Marching Memory Through type\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 111-118, 2014.",
      "_id": "1900893"
    },
    {
      "text": "Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie, \"DimNoC: A dim silicon approach towards power-efficient on-chip network\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616156"
    },
    {
      "text": "Donald Kline, Haifeng Xu, Rami Melhem, Alex K. Jones, \"Domain-wall memory buffer for low-energy NoCs\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616044"
    }
  ],
  "2437743": [
    {
      "text": "Amit Verma, Pritpal S. Multani, Daniel Mueller-Gritschneder, Vladimir Todorov, Ulf Schlichtmann, \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-7, 2013.",
      "_id": "2178007"
    }
  ],
  "2437746": [],
  "2178007": [],
  "2437736": [
    {
      "text": "Hyoukjun Kwon, Ananda Samajdar, Tushar Krishna, \"Rethinking NoCs for Spatial Neural Network Accelerators\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012866"
    }
  ],
  "2437744": [
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "Mario Lodde, Jos\u00e9 Flich, \"An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178002"
    },
    {
      "text": "Qi Hu, Peng Liu, Michael C. Huang, Xiang-Hui Xie, \"Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618243"
    }
  ],
  "2437750": [],
  "2437751": [
    {
      "text": "Yuankun Xue, Zhiliang Qian, Guopeng Wei, Paul Bogdan, Chi-Ying Tsui, Radu Marculescu, \"An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 17-24, 2014.",
      "_id": "1900892"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    }
  ],
  "2437755": [
    {
      "text": "Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Alex Dimakis, Sriram Vishwanath, Mohit Tiwari, \"Understanding contention-based channels and using them for defense\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 639-650, 2015.",
      "_id": "1736082"
    },
    {
      "text": "Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Fort-NoCs: Mitigating the threat of a compromised NoC\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903760"
    },
    {
      "text": "Travis H. Boraten, Avinash K. Kodi, \"Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679293"
    },
    {
      "text": "Travis H. Boraten, Avinash K. Kodi, \"Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679293"
    },
    {
      "text": "Rajesh JS, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618254"
    }
  ],
  "2437747": [
    {
      "text": "Javier de San Pedro, Nikita Nikitin, Jordi Cortadella, Jordi Petit, \"Physical planning for the architectural exploration of large-scale chip multiprocessors\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-2, 2013.",
      "_id": "2178005"
    }
  ],
  "2685947": [],
  "2437753": [],
  "2177995": [],
  "2437733": [
    {
      "text": "Javier Navaridas, Behram Khan, Salman Khan, Paolo Faraboschi, Mikel Luj\u00b4n, \"Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 91-98, 2012.",
      "_id": "2437746"
    }
  ],
  "2437745": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"Memory-access aware DVFS for network-on-chip in CMPs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1433-1436, 2016.",
      "_id": "1413648"
    }
  ],
  "2437757": [
    {
      "text": "Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    }
  ],
  "2437739": [
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, Hannu Tenhunen, \"Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177995"
    },
    {
      "text": "Xiaohang Wang, Terrence Mak, Mei Yang, Yingtao Jiang, Masoud Daneshtalab, Maurizio Palesi, \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178008"
    },
    {
      "text": "Mohammad Fattah, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181334"
    },
    {
      "text": "Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila, Hannu Tenhunen, \"CARS: Congestion-aware request scheduler for network interfaces in NoC-based manycore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1048-1051, 2013.",
      "_id": "2280588"
    }
  ],
  "2437749": [
    {
      "text": "Mahdi Tala, Marco Castellari, Marco Balboni, Davide Bertozzi, \"Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320597"
    },
    {
      "text": "S\u00e9bastien Le Beux, Hui Li, Ian O'Connor, Kazem Cheshmi, Xuchen Liu, Jelena Trajkovic, Gabriela Nicolescu, \"Chameleon: Channel efficient Optical Network-on-Chip\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001218"
    },
    {
      "text": "Luca Ramini, Paolo Grani, Sandro Bartolini, Davide Bertozzi, \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1589-1594, 2013.",
      "_id": "2280780"
    }
  ],
  "2685950": [
    {
      "text": "Ran Manevich, Israel Cidon, Avinoam Kolodny, \"Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178003"
    },
    {
      "text": "Marcus Eggenberger, Martin Radetzki, \"Scalable parallel simulation of networks on chip\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177996"
    }
  ],
  "2685964": [],
  "2685955": [
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    },
    {
      "text": "Amit Kumar Singh, Muhammad Shafique, Akash Kumar, J\u00f6rg Henkel, \"Mapping on multi/many-core systems: Survey of current and emerging trends\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181429"
    }
  ],
  "2437748": [],
  "2685958": [],
  "2437754": [
    {
      "text": "Asit K. Mishra, Onur Mutlu, Chita R. Das, \"A heterogeneous multiple network-on-chip design: An application-aware approach\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181401"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Boqian Wang, Zhonghai Lu, \"Advance Virtual Channel Reservation\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1178-1183, 2019.",
      "_id": "383124"
    },
    {
      "text": "Joshua San Miguel, Natalie Enright Jerger, \"Data Criticality in Network-On-Chip Design\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618251"
    }
  ],
  "2437752": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "2437756": [
    {
      "text": "Pooria M. Yaghini, Ashkan Eghbal, Siavash S. Yazdi, Nader Bagherzadeh, \"Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618260"
    },
    {
      "text": "Pietro Saltarelli, Behrad Niazmand, Jaan Raik, Vineeth Govind, Thomas Hollstein, Gert Jervan, Ranganathan Hariharan, \"A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618255"
    }
  ],
  "2685952": [],
  "2685946": [],
  "2685962": [
    {
      "text": "Bo Zhao, Youtao Zhang, Jun Yang, \"A speculative arbiter design to enable high-frequency many-VC router in NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178010"
    },
    {
      "text": "Alberto Ghiribaldi, Davide Bertozzi, Steven M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 332-337, 2013.",
      "_id": "2280618"
    }
  ],
  "2685965": [],
  "2685954": [],
  "2685951": [
    {
      "text": "Qiaoyan Yu, Jos\u00e9 Cano, Jos\u00e9 Flich, Paul Ampadu, \"Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 169-176, 2012.",
      "_id": "2437756"
    }
  ],
  "2685953": [],
  "2685970": [],
  "2437740": [
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Armin Runge, Reiner Kolla, \"Using benes networks at fault-tolerant and deflection routing based network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320592"
    },
    {
      "text": "Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan, \"Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319644"
    },
    {
      "text": "Asit K. Mishra, Onur Mutlu, Chita R. Das, \"A heterogeneous multiple network-on-chip design: An application-aware approach\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181401"
    },
    {
      "text": "Jinho Lee, Kiyoung Choi, \"A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-2, 2013.",
      "_id": "2178001"
    },
    {
      "text": "John Jose, Bhawna Nayak, Kranthi Kumar, Madhu Mutyam, \"DeBAR: Deflection based adaptive router with minimal buffering\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1583-1588, 2013.",
      "_id": "2280661"
    },
    {
      "text": "Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu, \"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618253"
    },
    {
      "text": "Mohammad Fattah, Antti Airola, Rachata Ausavarungnirun, Nima Mirzaei, Pasi Liljeberg, Juha Plosila, Siamak Mohammadi, Tapio Pahikkala, Onur Mutlu, Hannu Tenhunen, \"A Low-Overhead Fully-Distributed Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618238"
    }
  ],
  "2685969": [
    {
      "text": "Luca Ramini, Davide Bertozzi, Luca P. Carloni, \"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 185-192, 2012.",
      "_id": "2437749"
    }
  ],
  "2685966": [
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    }
  ],
  "2685973": [
    {
      "text": "Yoshi Shih-Chieh Huang, Yu-Chi Chang, Tsung-Chan Tsai, Yuan-Ying Chang, Chung-Ta King, \"Attackboard: A novel dependency-aware traffic generator for exploring NoC design space\", <i>Design Automation Conference (DAC) 2012 49th ACM/EDAC/IEEE</i>, pp. 376-381, 2012.",
      "_id": "2448607"
    }
  ],
  "2685960": [
    {
      "text": "Paul Wettin, Jacob Murray, Ryan Kim, Xinmin Yu, Partha Pratim Pande, Deukhyoun Heo, \"Performance evaluation of wireless NoCs in presence of irregular network routing strategies\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001534"
    },
    {
      "text": "Paul Wettin, Jacob Murray, Partha Pande, Behrooz Shirazi, Amlan Ganguly, \"Energy-efficient multicore chip design through cross-layer approach\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 725-730, 2013.",
      "_id": "2280846"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    }
  ],
  "2685968": [],
  "2685963": [],
  "2437738": [
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "Yuan Yao, Zhonghai Lu, \"DVFS for NoCs in CMPs: A thread voting approach\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "Joshua San Miguel, Natalie Enright Jerger, \"Data Criticality in Network-On-Chip Design\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618251"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    }
  ],
  "2685961": [],
  "2685972": [],
  "2685957": [
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, \"Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1601-1604, 2013.",
      "_id": "2280601"
    }
  ],
  "2178011": [
    {
      "text": "Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, Ajay Joshi, \"Sharing and placement of on-chip laser sources in silicon-photonic NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 88-95, 2014.",
      "_id": "1900863"
    },
    {
      "text": "Ishan G. Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha, \"Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-4, 2016.",
      "_id": "1320598"
    },
    {
      "text": "Scott Van Winkle, Avinash Karanth Kodi, Razvan Bunescu, Ahmed Louri, \"Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 480-491, 2018.",
      "_id": "778735"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"SLaC: Stage laser control for a flattened butterfly network\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 321-332, 2016.",
      "_id": "1436595"
    },
    {
      "text": "Ishan G Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha, \"Improving the reliability and energy-efficiency of high-bandwidth photonic NoC architectures with multilevel signaling\", <i>Networks-on-Chip (NOCS) 2017 Eleventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2017.",
      "_id": "1012873"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    },
    {
      "text": "Ishan G. Thakkar, Sai Vineel Reddy Chittamuru, Sudeep Pasricha, \"Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012873"
    }
  ],
  "2685978": [],
  "2685981": [
    {
      "text": "Mohammad Fattah, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181334"
    }
  ],
  "2685975": [
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    }
  ],
  "2685956": [],
  "2685982": [],
  "2685976": [
    {
      "text": "Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 177-184, 2012.",
      "_id": "2437748"
    },
    {
      "text": "Sara Akbari, Ali Shafiee, Mahmoud Fathy, Reza Berangi, \"AFRA: A low cost high performance reliable routing for 3D mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 332-337, 2012.",
      "_id": "2548258"
    }
  ],
  "2912699": [],
  "2685949": [],
  "2685984": [
    {
      "text": "Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001411"
    },
    {
      "text": "Sergi Abadal, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, Max C. Lemme, Mario Nemirovsky, \"Graphene-enabled wireless communication for massive multicore architectures\", <i>Communications Magazine IEEE</i>, vol. 51, no. 11, pp. 137-143, 2013.",
      "_id": "2161057"
    },
    {
      "text": "Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    },
    {
      "text": "Dan Zhao, Ruizhe Wu, \"Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 27-34, 2012.",
      "_id": "2437757"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Andrea Mineo, Mohd Shahrizal Rusli, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, M. N. Marsono, \"A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 513-518, 2015.",
      "_id": "1711663"
    }
  ],
  "2685959": [],
  "2912703": [],
  "2685967": [
    {
      "text": "Werner S, Navaridas J and Lujan M.  2017.  Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.23. 978-1-5090-4985-1,  (265-276)",
      "_id": "1120365"
    }
  ],
  "2912706": [
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "Alberto Ghiribaldi, Davide Bertozzi, Steven M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 332-337, 2013.",
      "_id": "2280618"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Link pipelining strategies for an application-specific asynchronous NoC\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 185-192, 2011.",
      "_id": "2685961"
    }
  ],
  "2685977": [],
  "2685971": [
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Ikki Fujiwara, Takahiro Kagami, Yasuhiro Take, Tadahiro Kuroda, Paul Bogdan, Radu Marculescu, Hideharu Amano, \"Low-latency wireless 3D NoCs via randomized shortcut chips\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001405"
    },
    {
      "text": "Noriyuki Miura, Yusuke Koizumi, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura, \"A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface\", <i>Micro IEEE</i>, vol. 33, no. 6, pp. 6-15, 2013.",
      "_id": "2211760"
    },
    {
      "text": "Takahiro Kagami, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, \"Headfirst sliding routing: A time-based routing scheme for bus-NoC hybrid 3-D architecture\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178000"
    }
  ],
  "2912701": [
    {
      "text": "Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 177-184, 2012.",
      "_id": "2437748"
    }
  ],
  "2912713": [],
  "2912712": [
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Najla Alfaraj, Junjie Zhang, Yang Xu, H. Jonathan Chao, \"HOPE: Hotspot congestion control for Clos network on chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 17-24, 2011.",
      "_id": "2685948"
    }
  ],
  "2912709": [
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Masashi Imai, Thiem Van Chu, Kenji Kise, Tomohiro Yoneda, \"The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320582"
    },
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "Weiwei Jiang, Kshitij Bhardwaj, Geoffray Lacourba, Steven M. Nowick, \"A lightweight early arbitration method for low-latency asynchronous 2D-mesh NoC's\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1617376"
    },
    {
      "text": "Alberto Ghiribaldi, Davide Bertozzi, Steven M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 332-337, 2013.",
      "_id": "2280618"
    }
  ],
  "2912707": [],
  "2912710": [
    {
      "text": "Gennette Gill, Sumedh S. Attarde, Geoffray Lacourba, Steven M. Nowick, \"A low-latency adaptive asynchronous interconnection network using bi-modal router nodes\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 193-200, 2011.",
      "_id": "2685962"
    }
  ],
  "2912705": [
    {
      "text": "Eberle A. Rambo, Alexander Tschiene, Jonas Diemer, Leonie Ahrendts, Rolf Ernst, \"FMEA-based analysis of a Network-on-Chip for mixed-critical systems\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 33-40, 2014.",
      "_id": "1900883"
    },
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    },
    {
      "text": "Eberle A. Rambo, Alexander Tschiene, Jonas Diemer, Leonie Ahrendts, Rolf Ernst, \"Failure analysis of a network-on-chip for real-time mixed-critical systems\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.",
      "_id": "2001454"
    },
    {
      "text": "Rajesh JS, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618254"
    }
  ],
  "2912702": [],
  "2912716": [
    {
      "text": "Mahdi Tala, Marco Castellari, Marco Balboni, Davide Bertozzi, \"Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320597"
    }
  ],
  "2912718": [
    {
      "text": "Yu-Hsiang Kao, H. Jonathan Chao, \"BLOCON: A Bufferless Photonic Clos network-on-chip architecture\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 81-88, 2011.",
      "_id": "2685967"
    }
  ],
  "2685980": [],
  "2912717": [
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Nikolaos Chrysos, Cyriel Minkenberg, Mark Rudquist, Claude Basso, Brian Vanderpool, \"SCOC: High-radix switches made of bufferless clos networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 402-414, 2015.",
      "_id": "1736073"
    },
    {
      "text": "Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu, \"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim, \"Extending bufferless on-chip networks to high-throughput workloads\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 9-16, 2014.",
      "_id": "1900872"
    }
  ],
  "2685983": [],
  "2912719": [
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    }
  ],
  "2912720": [],
  "2912715": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Centralized buffer router: A low latency low power router for high radix NOCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177999"
    },
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi, Ahmed Louri, \"Machine learning enabled power-aware Network-on-Chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1354-1359, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Reetuparna Das, Satish Narayanasamy, Sudhir K. Satpathy, Ronald G. Dreslinski, \"Catnap: energy proportional multiple network-on-chip\", <i>Proceedings of the 40th Annual International Symposium on Computer Architecture</i>, pp. 320, 2013.",
      "_id": "2342596"
    }
  ],
  "2912704": [
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 320-325, 2012.",
      "_id": "2548321"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1521-1533, 2011.",
      "_id": "2932254"
    },
    {
      "text": "Manil Dev Gomony, Benny Akesson, Kees Goossens, \"Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001305"
    }
  ],
  "2912724": [],
  "2912711": [
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"A distributed and topology-agnostic approach for on-line NoC testing\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 113-120, 2011.",
      "_id": "2685966"
    }
  ],
  "2912721": [
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramanian, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SMART: A single-cycle reconfigurable NoC for SoC applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 338-343, 2013.",
      "_id": "2280580"
    }
  ],
  "3129355": [],
  "2912726": [
    {
      "text": "Arash Firuzan, Mehdi Modarressi, Masoud Daneshtalab, Midia Reshadi, \"Reconfigurable Network-on-Chip for 3D Neural Network Accelerators\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679300"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "1618241": [],
  "2912700": [
    {
      "text": "David \u00d6hmann, Erik Fischer, Gerhard Fettweis, \"Transient queuing models for input-buffered routers in Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 57-63, 2014.",
      "_id": "1900881"
    },
    {
      "text": "Christof Teuscher, Cristian Grecu, Ting Lu, Ron Weiss, \"Challenges and promises of nano and bio communication networks\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 247-254, 2011.",
      "_id": "2685977"
    }
  ],
  "2912730": [
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Changlin Chen, Ye Lu, Sorin D. Cotofana, \"A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 124-131, 2012.",
      "_id": "2437737"
    }
  ],
  "2912728": [],
  "2912729": [
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Savas Kaya, David Matolak, \"iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture\", <i>High Performance Interconnects (HOTI) 2011 IEEE 19th Annual Symposium on</i>, pp. 11-18, 2011.",
      "_id": "2820366"
    },
    {
      "text": "Dan Zhao, Ruizhe Wu, \"Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 27-34, 2012.",
      "_id": "2437757"
    },
    {
      "text": "Dan Zhao, Yi Wang, Jian Li, Takamaro Kikkawa, \"Design of multi-channel wireless NoC to improve on-chip communication capacity!\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 177-184, 2011.",
      "_id": "2685984"
    }
  ],
  "3129357": [
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, William J. Dally, \"Network congestion avoidance through Speculative Reservation\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567932"
    }
  ],
  "3129359": [],
  "3129368": [],
  "2912727": [
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"ReliNoC: A reliable network for priority-based on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797029"
    },
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    },
    {
      "text": "George Michelogiannakis, William J. Dally, \"Elastic Buffer Flow Control for On-Chip Networks\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 2, pp. 295-309, 2013.",
      "_id": "3274274"
    },
    {
      "text": "Marco Balboni, Jos\u00e9 Flich, Davide Bertozzi, \"Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 806-811, 2015.",
      "_id": "1711483"
    },
    {
      "text": "Luca Ramini, Alberto Ghiribaldi, Paolo Grani, Sandro Bartolini, Herv\u00e9 Tatenguem Fankem, Davide Bertozzi, \"Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001455"
    },
    {
      "text": "I. Seitanidis, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos, \"ElastiStore: An elastic buffer architecture for Network-on-Chip routers\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001485"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 350-353, 2013.",
      "_id": "2280530"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    }
  ],
  "2685948": [
    {
      "text": "Giannopoulos D, Chrysos N, Mageiropoulos E, Vardas G, Tzanakis L and Katevenis M.   Accurate congestion control for RDMA transfers Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679302"
    }
  ],
  "3129361": [],
  "3129358": [],
  "2912723": [
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"ReliNoC: A reliable network for priority-based on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797029"
    },
    {
      "text": "Qiaoyan Yu, Jos\u00e9 Cano, Jos\u00e9 Flich, Paul Ampadu, \"Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 169-176, 2012.",
      "_id": "2437756"
    },
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Florentine Dubois, Abbas Sheibanyrad, Fr\u00e9d\u00e9ric P\u00e9trot, Maryam Bahmani, \"Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 3, pp. 609-615, 2013.",
      "_id": "2231954"
    },
    {
      "text": "Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, Gregory Chen, \"A Reliable Routing Architecture and Algorithm for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    }
  ],
  "2912714": [
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    }
  ],
  "2912708": [],
  "3129375": [],
  "3129367": [],
  "3129370": [
    {
      "text": "Gul N. Khan, Anita Tino, \"Synthesis of NoC Interconnects for Custom MPSoC Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 75-82, 2012.",
      "_id": "2437743"
    }
  ],
  "3129364": [
    {
      "text": "Dmitri Vainbrand, Ran Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 135-144, 2010.",
      "_id": "2912726"
    },
    {
      "text": "S. Carrillo, J. Harkin, L.J. McDaid, S. Pande, S. Cawley, B. McGinley, F. Morgan, \"Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 83-90, 2012.",
      "_id": "2437736"
    }
  ],
  "3129369": [
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "3129362": [
    {
      "text": "Camille Jalier, Didier Lattard, Ahmed Amine Jerraya, Gilles Sassatelli, Pascal Benoit, Lionel Torres, \"Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 184-189, 2010.",
      "_id": "3033004"
    },
    {
      "text": "Yvain Thonnart, Romain Lemaire, Fabien Clermidy, \"Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 233-240, 2010.",
      "_id": "2912725"
    },
    {
      "text": "F. Clermidy, N. Cassiau, N. Coste, D. Dutoit, M. Fantini, D. Ktenas, R. Lemaire, L. Stefanizzi, \"Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 261-262, 2011.",
      "_id": "2685953"
    }
  ],
  "3129366": [],
  "3129374": [
    {
      "text": "Yan Pan, John Kim, Gokhan Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Jung Ho Ahn, Sungwoo Choo, John Kim, \"Network within a network approach to create a scalable high-radix router microarchitecture\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567919"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Paolo Grani, Roberto Proietti, Venkatesh Akella, S. J. Ben Yoo, \"Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 289-300, 2017.",
      "_id": "1120325"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "3129377": [],
  "2912722": [
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Centralized buffer router: A low latency low power router for high radix NOCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177999"
    },
    {
      "text": "Qiaoyan Yu, Meilin Zhang, Paul Ampadu, \"Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 105-112, 2011.",
      "_id": "2685982"
    }
  ],
  "3129373": [
    {
      "text": "Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    },
    {
      "text": "Jieming Yin, Zhifeng Lin, Onur Kayiran, Matthew Poremba, Muhammad Shoaib Bin Altaf, Natalie Enright Jerger, Gabriel H. Loh, \"Modular Routing Design for Chiplet-Based Systems\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 726-738, 2018.",
      "_id": "821757"
    }
  ],
  "3129379": [],
  "3129385": [],
  "3129376": [
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeffrey Draper, \"Fault-Tolerant Flow Control in On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 79-86, 2010.",
      "_id": "2912711"
    }
  ],
  "3129378": [
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeffrey Draper, \"Fault-Tolerant Flow Control in On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 79-86, 2010.",
      "_id": "2912711"
    },
    {
      "text": "Qiaoyan Yu, Paul Ampadu, \"Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 145-154, 2010.",
      "_id": "2912730"
    },
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, Gregory Chen, \"A Reliable Routing Architecture and Algorithm for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    }
  ],
  "2685974": [
    {
      "text": "Navaridas J, Khan B, Khan S, Faraboschi P and Luj\u00c3\u00a1n M.   Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (91-98)",
      "_id": "2437746"
    }
  ],
  "3129382": [
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Robert Hesse, Jeff Nicholls, Natalie Enright Jerger, \"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 132-141, 2012.",
      "_id": "2437741"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1521-1533, 2011.",
      "_id": "2932254"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-aware NoC design for efficient SDRAM access\", <i>Design Automation Conference (DAC) 2010 47th ACM/IEEE</i>, pp. 453-456, 2010.",
      "_id": "2932254"
    }
  ],
  "3129381": [
    {
      "text": "Yan Pan, John Kim, Gokhan Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Xia Zhao, Almutaz Adileh, Zhibin Yu, Zhiying Wang, Aamer Jaleel, Lieven Eeckhout, \"Adaptive Memory-Side Last-level GPU Caching\", <i>Computer Architecture (ISCA) 2019 ACM/IEEE 46th Annual International Symposium on</i>, pp. 411-423, 2019.",
      "_id": "452806"
    },
    {
      "text": "Amir Kavyan Ziabari, Jos&#233; L. Abell&#225;n, Yenai Ma, Ajay Joshi, David Kaeli, \"Asymmetric NoC Architectures for GPU Systems\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618262"
    }
  ],
  "3129387": [],
  "3129384": [
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000876-000880, 2010.",
      "_id": "3129384"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    },
    {
      "text": "Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, Giovanni De Micheli, \"CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 67-74, 2012.",
      "_id": "2437754"
    },
    {
      "text": "Ran Manevich, Israel Cidon, Avinoam Kolodny, \"Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178003"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    }
  ],
  "3129363": [],
  "3129389": [],
  "3129380": [
    {
      "text": "Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, \"Delay analysis of wormhole based heterogeneous NoC\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 161-168, 2011.",
      "_id": "2685949"
    }
  ],
  "3129388": [
    {
      "text": "Yue Qian, Zhonghai Lu, Wenhua Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 44-53, 2009.",
      "_id": "3129388"
    },
    {
      "text": "Zhonghai Lu, Yuan Yao, Yuming Jiang, \"Towards stochastic delay bound analysis for Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 64-71, 2014.",
      "_id": "1900877"
    },
    {
      "text": "Xueqian Zhao, Zhonghai Lu, \"Per-flow delay bound analysis based on a formalized microarchitectural model\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178009"
    },
    {
      "text": "Sebastian Tobuschat, Rolf Ernst, \"Real-time communication analysis for Networks-on-Chip with backpressure\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 590-595, 2017.",
      "_id": "1097823"
    },
    {
      "text": "Jia Zhan, Nikolay Stoimenov, Jin Ouyang, Lothar Thiele, Vijaykrishnan Narayanan, Yuan Xie, \"Designing energy-efficient NoC for real-time embedded systems through slack optimization\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181466"
    }
  ],
  "3129372": [],
  "3129386": [],
  "3332679": [
    {
      "text": "Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, \"Statistical Approach to NoC Design\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 171-180, 2008.",
      "_id": "3332679"
    }
  ],
  "3332682": [],
  "3129391": [],
  "3332677": [],
  "3129383": [
    {
      "text": "Daniele Ludovicix, Alessandro Stranoy, Georgi N. Gaydadjievx, Luca Beniniyy, Davide Bertozziy, \"Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 679-684, 2010.",
      "_id": "3033067"
    }
  ],
  "3129365": [],
  "3332683": [],
  "3129356": [
    {
      "text": "David \u00d6hmann, Erik Fischer, Gerhard Fettweis, \"Transient queuing models for input-buffered routers in Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 57-63, 2014.",
      "_id": "1900881"
    },
    {
      "text": "Erik Fischer, Gerhard P. Fettweis, \"An accurate and scalable analytic model for round-robin arbitration in network-on-chip\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177997"
    },
    {
      "text": "Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, \"Delay analysis of wormhole based heterogeneous NoC\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 161-168, 2011.",
      "_id": "2685949"
    }
  ],
  "3129394": [
    {
      "text": "Florentine Dubois, Abbas Sheibanyrad, Fr\u00e9d\u00e9ric P\u00e9trot, Maryam Bahmani, \"Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 3, pp. 609-615, 2013.",
      "_id": "2231954"
    }
  ],
  "3129393": [
    {
      "text": "Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan, \"Low-power on-chip network providing guaranteed services for snoopy coherent and artificial neural network systems\", <i>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</i>, pp. 1-6, 2017.",
      "_id": "1005481"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Yuankun Xue, Paul Bogdan, \"User Cooperation Network Coding Approach for NoC Performance Improvement\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618259"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "3332680": [],
  "3129360": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3332686": [
    {
      "text": "M. Bakhouya, S. Suboh, J. Gaber, T. El-Ghazawi, \"Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 74-79, 2009.",
      "_id": "3129356"
    }
  ],
  "3332691": [],
  "3332688": [
    {
      "text": "Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe Sun, \"Latency criticality aware on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 1052-1057, 2009.",
      "_id": "3254845"
    },
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "Mehdi Modarressi, Hamid Sarbazi-Azad, Arash Tavakkol, \"Performance and power efficient on-chip communication using adaptive virtual point-to-point connections\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 203-212, 2009.",
      "_id": "3129386"
    }
  ],
  "3332698": [
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    }
  ],
  "3332693": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Ahmad Samih, Ren Wang, Anil Krishna, Christian Maciocco, Charlie Tai, Yan Solihin, \"Energy-efficient interconnect via Router Parking\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeff Draper, \"Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 250-255, 2009.",
      "_id": "3129376"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    }
  ],
  "3332696": [
    {
      "text": "Masashi Imai, Thiem Van Chu, Kenji Kise, Tomohiro Yoneda, \"The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320582"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"NoC topology synthesis for supporting shutdown of voltage islands in SoCs\", <i>Design Automation Conference 2009. DAC '09. 46th ACM/IEEE</i>, pp. 822-825, 2009.",
      "_id": "3154025"
    },
    {
      "text": "Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi N. Gaydadjiev, \"Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 244-249, 2009.",
      "_id": "3129383"
    }
  ],
  "3332681": [
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"ReliNoC: A reliable network for priority-based on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797029"
    },
    {
      "text": "Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Computer Design (ICCD) 2014 32nd IEEE International Conference on</i>, pp. 424-431, 2014.",
      "_id": "1900871"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "Florentine Dubois, Abbas Sheibanyrad, Fr\u00e9d\u00e9ric P\u00e9trot, Maryam Bahmani, \"Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 3, pp. 609-615, 2013.",
      "_id": "2231954"
    },
    {
      "text": "Jia Zhan, Yuan Xie, Guangyu Sun, \"NoC-sprinting: Interconnect for fine-grained sprinting in the dark silicon era\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903954"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, \"An abacus turn model for time/space-efficient reconfigurable routing\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 259-270, 2011.",
      "_id": "2854937"
    }
  ],
  "3332695": [
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"A method to remove deadlocks in Networks-on-Chips with Wormhole flow control\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1625-1628, 2010.",
      "_id": "3033142"
    },
    {
      "text": "Keun Sup Shim, Myong Hyon Cho, Michel Kinsy, Tina Wen, Mieszko Lis, G. Edward Suh, Srinivas Devadas, \"Static virtual channel allocation in oblivious routing\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 38-43, 2009.",
      "_id": "3129389"
    },
    {
      "text": "Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Mike Kishinevsky, Umit Ogras, \"Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 125-134, 2010.",
      "_id": "2912719"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    }
  ],
  "3332692": [],
  "3332689": [
    {
      "text": "Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.",
      "_id": "2777171"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tsutomu Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "Sudeep Pasricha, Yong Zou, \"A low overhead fault tolerant routing scheme for 3D Networks-on-Chip\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-8, 2011.",
      "_id": "2859434"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "3332684": [
    {
      "text": "D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M.E. Gomez, P. Lopez, G.N. Gaydadjiev, D. Bertozzi, \"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 562-565, 2009.",
      "_id": "3254857"
    },
    {
      "text": "Dmitri Vainbrand, Ran Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 135-144, 2010.",
      "_id": "2912726"
    }
  ],
  "3332701": [],
  "3332690": [
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    }
  ],
  "3332697": [],
  "3332702": [
    {
      "text": "Kees Goossens, Bart Vermeulen, Ashkan Beyranvand Nejad, \"A high-level debug environment for communication-centric debug\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 202-207, 2009.",
      "_id": "3254771"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Cristina Silvano, \"MPSoCs run-time monitoring through Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 558-561, 2009.",
      "_id": "3254750"
    }
  ],
  "3521011": [
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Daihan Wang, \"Run-time power gating of on-chip routers using look-ahead routing\", <i>Design Automation Conference 2008. ASPDAC 2008. Asia and South Pacific</i>, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "Andrew B. Kahng, Bin Li, Li-Shiuan Peh, Kambiz Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "Ahmad Samih, Ren Wang, Anil Krishna, Christian Maciocco, Charlie Tai, Yan Solihin, \"Energy-efficient interconnect via Router Parking\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, Timothy Mark Pinkston, \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 13-22, 2008.",
      "_id": "3332689"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, Hideharu Amano, \"Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 23-32, 2008.",
      "_id": "3332693"
    },
    {
      "text": "Mikkel Bystrup Stensgaard, Jens Spars\u00f8, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 55-64, 2008.",
      "_id": "3332699"
    },
    {
      "text": "Arnab Banerjee, Simon W. Moore, \"Flow-aware allocation for on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 183-192, 2009.",
      "_id": "3129357"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeff Draper, \"Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 250-255, 2009.",
      "_id": "3129376"
    },
    {
      "text": "Dmitri Vainbrand, Ran Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 135-144, 2010.",
      "_id": "2912726"
    },
    {
      "text": "Dan Zhao, Yi Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    }
  ],
  "3129392": [
    {
      "text": "Daniele Ludovicix, Alessandro Stranoy, Georgi N. Gaydadjievx, Luca Beniniyy, Davide Bertozziy, \"Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 679-684, 2010.",
      "_id": "3033067"
    }
  ],
  "3332704": [
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    }
  ],
  "3521014": [
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    }
  ],
  "3521013": [],
  "3521010": [],
  "3521012": [
    {
      "text": "Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe Sun, \"Latency criticality aware on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 1052-1057, 2009.",
      "_id": "3254845"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000876-000880, 2010.",
      "_id": "3129384"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 173-182, 2009.",
      "_id": "3129384"
    },
    {
      "text": "Mario Lodde, Jose Flich, Manuel E. Acacio, \"Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 59-66, 2012.",
      "_id": "2437744"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chita R. Das, \"Application-aware prioritization mechanisms for on-chip networks\", <i>Microarchitecture 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on</i>, pp. 280-291, 2009.",
      "_id": "3315482"
    },
    {
      "text": "Joshua San Miguel, Natalie Enright Jerger, \"Data Criticality in Network-On-Chip Design\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618251"
    }
  ],
  "3521015": [],
  "3521018": [
    {
      "text": "Mikkel Bystrup Stensgaard, Jens Spars\u00f8, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 55-64, 2008.",
      "_id": "3332699"
    }
  ],
  "3521017": [],
  "3521023": [
    {
      "text": "Shan Tang, Qiang Xu, \"In-band Cross-Trigger Event Transmission for Transaction-Based Debug\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 414-419, 2008.",
      "_id": "3465145"
    },
    {
      "text": "Kees Goossens, Bart Vermeulen, Ashkan Beyranvand Nejad, \"A high-level debug environment for communication-centric debug\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 202-207, 2009.",
      "_id": "3254771"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, \"Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 233-242, 2007.",
      "_id": "3521027"
    },
    {
      "text": "Bart Vermeulen, Kees Goossens, Siddharth Umrani, \"Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 3-12, 2008.",
      "_id": "3332702"
    }
  ],
  "3521019": [
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Cristina Silvano, \"MPSoCs run-time monitoring through Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 558-561, 2009.",
      "_id": "3254750"
    },
    {
      "text": "Jo\u00ebl Porquet, Alain Greiner, Christian Schwarz, \"NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797125"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    }
  ],
  "3521016": [],
  "3521027": [
    {
      "text": "Kees Goossens, Bart Vermeulen, Ashkan Beyranvand Nejad, \"A high-level debug environment for communication-centric debug\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 202-207, 2009.",
      "_id": "3254771"
    },
    {
      "text": "Nicola Concer, Salvatore Iamundo, Luciano Bononi, \"aEqualized: A novel routing algorithm for the Spidergon Network On Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 749-754, 2009.",
      "_id": "3254727"
    },
    {
      "text": "Markus Winter, Gerhard P. Fettweis, \"Guaranteed service virtual channel allocation in NoCs for run-time task scheduling\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797190"
    },
    {
      "text": "Radu Stefan, Anca Molnos, Angelo Ambrose, Kees Goossens, \"A TDM NoC supporting QoS multicast and fast connection set-up\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1283-1288, 2012.",
      "_id": "2548496"
    },
    {
      "text": "Kees Goossens, Bart Vermeulen, Remco van Steeden, Martijn Bennebroek, \"Transaction-Based Communication-Centric Debug\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 95-106, 2007.",
      "_id": "3521023"
    },
    {
      "text": "Bart Vermeulen, Kees Goossens, Siddharth Umrani, \"Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 3-12, 2008.",
      "_id": "3332702"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Yvain Thonnart, Romain Lemaire, Fabien Clermidy, \"Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 233-240, 2010.",
      "_id": "2912725"
    }
  ],
  "3332687": [],
  "3332700": [],
  "3129371": [
    {
      "text": "Paul Vincent Mejia, Rajeevan Amirtharajah, Matthew K. Farrens, Venkatesh Akella, \"Performance Evaluation of a Multicore System with Optically Connected Memory Modules\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 215-222, 2010.",
      "_id": "2912716"
    },
    {
      "text": "Parisa Khadem Hamedani, Natalie Enright Jerger, Shaahin Hessabi, \"QuT: A low-power optical Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 80-87, 2014.",
      "_id": "1900869"
    },
    {
      "text": "Yvain Thonnart, Mounir Zid, \"Technology assessment of silicon interposers for manycore SoCs: Active passive or optical?\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 168-169, 2014.",
      "_id": "1900889"
    },
    {
      "text": "Johnnie Chan, Gilbert Hendry, Keren Bergman, Luca P. Carloni, \"Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1507-1520, 2011.",
      "_id": "2755156"
    }
  ],
  "3332699": [],
  "3521024": [
    {
      "text": "Paul Gratz, Boris Grot, Stephen W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Express Cube Topologies for on-Chip Interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 163-174, 2009.",
      "_id": "3274264"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "Paul Gratz, Changkyu Kim, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger, \"On-Chip Interconnection Networks of the TRIPS Chip\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "John D. Owens, William J. Dally, Ron Ho, D.N. Jayasimha, Stephen W. Keckler, Li-Shiuan Peh, \"Research Challenges for On-Chip Interconnection Networks\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "Lei Wang, Yuho Jin, Hyungjun Kim, Eun Jung Kim, \"Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 64-73, 2009.",
      "_id": "3129393"
    }
  ],
  "3521020": [
    {
      "text": "Akbar Sharifi, Hui Zhao, Mahmut Kandemir, \"Feedback control for providing QoS in NoC based multicores\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1384-1389, 2010.",
      "_id": "3033147"
    },
    {
      "text": "Rostislav Dobkin, Ran Ginosar, Israel Cidon, \"QNoC Asynchronous Router with Dynamic Virtual Channel Allocation\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 218-218, 2007.",
      "_id": "3521020"
    }
  ],
  "3521022": [
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, \"Statistical Approach to NoC Design\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 171-180, 2008.",
      "_id": "3332679"
    },
    {
      "text": "Keun Sup Shim, Myong Hyon Cho, Michel Kinsy, Tina Wen, Mieszko Lis, G. Edward Suh, Srinivas Devadas, \"Static virtual channel allocation in oblivious routing\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 38-43, 2009.",
      "_id": "3129389"
    }
  ],
  "3129390": [
    {
      "text": "Qiaoyan Yu, Jos\u00e9 Cano, Jos\u00e9 Flich, Paul Ampadu, \"Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 169-176, 2012.",
      "_id": "2437756"
    },
    {
      "text": "Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, Gregory Chen, \"A Reliable Routing Architecture and Algorithm for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    },
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"A distributed and topology-agnostic approach for on-line NoC testing\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 113-120, 2011.",
      "_id": "2685966"
    }
  ],
  "3521034": [],
  "3521025": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3521028": [],
  "3521026": [
    {
      "text": "Arnab Banerjee, Simon W. Moore, \"Flow-aware allocation for on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 183-192, 2009.",
      "_id": "3129357"
    },
    {
      "text": "Ran Manevich, Israel Cidon, Avinoam Kolodny, \"Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178003"
    },
    {
      "text": "Poona Bahrebar, Dirk Stroobandt, \"Improving hamiltonian-based routing methods for on-chip networks: A turn model approach\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.",
      "_id": "2001207"
    }
  ],
  "3521030": [],
  "3521041": [
    {
      "text": "Nithin Michael, Yao Wang, G. Edward Suh, Ao Tang, \"Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-2, 2013.",
      "_id": "2178004"
    }
  ],
  "3521043": [
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Arnab Banerjee, Simon W. Moore, \"Flow-aware allocation for on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 183-192, 2009.",
      "_id": "3129357"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    },
    {
      "text": "Najla Alfaraj, Junjie Zhang, Yang Xu, H. Jonathan Chao, \"HOPE: Hotspot congestion control for Clos network on chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 17-24, 2011.",
      "_id": "2685948"
    }
  ],
  "3521033": [],
  "3521021": [
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 262-267, 2009.",
      "_id": "3254850"
    },
    {
      "text": "Jos\u00e9 Flich, Samuel Rodrigo, Jos\u00e9 Duato, \"An Efficient Implementation of Distributed Routing Algorithms for NoCs\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 87-96, 2008.",
      "_id": "3332681"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    }
  ],
  "3521035": [
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tsutomu Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, Timothy Mark Pinkston, \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 13-22, 2008.",
      "_id": "3332689"
    },
    {
      "text": "Ahsen Ejaz, Vassilios Papaefstathiou, Ioannis Sourdis, \"FreewayNoC: A DDR NoC with Pipeline Bypassing\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679298"
    }
  ],
  "3521009": [
    {
      "text": "Paul Gratz, Changkyu Kim, Karthikeyan Sankaralingam, Heather Hanson, Premkishore Shivakumar, Stephen W. Keckler, Doug Burger, \"On-Chip Interconnection Networks of the TRIPS Chip\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "Fawaz Alazemi, Arash AziziMazreah, Bella Bose, Lizhong Chen, \"Routerless Network-on-Chip\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 492-503, 2018.",
      "_id": "778678"
    }
  ],
  "3521045": [
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Developing Mesochronous Synchronizers to Enable 3D NoCs\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1414-1419, 2008.",
      "_id": "3465056"
    },
    {
      "text": "Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi Nikdast, Zhehui Wang, \"A NoC Traffic Suite Based on Real Applications\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 66-71, 2011.",
      "_id": "2860374"
    },
    {
      "text": "Marcus Eggenberger, Martin Radetzki, \"Scalable parallel simulation of networks on chip\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177996"
    },
    {
      "text": "Danyao Wang, Charles Lo, Jasmina Vasiljevic, Natalie Enright Jerger, J. Gregory Steffan, \"DART: A Programmable Architecture for NoC Simulation on FPGAs\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 3, pp. 664-678, 2014.",
      "_id": "2685979"
    }
  ],
  "3521042": [
    {
      "text": "E. Beign\u00e9, F. Clermidy, S. Miermont, P. Vivet, \"Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 129-138, 2008.",
      "_id": "3332678"
    }
  ],
  "2685979": [
    {
      "text": "Dai W and Jerger N.  2014.  Sampling-based approaches to accelerate network-on-chip simulation 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008760. 978-1-4799-5347-9,  (41-48)",
      "_id": "1900864"
    }
  ],
  "3521036": [],
  "3521040": [
    {
      "text": "Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, Luca P. Carloni, \"Photonic NoC for DMA Communications in Chip Multiprocessors\", <i>High-Performance Interconnects 2007. HOTI 2007. 15th Annual IEEE Symposium on</i>, pp. 29-38, 2007.",
      "_id": "3671861"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    }
  ],
  "3521038": [
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Tarik Ono, Mark Greenstreet, \"A modular synchronizing FIFO for NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 224-233, 2009.",
      "_id": "3129387"
    },
    {
      "text": "Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi N. Gaydadjiev, \"Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 244-249, 2009.",
      "_id": "3129383"
    }
  ],
  "3521046": [],
  "3521031": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3521044": [],
  "3521032": [
    {
      "text": "Francesca Palumbo, Danilo Pani, Alessandro Pilia, Luigi Raffo, \"Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 249-256, 2010.",
      "_id": "2912720"
    }
  ],
  "3521037": [],
  "3521047": [
    {
      "text": "David Wolpert, Bo Fu, Paul Ampadu, \"Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 107-114, 2010.",
      "_id": "2912728"
    },
    {
      "text": "Bo Fu, David Wolpert, Paul Ampadu, \"Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 54-63, 2009.",
      "_id": "3129367"
    }
  ],
  "3332678": [
    {
      "text": "Dean N. Truong, Wayne H. Cheng, Tinoosh Mohsenin, Zhiyi Yu, Anthony T. Jacobson, Gouri Landge, Michael J. Meeuwsen, Christine Watnik, Anh T. Tran, Zhibin Xiao, Eric W. Work, Jeremy W. Webb, Paul V. Mejia, Bevan M. Baas, \"A 167-Processor Computational Platform in 65 nm CMOS\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 44, no. 4, pp. 1130-1144, 2009.",
      "_id": "3196814"
    },
    {
      "text": "Edith Beigne, Fabien Clermidy, H\u00c9l\u00c8ne Lhermet, Sylvain Miermont, Yvain Thonnart, Xuan-Tu Tran, Alexandre Valentian, Didier Varreau, Pascal Vivet, Xavier Popon, Hugo Lebreton, \"An Asynchronous Power Aware and Adaptive NoC Based Circuit\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 44, no. 4, pp. 1167-1177, 2009.",
      "_id": "3196541"
    },
    {
      "text": "Anh T. Tran, Dean N. Truong, Bevan M. Baas, \"A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 214-223, 2009.",
      "_id": "3129392"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3521039": [
    {
      "text": "S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini, \"Serialized Asynchronous Links for NoC\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1003-1008, 2008.",
      "_id": "3465094"
    },
    {
      "text": "Carles Hern\u00e1ndez, Federico Silla, Jos\u00e9 Duato, \"A methodology for the characterization of process variation in NoC links\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 685-690, 2010.",
      "_id": "3032987"
    },
    {
      "text": "Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui, \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1295-1300, 2012.",
      "_id": "2548455"
    },
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "C. Hern\u00e1ndez, A. Roca, F. Silla, J. Flich, J. Duato, \"Improving the Performance of GALS-Based NoCs in the Presence of Process Variation\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 35-42, 2010.",
      "_id": "2912708"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania, \"Application Specific Routing Algorithms for Networks on Chip\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 316-330, 2009.",
      "_id": "3222780"
    }
  ],
  "3521029": [
    {
      "text": "Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi N. Gaydadjiev, \"Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 244-249, 2009.",
      "_id": "3129383"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang, \"PM-COSYN: PE and memory co-synthesis for MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1590-1595, 2010.",
      "_id": "3032921"
    }
  ],
  "2912725": [],
  "3332694": [],
  "3332703": [],
  "3332685": [],
  "3363105": [
    {
      "text": "Carlo Condo, Maurizio Martina, Guido Masera, \"A Network-on-Chip-based turbo/LDPC decoder architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1525-1530, 2012.",
      "_id": "2548305"
    }
  ],
  "3362976": [
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 43-50, 2010.",
      "_id": "2912709"
    },
    {
      "text": "Gennette Gill, Sumedh S. Attarde, Geoffray Lacourba, Steven M. Nowick, \"A low-latency adaptive asynchronous interconnection network using bi-modal router nodes\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 193-200, 2011.",
      "_id": "2685962"
    }
  ],
  "3363162": [
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    },
    {
      "text": "Pengju Ren, Qingxin Meng, Xiaowei Ren, Nanning Zheng, \"Fault-tolerant routing for on-chip network without using virtual channels\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903896"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Brisk and limited-impact NoC routing reconfiguration\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001377"
    }
  ],
  "3363076": [],
  "3363112": [
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    },
    {
      "text": "Davide Zoni, William Fornaciari, \"Sensor-wise methodology to face NBTI stress of NoC buffers\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1038-1043, 2013.",
      "_id": "2280882"
    },
    {
      "text": "Paul Wettin, Jacob Murray, Partha Pande, Behrooz Shirazi, Amlan Ganguly, \"Energy-efficient multicore chip design through cross-layer approach\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 725-730, 2013.",
      "_id": "2280846"
    },
    {
      "text": "Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, Umit Ogras, \"In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 43-50, 2012.",
      "_id": "2437738"
    }
  ],
  "3362996": [],
  "3363094": [
    {
      "text": "Martin Lukasiewycz, Martin Streubuhr, Michael Glass, Christian Haubelt, Jurgen Teich, \"Combined system synthesis and communication architecture exploration for MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 472-477, 2009.",
      "_id": "3254858"
    }
  ],
  "3363077": [],
  "664109": [],
  "663992": [],
  "664007": [
    {
      "text": "Raparti V and Pasricha S.   Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296453"
    }
  ],
  "664010": [],
  "664009": [],
  "4030729": [
    {
      "text": "Catania V, Mineo A, Monteleone S, Palesi M and Patti D.  2016.  Cycle-Accurate Network on Chip Simulation with Noxim. ACM Transactions on Modeling and Computer Simulation (TOMACS), 27:1,  (1-25), Online publication date: 18-Nov-2016.",
      "_id": "1370742"
    },
    {
      "text": "Gorgues M, Xiang D, Flich J, Yu Z and Duato J.  2014.  Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008758. 978-1-4799-5347-9,  (25-32)",
      "_id": "1900868"
    },
    {
      "text": "Manevich R, Cidon I and Kolodny A.  2013.  Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs) 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558412. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178003"
    },
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J and Tenhunen H.  2012.  CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176488. 978-1-4577-2145-8,  (320-325)",
      "_id": "2548321"
    },
    {
      "text": "Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J and Tenhunen H.   CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks Proceedings of the Conference on Design, Automation and Test in Europe,  (320-325)",
      "_id": "2548321"
    },
    {
      "text": "Nikitin N, Chatterjee S, Cortadella J, Kishinevsky M and Ogras U.   Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (125-134)",
      "_id": "2912719"
    },
    {
      "text": "Kohler A, Schley G and Radetzki M.  2019.  Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:6,  (883-896), Online publication date: 1-Jun-2010.",
      "_id": "2995751"
    },
    {
      "text": "Kohler A and Radetzki M.   Fault-tolerant architecture and deflection routing for degradable NoC switches Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (22-31)",
      "_id": "3129378"
    },
    {
      "text": "Palesi M, Holsmark R, Kumar S and Catania V.  2009.  Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20:3,  (316-330), Online publication date: 1-Mar-2009.",
      "_id": "3222780"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.   Application-aware deadlock-free oblivious routing Proceedings of the 36th annual international symposium on Computer architecture,  (208-219)",
      "_id": "3303539"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.  2009.  Application-aware deadlock-free oblivious routing. ACM SIGARCH Computer Architecture News, 37:3,  (208-219), Online publication date: 15-Jun-2009.",
      "_id": "3303539"
    },
    {
      "text": "Kwon W, Yoo S, Um J and Jeong S.   In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem Proceedings of the Conference on Design, Automation and Test in Europe,  (1058-1063)",
      "_id": "3254830"
    },
    {
      "text": "Ebrahimi M, Daneshtalab M, Neishaburi M, Mohammadi S, Afzali-Kusha A, Plosila J and Tenhunen H.   An efficent dynamic multicast routing protocol for distributing traffic in NOCs Proceedings of the Conference on Design, Automation and Test in Europe,  (1064-1069)",
      "_id": "3254744"
    },
    {
      "text": "Palesi M, Longo G, Signorino S, Holsmark R, Kumar S and Catania V.  2008.  Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492729. 978-0-7695-3098-7,  (97-106)",
      "_id": "3332695"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.  2008.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484871. 978-3-9810801-3-1,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Fiorin L, Palermo G, Lukovic S, Catalano V and Silvano C.  2008.  Secure Memory Accesses on Networks-on-Chip. IEEE Transactions on Computers, 57:9,  (1216-1229), Online publication date: 1-Sep-2008.",
      "_id": "3427639"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.   BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs Proceedings of the conference on Design, automation and test in Europe,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Palesi M, Longo G, Signorino S, Holsmark R, Kumar S and Catania V.   Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (97-106)",
      "_id": "3332695"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.  2007.  Routing Table Minimization for Irregular Mesh NoCs Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364414. 978-3-9810801-2-4,  (1-6)",
      "_id": "3654935"
    },
    {
      "text": "Michelogiannakis G, Pnevmatikatos D and Katevenis M.   Approaching Ideal NoC Latency with Pre-Configured Routes Proceedings of the First International Symposium on Networks-on-Chip,  (153-162)",
      "_id": "3521035"
    },
    {
      "text": "Mak T, Sedcole P, Cheung P, Luk W and Lam K.   A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing Proceedings of the First International Symposium on Networks-on-Chip,  (173-182)",
      "_id": "3521031"
    },
    {
      "text": "Lu Z, Liu M and Jantsch A.   Layered switching for networks on chip Proceedings of the 44th annual Design Automation Conference,  (122-127)",
      "_id": "3552895"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.   Routing table minimization for irregular mesh NoCs Proceedings of the conference on Design, automation and test in Europe,  (942-947)",
      "_id": "3654935"
    },
    {
      "text": "van den Brand J, Ciordas C, Goossens K and Basten T.   Congestion-controlled best-effort communication for networks-on-chip Proceedings of the conference on Design, automation and test in Europe,  (948-953)",
      "_id": "3654944"
    },
    {
      "text": "Hansson A and Goossens K.   Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases Proceedings of the First International Symposium on Networks-on-Chip,  (233-242)",
      "_id": "3521027"
    },
    {
      "text": "Kim D, Kim K, Kim J, Lee S and Yoo H.   Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC Proceedings of the First International Symposium on Networks-on-Chip,  (30-39)",
      "_id": "3521029"
    },
    {
      "text": "Hu J, Ogras U and Marculescu R.  2006.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25:12,  (2919-2933), Online publication date: 1-Dec-2006.",
      "_id": "3803026"
    },
    {
      "text": "Wu D, Al-Hashimi B and Schmitz M.   Improving routing efficiency for network-on-chip through contention-aware input selection Asia and South Pacific Conference on Design Automation, 2006.. 10.1109/ASPDAC.2006.1594642. 0-7803-9451-8,  (36-41)",
      "_id": "3821154"
    },
    {
      "text": "Ming Li , Qing-An Zeng  and Wen-Ben Jone .  2006.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip 2006 Design Automation Conference. 10.1109/DAC.2006.229242. 1-59593-381-6,  (849-852)",
      "_id": "3731662"
    },
    {
      "text": "Wu D, Al-Hashimi B and Schmitz M.   Improving routing efficiency for network-on-chip through contention-aware input selection Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (36-41)",
      "_id": "3821154"
    },
    {
      "text": "Murali S, Atienza D, Benini L and De Michel G.   A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip Proceedings of the 43rd annual Design Automation Conference,  (845-848)",
      "_id": "3731684"
    },
    {
      "text": "Manolache S, Eles P and Peng Z.   Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC Proceedings of the 42nd annual Design Automation Conference,  (266-269)",
      "_id": "3891518"
    },
    {
      "text": "Kim J, Park D, Theocharides T, Vijaykrishnan N and Das C.   A low latency router supporting adaptivity for on-chip interconnects Proceedings of the 42nd annual Design Automation Conference,  (559-564)",
      "_id": "3891501"
    }
  ],
  "4030781": [
    {
      "text": "Hung-Lin Chao, Yean-Ru Chen, Sheng-Ya Tung, Pao-Ann Hsiung, Sao-Jie Chen, \"Congestion-aware scheduling for NoC-based reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1561-1566, 2012.",
      "_id": "2548292"
    },
    {
      "text": "Jih-Sheng Shen, Chun-Hsian Huang, Pao-Ann Hsiung, \"Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 381-386, 2010.",
      "_id": "3033149"
    },
    {
      "text": "Chen-Ling Chou, Umit Y. Ogras, Radu Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1232-1237, 2008.",
      "_id": "3464947"
    }
  ],
  "4030724": [],
  "3731657": [],
  "3731698": [],
  "3731597": [],
  "3731728": [],
  "3731659": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3731694": [
    {
      "text": "Jos\u00e9 V. Escamilla, Jos\u00e9 Flich, Pedro Javier Garc\u00eda, \"ICARO: Congestion isolation in networks-on-chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 159-166, 2014.",
      "_id": "1900866"
    },
    {
      "text": "Paul Gratz, Boris Grot, Stephen W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    },
    {
      "text": "J.W. van den Brand, C. Ciordas, K. Goossens, T. Basten, \"Congestion-Controlled Best-Effort Communication for Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654944"
    },
    {
      "text": "Isask'har Walter, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Access Regulation to Hot-Modules in Wormhole NoCs\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 137-148, 2007.",
      "_id": "3521043"
    }
  ],
  "3731684": [
    {
      "text": "Pengju Ren, Qingxin Meng, Xiaowei Ren, Nanning Zheng, \"Fault-tolerant routing for on-chip network without using virtual channels\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903896"
    },
    {
      "text": "Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania, \"Application Specific Routing Algorithms for Networks on Chip\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 316-330, 2009.",
      "_id": "3222780"
    }
  ],
  "3731662": [
    {
      "text": "Lee D, Parikh R and Bertacco V.   Highly Fault-tolerant NoC Routing with Application-aware Congestion Management Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618247"
    },
    {
      "text": "Ramakrishna M, Gratz P and Sprintson A.  2013.  GCA: Global congestion awareness for load balance in Networks-on-Chip 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558405. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178006"
    },
    {
      "text": "Manevich R, Cidon I and Kolodny A.  2013.  Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs) 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558412. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178003"
    },
    {
      "text": "Rahmani A, Vaddina K, Latif K, Liljeberg P, Plosila J and Tenhunen H.   Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (177-184)",
      "_id": "2437748"
    },
    {
      "text": "Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J and Tenhunen H.   CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks Proceedings of the Conference on Design, Automation and Test in Europe,  (320-325)",
      "_id": "2548321"
    },
    {
      "text": "Kohler A, Schley G and Radetzki M.  2019.  Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:6,  (883-896), Online publication date: 1-Jun-2010.",
      "_id": "2995751"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.  2008.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484871. 978-3-9810801-3-1,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.   BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs Proceedings of the conference on Design, automation and test in Europe,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Schonwald T, Zimmermann J, Bringmann O and Rosenstiel W.  2007.  Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341518. 0-7695-2978-X,  (527-534)",
      "_id": "3656984"
    }
  ],
  "1903896": [],
  "1903893": [],
  "1903804": [],
  "1903948": [
    {
      "text": "Xue Y and Bogdan P.  2016.  Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579322. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320601"
    },
    {
      "text": "Xue Y and Bogdan P.   User Cooperation Network Coding Approach for NoC Performance Improvement Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618259"
    },
    {
      "text": "Bogdan P, Majumder T, Ramanathan A and Xue Y.   NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-11)",
      "_id": "1618235"
    }
  ],
  "1903814": [],
  "1903760": [
    {
      "text": "Raparti V and Pasricha S.   Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296453"
    },
    {
      "text": "Pasricha S, Chittamuru S, Thakkar I and Bhat V.   Securing photonic NoC architectures from hardware trojans Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679310"
    },
    {
      "text": "Boraten T and Kodi A.   Packet security with path sensitization for NoCs Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1136-1139)",
      "_id": "1413384"
    },
    {
      "text": "JS R, Ancajas D, Chakraborty K and Roy S.   Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618254"
    }
  ],
  "1903954": [],
  "1903769": [
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.  2017.  Machine learning enabled power-aware Network-on-Chip design 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7927203. 978-3-9815370-8-6,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.   Machine learning enabled power-aware network-on-chip design Proceedings of the Conference on Design, Automation & Test in Europe,  (1354-1359)",
      "_id": "1097600"
    }
  ],
  "1903881": [
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, Sujay Deb, \"Adaptive multi-voltage scaling in wireless NoC for high performance low power applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1315-1320, 2016.",
      "_id": "1413525"
    }
  ],
  "1903752": [],
  "1616052": [],
  "1615994": [
    {
      "text": "Cheng Tan, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh, \"Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 575-587, 2018.",
      "_id": "821744"
    },
    {
      "text": "Davide Giri, Paolo Mantovani, Luca P. Carloni, \"NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679303"
    }
  ],
  "1616029": [
    {
      "text": "Mohammad Sadrosadati, Amirhossein Mirhosseini, Shahin Roozkhosh, Hazhir Bakhishi, Hamid Sarbazi-Azad, \"Effective cache bank placement for GPUs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 31-36, 2017.",
      "_id": "1097786"
    },
    {
      "text": "Xia Zhao, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang, \"A low-cost conflict-free NoC for GPGPUs\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319780"
    },
    {
      "text": "Biresh Kumar Joardar, Wonje Choi, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, Radu Marculescu, \"3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: Performance and thermal trade-offs\", <i>Networks-on-Chip (NOCS) 2017 Eleventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2017.",
      "_id": "1012864"
    },
    {
      "text": "Venkata Yaswanth Raparti, Sudeep Pasricha, \"DAPPER: Data Aware Approximate NoC for GPGPU Architectures\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679311"
    },
    {
      "text": "Yunfan Li, Lizhong Chen, \"EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 435-446, 2020.",
      "_id": "114117"
    }
  ],
  "1616156": [
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.  2017.  Machine learning enabled power-aware Network-on-Chip design 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7927203. 978-3-9815370-8-6,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "Wang P, Niknam S, Wang Z and Stefanov T.   A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012875"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.   Machine learning enabled power-aware network-on-chip design Proceedings of the Conference on Design, Automation & Test in Europe,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "Zhao X, Ma S, Liu Y, Eeckhout L and Wang Z.   A low-cost conflict-free NoC for GPGPUs Proceedings of the 53rd Annual Design Automation Conference,  (1-6)",
      "_id": "1319780"
    }
  ],
  "1616044": [],
  "1615970": [],
  "1616059": [
    {
      "text": "Kevin J. M. Martin, Mostafa Rizk, Martha Johanna Sepulveda, Jean-Philippe Diguet, \"Notifying memories: A case-study on data-flow applications with NoC interfaces implementation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319707"
    }
  ],
  "1617376": [],
  "296487": [],
  "296293": [],
  "296453": [],
  "296395": [],
  "296489": [],
  "296360": [],
  "296449": [],
  "3153934": [
    {
      "text": "Tala M, Castellari M, Balboni M and Bertozzi D.  2016.  Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579331. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320597"
    },
    {
      "text": "Coskun A, Gu A, Jin W, Joshi A, Kahng A, Klamkin J, Ma Y, Recchio J, Srinivas V and Zhang T.   Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1309-1314)",
      "_id": "1413400"
    },
    {
      "text": "Chen C, Zhang T, Contu P, Klamkin J, Coskun A and Joshi A.  2014.  Sharing and placement of on-chip laser sources in silicon-photonic NoCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008766. 978-1-4799-5347-9,  (88-95)",
      "_id": "1900863"
    }
  ],
  "3153991": [],
  "3154012": [],
  "3153924": [],
  "3154025": [],
  "3153978": [
    {
      "text": "Hang Lu, Guihai Yan, Yinhe Han, Binzhang Fu, Xiaowei Li, \"RISO: Relaxed network-on-chip isolation for cloud processors\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181393"
    }
  ],
  "2932345": [],
  "2932363": [
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Hui Li, S\u00e9bastien Le Beux, Yvain Thonnart, Ian O'Connor, \"Complementary communication path for energy efficient on-chip optical interconnects\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616052"
    },
    {
      "text": "Scott Van Winkle, Avinash Karanth Kodi, Razvan Bunescu, Ahmed Louri, \"Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 480-491, 2018.",
      "_id": "778735"
    },
    {
      "text": "Ahmed Abousamra, Rami Melhem, Alex Jones, \"Two-hop Free-space based optical interconnects for chip multiprocessors\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 89-96, 2011.",
      "_id": "2685947"
    }
  ],
  "2932356": [
    {
      "text": "Yoon Y, Mantovani P and Carloni L.   System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-6)",
      "_id": "1012876"
    },
    {
      "text": "Akhlaghi V, Kamal M, Afzali-Kusha A and Pedram M.  2018.  An efficient network on-chip architecture based on isolating local and non-local communications. Computers and Electrical Engineering, 45:C,  (430-444), Online publication date: 1-Jul-2015.",
      "_id": "2280530"
    },
    {
      "text": "Miguel J and Jerger N.   Data Criticality in Network-On-Chip Design Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618251"
    }
  ],
  "2932300": [
    {
      "text": "Mehdi Modarressi, Arash Tavakkol, Hamid Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2010-2022, 2011.",
      "_id": "2764956"
    }
  ],
  "2932296": [],
  "2932237": [
    {
      "text": "Schoeberl M.  2018.  One-way shared memory 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342017. 978-3-9819263-0-9,  (269-272)",
      "_id": "754687"
    },
    {
      "text": "Bhardwaj K, Jiang W and Nowick S.   Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012857"
    },
    {
      "text": "Sorensen R, Pezzarossa L and Sparso J.  2016.  An area-efficient TDM NoC supporting reconfiguration for mode changes 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579324. 978-1-4673-9030-9,  (1-4)",
      "_id": "1320595"
    },
    {
      "text": "Kostrzewa A, Tobuschat S, Ernst R and Saidi S.  2016.  Safe and dynamic traffic rate control for networks-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579321. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320586"
    },
    {
      "text": "Kostrzewa A, Saidi S and Ernst R.   Slack-based resource arbitration for real-time networks-on-chip Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1012-1017)",
      "_id": "1413482"
    },
    {
      "text": "Liu S, Lu Z and Jantsch A.   Highway in TDM NoCs Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618248"
    },
    {
      "text": "Kotleas I, Humphreys D, Sorensen R, Kasapaki E, Brandner F and Sparso J.  2014.  A loosely synchronizing asynchronous router for TDM-scheduled NOCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008774. 978-1-4799-5347-9,  (151-158)",
      "_id": "1900874"
    },
    {
      "text": "Gomony M, Akesson B and Goossens K.   Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001305"
    },
    {
      "text": "Liu S, Jantsch A and Lu Z.   Parallel probe based dynamic connection setup in TDM NoCs Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001392"
    },
    {
      "text": "Abousamra A, Jones A and Melhem R.   Proactive circuit allocation in multiplane NoCs Proceedings of the 50th Annual Design Automation Conference,  (1-10)",
      "_id": "2181290"
    },
    {
      "text": "Zhan J, Stoimenov N, Ouyang J, Thiele L, Narayanan V and Xie Y.   Designing energy-efficient NoC for real-time embedded systems through slack optimization Proceedings of the 50th Annual Design Automation Conference,  (1-6)",
      "_id": "2181466"
    },
    {
      "text": "Spars\u00c3\u00b8 J, Kasapaki E and Schoeberl M.   An area-efficient network interface for a TDM-based network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (1044-1047)",
      "_id": "2280808"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.  2012.  A TDM NoC supporting QoS, multicast, and fast connection set-up 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176690. 978-1-4577-2145-8,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Schoeberl M, Brandner F, Spars\u00c3\u00b8 J and Kasapaki E.   A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (152-160)",
      "_id": "2437751"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    }
  ],
  "2932295": [
    {
      "text": "Ioannis Seitanidis, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos, \"Powermax: an automated methodology for generating peak-power traffic in networks-on-chip\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320593"
    }
  ],
  "2932252": [],
  "2932262": [],
  "2932215": [
    {
      "text": "Yin J, Lin Z, Kayiran O, Poremba M, Altaf M, Jerger N and Loh G.   Modular routing design for chiplet-based systems Proceedings of the 45th Annual International Symposium on Computer Architecture,  (726-738)",
      "_id": "821757"
    },
    {
      "text": "Seitanidis I, Nicopoulos C and Dimitrakopoulos G.  2016.  Powermax: an automated methodology for generating peak-power traffic in networks-on-chip 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579318. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320593"
    },
    {
      "text": "Lee D, Parikh R and Bertacco V.   Highly Fault-tolerant NoC Routing with Application-aware Congestion Management Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618247"
    },
    {
      "text": "Fu B, Han Y, Ma J, Li H and Li X.   An abacus turn model for time/space-efficient reconfigurable routing Proceedings of the 38th annual international symposium on Computer architecture,  (259-270)",
      "_id": "2854937"
    },
    {
      "text": "Fu B, Han Y, Ma J, Li H and Li X.  2011.  An abacus turn model for time/space-efficient reconfigurable routing. ACM SIGARCH Computer Architecture News, 39:3,  (259-270), Online publication date: 22-Jun-2011.",
      "_id": "2854937"
    }
  ],
  "2932250": [
    {
      "text": "Wang B, Lu Z and Chen S.   ANN Based Admission Control for On-Chip Networks Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296487"
    },
    {
      "text": "Lu Z and Wang Y.   Dynamic Flow Regulation for IP Integration on Network-on-Chip Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (115-123)",
      "_id": "2437745"
    }
  ],
  "2932254": [],
  "2932189": [],
  "2932349": [],
  "2181429": [
    {
      "text": "Pathania A and Henkel J.  2018.  Task scheduling for many-cores with S-NUCA caches 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342069. 978-3-9819263-0-9,  (557-562)",
      "_id": "754652"
    },
    {
      "text": "Wang X, Singh A and Wen S.   Exploiting dark cores for performance optimization via patterning for many-core chips in the dark silicon era Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679315"
    },
    {
      "text": "Xue Y and Bogdan P.  2016.  Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579322. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320601"
    },
    {
      "text": "Wang X, Singh A, Li B, Yang Y, Mak T and Li H.  2016.  Bubble budgeting: throughput optimization for dynamic workloads by exploiting dark cores in many core systems 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579323. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320600"
    }
  ],
  "2181290": [
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Miguel Gorgues Alonso, Jose Flich Cardo, \"PROSA: protocol-driven NoC architecture\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320576"
    }
  ],
  "2181401": [
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    },
    {
      "text": "Badr M and Jerger N.  2014.  SynFull: Synthetic traffic models capturing cache coherent behaviour 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853236. 978-1-4799-4394-4,  (109-120)",
      "_id": "2062383"
    }
  ],
  "2181466": [],
  "2181393": [],
  "2181334": [
    {
      "text": "Venkata Yaswanth Raparti, Nishit Kapadia, Sudeep Pasricha, \"ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors\", <i>Multi-Scale Computing Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 72-85, 2017.",
      "_id": "1618246"
    },
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Terrence Mak, Hong Li, \"Bubble budgeting: throughput optimization for dynamic workloads by exploiting dark cores in many core systems\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320600"
    },
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    },
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Hong Li, Terrence Mak, \"Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems\", <i>Computers IEEE Transactions on</i>, vol. 67, no. 2, pp. 178-192, 2018.",
      "_id": "1320600"
    }
  ],
  "2181298": [],
  "3891518": [
    {
      "text": "Ewerson Luiz de Souza Carvalho, Ney Laert Vilar Calazans, Fernando Gehm Moraes, \"Dynamic Task Mapping for MPSoCs\", <i>Design & Test of Computers IEEE</i>, vol. 27, no. 5, pp. 26-35, 2010.",
      "_id": "2943059"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali, Luigi Raffo, Giovanni De Micheli, Luca Benini, \"NoC Design and Implementation in 65nm Technology\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 273-282, 2007.",
      "_id": "3521039"
    }
  ],
  "3891501": [],
  "3891546": [
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.",
      "_id": "3254927"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"NoC topology synthesis for supporting shutdown of voltage islands in SoCs\", <i>Design Automation Conference 2009. DAC '09. 46th ACM/IEEE</i>, pp. 822-825, 2009.",
      "_id": "3154025"
    }
  ],
  "3891561": [
    {
      "text": "Kahng A, Lin B, Samadi K and Ramanujam R.   Trace-driven optimization of networks-on-chip configurations Proceedings of the 47th Design Automation Conference,  (437-442)",
      "_id": "2932262"
    },
    {
      "text": "Sander O, Glas B, Roth C, Becker J and Muller-Glaser K.  2009.  Priority-based packet communication on a bus-shaped structure for FPGA-systems 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090654. 978-1-4244-3781-8,  (178-183)",
      "_id": "3254917"
    },
    {
      "text": "Sander O, Glas B, Roth C, Becker J and M\u00c3\u00bcller-Glaser K.   Priority-based packet communication on a bus-shaped structure for FPGA-systems Proceedings of the Conference on Design, Automation and Test in Europe,  (178-183)",
      "_id": "3254917"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A, Goossens K and De Micheli G.   Mapping and configuration methods for multi-use-case networks on chips Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (146-151)",
      "_id": "3821097"
    }
  ],
  "1319780": [
    {
      "text": "Xia Zhao, Almutaz Adileh, Zhibin Yu, Zhiying Wang, Aamer Jaleel, Lieven Eeckhout, \"Adaptive Memory-Side Last-level GPU Caching\", <i>Computer Architecture (ISCA) 2019 ACM/IEEE 46th Annual International Symposium on</i>, pp. 411-423, 2019.",
      "_id": "452806"
    },
    {
      "text": "Yunfan Li, Lizhong Chen, \"EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 435-446, 2020.",
      "_id": "114117"
    }
  ],
  "1319707": [],
  "1319644": [
    {
      "text": "Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan, \"Low-power on-chip network providing guaranteed services for snoopy coherent and artificial neural network systems\", <i>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</i>, pp. 1-6, 2017.",
      "_id": "1005481"
    },
    {
      "text": "Cheng Tan, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh, \"Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 575-587, 2018.",
      "_id": "821744"
    }
  ],
  "1319758": [],
  "1319618": [],
  "1319635": [
    {
      "text": "Pasricha S, Chittamuru S, Thakkar I and Bhat V.   Securing photonic NoC architectures from hardware trojans Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679310"
    },
    {
      "text": "Thakkar I, Chittamuru S and Pasricha S.   Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012873"
    },
    {
      "text": "Thakkar I, Chittamuru S and Pasricha S.  2016.  Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579327. 978-1-4673-9030-9,  (1-4)",
      "_id": "1320598"
    }
  ],
  "1319728": [],
  "3552909": [],
  "3552900": [
    {
      "text": "Liu S, Lu Z and Jantsch A.   Highway in TDM NoCs Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618248"
    },
    {
      "text": "Kwon W, Yoo S, Um J and Jeong S.   In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem Proceedings of the Conference on Design, Automation and Test in Europe,  (1058-1063)",
      "_id": "3254830"
    }
  ],
  "3552895": [
    {
      "text": "Pierre Schamberger, Zhonghai Lu, Xianyang Jiang, Meikang Qiu, \"Modeling and Power Evaluation of On-Chip Router Components in Spintronics\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 51-58, 2012.",
      "_id": "2437750"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe Sun, \"Latency criticality aware on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 1052-1057, 2009.",
      "_id": "3254845"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3552883": [
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"NoC topology synthesis for supporting shutdown of voltage islands in SoCs\", <i>Design Automation Conference 2009. DAC '09. 46th ACM/IEEE</i>, pp. 822-825, 2009.",
      "_id": "3154025"
    }
  ],
  "3552934": [
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Huaxi Gu, Jiang Xu, Wei Zhang, \"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "Assaf Shacham, Keren Bergman, Luca P. Carloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    }
  ],
  "3552888": [],
  "3552797": [],
  "3552805": [
    {
      "text": "Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui, \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1295-1300, 2012.",
      "_id": "2548455"
    }
  ],
  "3552799": [
    {
      "text": "Chen C, Enachescu M and Cotofana S.   Enabling vertical wormhole switching in 3D NoC-bus hybrid systems Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (507-512)",
      "_id": "1711513"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Zheng X, Ho R and Krishnamoorthy A.   Silicon-photonic network architectures for scalable, power-efficient multi-chip systems Proceedings of the 37th annual international symposium on Computer architecture,  (117-128)",
      "_id": "3083681"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Zheng X, Ho R and Krishnamoorthy A.  2010.  Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. ACM SIGARCH Computer Architecture News, 38:3,  (117-128), Online publication date: 19-Jun-2010.",
      "_id": "3083681"
    },
    {
      "text": "Pavlidis V and Friedman E.   Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits. Proceedings of the IEEE. 10.1109/JPROC.2008.2007473, 97:1,  (123-140)",
      "_id": "3205554"
    },
    {
      "text": "Hendry G, Kamil S, Biberman A, Chan J, Lee B, Mohiyuddin M, Jain A, Bergman K, Carloni L, Kubiatowicz J, Oliker L and Shalf J.   Analysis of photonic networks for a chip multiprocessor using scientific applications Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (104-113)",
      "_id": "3129371"
    },
    {
      "text": "Pasricha S.   Exploring serial vertical interconnects for 3D ICs Proceedings of the 46th Annual Design Automation Conference,  (581-586)",
      "_id": "3154012"
    },
    {
      "text": "Shacham A, Bergman K and Carloni L.  2008.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors. IEEE Transactions on Computers, 57:9,  (1246-1260), Online publication date: 1-Sep-2008.",
      "_id": "3427704"
    }
  ],
  "3552906": [],
  "3552928": [],
  "3552931": [],
  "1005516": [],
  "1005595": [],
  "1005481": [],
  "1005487": [],
  "1005450": [
    {
      "text": "Horro M, Kandemir M, Pouchet L, Rodr\u00c3\u00adguez G and Touri\u00c3\u00b1o J.   Effect of Distributed Directories in Mesh Interconnects Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296360"
    }
  ],
  "2448591": [],
  "2448607": [],
  "2448558": [
    {
      "text": "Zana Ghaderi, Ayed Alqahtani, Nader Bagherzadeh, \"Online monitoring and adaptive routing for aging mitigation in NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 67-72, 2017.",
      "_id": "1097620"
    },
    {
      "text": "Venkata Yaswanth Raparti, Nishit Kapadia, Sudeep Pasricha, \"ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors\", <i>Multi-Scale Computing Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 72-85, 2017.",
      "_id": "1618246"
    },
    {
      "text": "Dean Michael Ancajas, James McCabe Nickerson, Koushik Chakraborty, Sanghamitra Roy, \"HCI-Tolerant NoC router microarchitecture\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181298"
    },
    {
      "text": "Mayank Parasar, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, \"DRAIN: Deadlock Removal for Arbitrary Irregular Networks\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 447-460, 2020.",
      "_id": "114123"
    }
  ],
  "2448623": [
    {
      "text": "Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios Pnevmatikatos, \"Design trade-offs in energy efficient NoC architectures\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 186-187, 2014.",
      "_id": "1900882"
    },
    {
      "text": "Andrew B. Kahng, Bill Lin, Siddhartha Nath, \"Enhanced metamodeling techniques for high-dimensional IC design estimation problems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1861-1866, 2013.",
      "_id": "2280665"
    },
    {
      "text": "Abbas Mazloumi, Mehdi Modarressi, \"A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 908-911, 2015.",
      "_id": "1711662"
    }
  ],
  "2448673": [
    {
      "text": "Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios Pnevmatikatos, \"Design trade-offs in energy efficient NoC architectures\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 186-187, 2014.",
      "_id": "1900882"
    },
    {
      "text": "Miguel Gorgues, Dong Xiang, Jos\u00e9 Flich, Zhigang Yu, Jos\u00e9 Duato, \"Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 25-32, 2014.",
      "_id": "1900868"
    },
    {
      "text": "Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Sunghyun Park, Masood Qazi, Li-Shiuan Peh, Anantha P. Chandrakasan, \"40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1637-1642, 2013.",
      "_id": "2280759"
    }
  ],
  "2448689": [
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, Trevor Mudge, \"Quality-of-service for a high-radix switch\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903752"
    }
  ],
  "2448736": [],
  "754627": [],
  "754510": [],
  "106414": [],
  "754652": [],
  "754686": [],
  "106381": [],
  "754562": [],
  "106387": [],
  "106530": [],
  "754688": [],
  "383140": [],
  "106442": [],
  "382918": [],
  "754687": [],
  "382965": [
    {
      "text": "Biresh Kumar Joardar, Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, Krishnendu Chakrabarty, \"GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 228-233, 2020.",
      "_id": "106381"
    }
  ],
  "383002": [
    {
      "text": "Mengquan Li, Jun Zhou, Weichen Liu, \"Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 406-411, 2020.",
      "_id": "106414"
    }
  ],
  "754667": [],
  "754751": [],
  "754744": [],
  "383125": [],
  "754668": [],
  "754677": [],
  "382874": [
    {
      "text": "Subodha Charles, Megan Logan, Prabhat Mishra, \"Lightweight Anonymous Routing in NoC based SoCs\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 334-337, 2020.",
      "_id": "106297"
    }
  ],
  "382840": [],
  "1097600": [
    {
      "text": "Boqian Wang, Zhonghai Lu, Shenggang Chen, \"ANN Based Admission Control for On-Chip Networks\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296487"
    },
    {
      "text": "Jieming Yin, Subhash Sethumurugan, Yasuko Eckert, Chintan Patel, Alan Smith, Eric Morton, Mark Oskin, Natalie Enright Jerger, Gabriel H. Loh, \"Experiences with ML-Driven Design: A NoC Case Study\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 637-648, 2020.",
      "_id": "114141"
    }
  ],
  "1097603": [],
  "754763": [],
  "1097658": [
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "383124": [],
  "1413384": [
    {
      "text": "Brian Lebiednik, Sergi Abadal, Hyoukjun Kwon, Tushar Krishna, \"Architecting a Secure Wireless Network-on-Chip\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679306"
    },
    {
      "text": "Venkata Yaswanth Raparti, Sudeep Pasricha, \"Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296453"
    }
  ],
  "1097786": [
    {
      "text": "Amirhossein Mirhosseini, Mohammad Sadrosadati, Behnaz Soltani, Hamid Sarbazi-Azad, Thomas F. Wenisch, \"BiNoCHS: Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012869"
    }
  ],
  "1097620": [],
  "1097843": [],
  "754570": [],
  "1097823": [],
  "1413482": [],
  "1413573": [],
  "1097597": [
    {
      "text": "Sourav Das, Kanad Basu, Janardhan Rao Doppa, Partha Pratim Pande, Ramesh Karri, Krishnendu Chakrabarty, \"Abetting Planned Obsolescence by Aging 3D Networks-on-Chip\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679295"
    }
  ],
  "1413373": [],
  "1413536": [],
  "1097733": [],
  "1413467": [],
  "1413539": [],
  "1711511": [],
  "1413403": [],
  "1413525": [],
  "1097682": [
    {
      "text": "Peng Yang, Zhengbin Pang, Zhifei Wang, Zhehui Wang, Min Xie, Xuanqi Chen, Luan H. K. Duong, Jiang Xu, \"RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 1369-1374, 2018.",
      "_id": "754751"
    }
  ],
  "1097707": [],
  "1711606": [],
  "1711545": [
    {
      "text": "Rui Wu, Yuyang Wang, Zeyu Zhang, Chong Zhang, Clint L. Schow, John E. Bowers, Kwang-Ting Cheng, \"Compact modeling and circuit-level simulation of silicon nanophotonic interconnects\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 602-605, 2017.",
      "_id": "1097843"
    },
    {
      "text": "Peng Yang, Shigeru Nakamura, Kenichiro Yashiki, Zhehui Wang, Luan H. K. Duong, Zhifei Wang, Xuanqi Chen, Yuichi Nakamura, Jiang Xu, \"Inter/intra-chip optical interconnection network: opportunities challenges and implementations\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320602"
    }
  ],
  "1413400": [],
  "1711483": [],
  "1711496": [],
  "1711635": [
    {
      "text": "Rui Wu, Yuyang Wang, Zeyu Zhang, Chong Zhang, Clint L. Schow, John E. Bowers, Kwang-Ting Cheng, \"Compact modeling and circuit-level simulation of silicon nanophotonic interconnects\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 602-605, 2017.",
      "_id": "1097843"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Ayse K. Coskun, Anjun Gu, Warren Jin, Ajay Joshi, Andrew B. Kahng, Jonathan Klamkin, Yenai Ma, John Recchio, Vaishnav Srinivas, Tiansheng Zhang, \"Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1309-1314, 2016.",
      "_id": "1413400"
    },
    {
      "text": "Mengquan Li, Jun Zhou, Weichen Liu, \"Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 406-411, 2020.",
      "_id": "106414"
    }
  ],
  "1711494": [
    {
      "text": "Fattah M, Airola A, Ausavarungnirun R, Mirzaei N, Liljeberg P, Plosila J, Mohammadi S, Pahikkala T, Mutlu O and Tenhunen H.   A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618238"
    }
  ],
  "106512": [],
  "1097802": [],
  "1413648": [],
  "1413571": [],
  "1413557": [],
  "1711513": [],
  "1711654": [],
  "106297": [],
  "1711495": [
    {
      "text": "Xue Y and Bogdan P.   User Cooperation Network Coding Approach for NoC Performance Improvement Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618259"
    },
    {
      "text": "Bogdan P.   Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618234"
    },
    {
      "text": "Bogdan P, Majumder T, Ramanathan A and Xue Y.   NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-11)",
      "_id": "1618235"
    }
  ],
  "382882": [],
  "106533": [],
  "1413555": [],
  "1711663": [
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Energy efficient transceiver in wireless Network on Chip architectures\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1321-1326, 2016.",
      "_id": "1413388"
    }
  ],
  "1711699": [
    {
      "text": "Sebastian Tobuschat, Rolf Ernst, \"Real-time communication analysis for Networks-on-Chip with backpressure\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 590-595, 2017.",
      "_id": "1097823"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    },
    {
      "text": "Eberle A. Rambo, Selma Saidi, Rolf Ernst, \"Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 103-108, 2016.",
      "_id": "1413571"
    }
  ],
  "2001338": [],
  "1711658": [
    {
      "text": "Siddhartha, Nachiket Kapre, \"eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 73-78, 2017.",
      "_id": "1097802"
    }
  ],
  "1711657": [
    {
      "text": "Paul Bogdan, \"A cyber-physical systems approach to personalized medicine: Challenges and opportunities for NoC-based multicore platforms\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 253-258, 2015.",
      "_id": "1711495"
    }
  ],
  "1711788": [
    {
      "text": "Li B, Wang X, Singh A and Mak T.   On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012867"
    }
  ],
  "1097563": [],
  "1413426": [
    {
      "text": "Luo J, Elantably A, Pham V, Killian C, Chillet D, Beux S, Sentieys O and O'Connor I.   Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC Proceedings of the Conference on Design, Automation & Test in Europe,  (1376-1381)",
      "_id": "1097707"
    }
  ],
  "1711762": [],
  "2001411": [],
  "1413388": [],
  "2001270": [],
  "1711692": [
    {
      "text": "Pani\u00c4\u0087 M, Hernandez C, Abella J, Roca A, Qui\u00c3\u00b1ones E and Cazorla F.   Improving performance guarantees in wormhole mesh NoC designs Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1485-1488)",
      "_id": "1413555"
    },
    {
      "text": "Kostrzewa A, Saidi S and Ernst R.   Slack-based resource arbitration for real-time networks-on-chip Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1012-1017)",
      "_id": "1413482"
    }
  ],
  "2001305": [],
  "2001377": [],
  "2001207": [],
  "2001222": [],
  "2001327": [],
  "2001455": [
    {
      "text": "Luca Ramini, Herv\u00e9 Tatenguem Fankem, Alberto Ghiribaldi, Paolo Grani, Marta Ort\u00edn-Ob\u00f3n, Anja Boos, Sandro Bartolini, \"Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 170-171, 2014.",
      "_id": "1900884"
    },
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    }
  ],
  "2280542": [],
  "2280530": [],
  "2280537": [
    {
      "text": "Zana Ghaderi, Ayed Alqahtani, Nader Bagherzadeh, \"Online monitoring and adaptive routing for aging mitigation in NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 67-72, 2017.",
      "_id": "1097620"
    }
  ],
  "1711625": [],
  "1711662": [
    {
      "text": "Miguel Gorgues Alonso, Jose Flich Cardo, \"PROSA: protocol-driven NoC architecture\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320576"
    }
  ],
  "1413631": [],
  "2001405": [],
  "2001485": [],
  "2001345": [],
  "2001218": [],
  "2280620": [],
  "2001558": [],
  "383028": [],
  "2280580": [],
  "2280618": [
    {
      "text": "Weiwei Jiang, Davide Bertozzi, Gabriele Miorandi, Steven M. Nowick, Wayne Burleson, Greg Sadowski, \"An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 732-733, 2017.",
      "_id": "1097658"
    },
    {
      "text": "Gabriele Miorandi, Alberto Celin, Michele Favalli, Davide Bertozzi, \"A built-in self-testing framework for asynchronous bundled-data NoC switches resilient to delay variations\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320589"
    },
    {
      "text": "Masashi Imai, Thiem Van Chu, Kenji Kise, Tomohiro Yoneda, \"The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320582"
    },
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "Weiwei Jiang, Kshitij Bhardwaj, Geoffray Lacourba, Steven M. Nowick, \"A lightweight early arbitration method for low-latency asynchronous 2D-mesh NoC's\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1617376"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Syed Rameez Naqvi, Andreas Steininger, \"A tree arbiter cell for high speed resource sharing in asynchronous environments\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001418"
    },
    {
      "text": "Michalis Paschou, Anastasios Psarras, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos, \"CrossOver: Clock domain crossing under virtual-channel flow control\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1183-1188, 2016.",
      "_id": "1413557"
    }
  ],
  "2280597": [],
  "2001463": [],
  "2280601": [
    {
      "text": "Behrad Niazmand, Siavoosh Payandeh Azad, Jose Flich, Jaan Raik, Gert Jervan, Thomas Hollstein, \"Logic-based implementation of fault-tolerant routing in 3D network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320591"
    },
    {
      "text": "Seyyed Hossein Seyyedaghaei Rezaei, Mehdi Modarressi, Reza Yazdani Aminabadi, Masoud Daneshtalab, \"Fault-tolerant 3-D network-on-chip design using dynamic link sharing\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1195-1200, 2016.",
      "_id": "1413573"
    },
    {
      "text": "Zhongsheng Chen, Ying Zhang, Zebo Peng, Jianhui Jiang, \"A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1337-1342, 2019.",
      "_id": "382882"
    }
  ],
  "2280588": [],
  "2280759": [],
  "2280591": [],
  "2280723": [],
  "2001397": [],
  "2001534": [],
  "2001449": [],
  "2548292": [],
  "2548312": [
    {
      "text": "Amitabha Roy, Timothy M. Jones, \"ALLARM: Optimizing sparse directories for thread-local data\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001467"
    }
  ],
  "2001418": [],
  "2548305": [],
  "2280820": [
    {
      "text": "Amit Verma, Pritpal S. Multani, Daniel Mueller-Gritschneder, Vladimir Todorov, Ulf Schlichtmann, \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-7, 2013.",
      "_id": "2178007"
    }
  ],
  "1413348": [],
  "2001467": [],
  "2280665": [],
  "2001433": [],
  "2280661": [],
  "2001454": [],
  "2280590": [
    {
      "text": "Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Communication and migration energy aware design space exploration for multicore systems with intermittent faults\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1631-1636, 2013.",
      "_id": "2280591"
    },
    {
      "text": "Amit Kumar Singh, Muhammad Shafique, Akash Kumar, J\u00f6rg Henkel, \"Mapping on multi/many-core systems: Survey of current and emerging trends\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181429"
    }
  ],
  "2280735": [],
  "2548394": [
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probe based dynamic connection setup in TDM NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001392"
    }
  ],
  "2001392": [],
  "2280780": [
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Mahdi Tala, Marco Castellari, Marco Balboni, Davide Bertozzi, \"Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320597"
    },
    {
      "text": "S\u00e9bastien Le Beux, Hui Li, Ian O'Connor, Kazem Cheshmi, Xuchen Liu, Jelena Trajkovic, Gabriela Nicolescu, \"Chameleon: Channel efficient Optical Network-on-Chip\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001218"
    },
    {
      "text": "Hui Li, Alain Fourmigue, S\u00e9bastien Le Beux, Xavier Letartre, Ian O'Connor, Gabriela Nicolescu, \"Thermal aware design method for VCSEL-based on-chip optical interconnect\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 1120-1125, 2015.",
      "_id": "1711635"
    },
    {
      "text": "Sebastian Werner, Pouya Fotouhi, Roberto Proietti, Xian Xiao, S. J. Ben Yoo, \"Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems: A Case for AWGRs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679316"
    }
  ],
  "2548410": [],
  "2548466": [
    {
      "text": "Abhishek Vashist, Amlan Ganguly, Mark Indovina, \"Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679314"
    }
  ],
  "2280772": [],
  "2280600": [],
  "2548314": [],
  "2280763": [],
  "2548359": [],
  "1413409": [],
  "2548346": [],
  "2548274": [
    {
      "text": "Zana Ghaderi, Ayed Alqahtani, Nader Bagherzadeh, \"Online monitoring and adaptive routing for aging mitigation in NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 67-72, 2017.",
      "_id": "1097620"
    },
    {
      "text": "Dean Michael Ancajas, James McCabe Nickerson, Koushik Chakraborty, Sanghamitra Roy, \"HCI-Tolerant NoC router microarchitecture\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181298"
    }
  ],
  "2548496": [
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8, Evangelia Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 152-160, 2012.",
      "_id": "2437751"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probe based dynamic connection setup in TDM NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001392"
    },
    {
      "text": "Shaoteng Liu, Zhonghai Lu, Axel Jantsch, \"Highway in TDM NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618248"
    }
  ],
  "2548455": [],
  "2280846": [
    {
      "text": "Paul Wettin, Jacob Murray, Ryan Kim, Xinmin Yu, Partha Pratim Pande, Deukhyoun Heo, \"Performance evaluation of wireless NoCs in presence of irregular network routing strategies\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001534"
    }
  ],
  "2280808": [
    {
      "text": "Rasmus Bo Sorensen, Luca Pezzarossa, Jens Sparso, \"An area-efficient TDM NoC supporting reconfiguration for mode changes\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-4, 2016.",
      "_id": "1320595"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Manil Dev Gomony, Benny Akesson, Kees Goossens, \"Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001305"
    }
  ],
  "2548357": [],
  "2548417": [
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    }
  ],
  "2548332": [],
  "2548258": [
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    },
    {
      "text": "Behrad Niazmand, Siavoosh Payandeh Azad, Jose Flich, Jaan Raik, Gert Jervan, Thomas Hollstein, \"Logic-based implementation of fault-tolerant routing in 3D network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320591"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, \"Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1601-1604, 2013.",
      "_id": "2280601"
    },
    {
      "text": "Pooria M. Yaghini, Ashkan Eghbal, Siavash S. Yazdi, Nader Bagherzadeh, \"Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618260"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "2280830": [
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Brisk and limited-impact NoC routing reconfiguration\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001377"
    },
    {
      "text": "Marco Balboni, Jos\u00e9 Flich, Davide Bertozzi, \"Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 806-811, 2015.",
      "_id": "1711483"
    }
  ],
  "2001234": [],
  "2797162": [
    {
      "text": "Qiaoyan Yu, Jos\u00e9 Cano, Jos\u00e9 Flich, Paul Ampadu, \"Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 169-176, 2012.",
      "_id": "2437756"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    }
  ],
  "2796985": [],
  "2280863": [],
  "2797056": [],
  "2797023": [],
  "2797190": [
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1289-1294, 2012.",
      "_id": "2548394"
    },
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probe based dynamic connection setup in TDM NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001392"
    }
  ],
  "2796913": [
    {
      "text": "Mohammad Fattah, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181334"
    }
  ],
  "2797201": [],
  "2796944": [],
  "2796937": [],
  "2797029": [
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 350-353, 2013.",
      "_id": "2280530"
    },
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"A distributed and topology-agnostic approach for on-line NoC testing\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 113-120, 2011.",
      "_id": "2685966"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    }
  ],
  "2796908": [],
  "2796931": [
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    },
    {
      "text": "Mahdi Tala, Marco Castellari, Marco Balboni, Davide Bertozzi, \"Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320597"
    },
    {
      "text": "J. Luo, A. Elantably, V. D. Pham, C. Killian, D. Chillet, S. Le Beux, O. Sentieys, I. O'Connor, \"Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1372-1377, 2017.",
      "_id": "1097707"
    },
    {
      "text": "Hui Li, S\u00e9bastien Le Beux, Yvain Thonnart, Ian O'Connor, \"Complementary communication path for energy efficient on-chip optical interconnects\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616052"
    },
    {
      "text": "Luca Ramini, Alberto Ghiribaldi, Paolo Grani, Sandro Bartolini, Herv\u00e9 Tatenguem Fankem, Davide Bertozzi, \"Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001455"
    },
    {
      "text": "Luca Ramini, Paolo Grani, Sandro Bartolini, Davide Bertozzi, \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1589-1594, 2013.",
      "_id": "2280780"
    }
  ],
  "2797125": [
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood, \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 583, 2013.",
      "_id": "2342652"
    }
  ],
  "2797167": [],
  "2797015": [
    {
      "text": "Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, Ajay Joshi, \"Sharing and placement of on-chip laser sources in silicon-photonic NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 88-95, 2014.",
      "_id": "1900863"
    },
    {
      "text": "Mahdi Tala, Marco Castellari, Marco Balboni, Davide Bertozzi, \"Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320597"
    },
    {
      "text": "Johnnie Chan, Gilbert Hendry, Keren Bergman, Luca P. Carloni, \"Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1507-1520, 2011.",
      "_id": "2755156"
    },
    {
      "text": "Ayse K. Coskun, Anjun Gu, Warren Jin, Ajay Joshi, Andrew B. Kahng, Jonathan Klamkin, Yenai Ma, John Recchio, Vaishnav Srinivas, Tiansheng Zhang, \"Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1309-1314, 2016.",
      "_id": "1413400"
    }
  ],
  "2796905": [
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    }
  ],
  "3032908": [
    {
      "text": "Parisa Khadem Hamedani, Natalie Enright Jerger, Shaahin Hessabi, \"QuT: A low-power optical Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 80-87, 2014.",
      "_id": "1900869"
    }
  ],
  "3033004": [],
  "3032987": [
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    },
    {
      "text": "C. Hern\u00e1ndez, A. Roca, F. Silla, J. Flich, J. Duato, \"Improving the Performance of GALS-Based NoCs in the Presence of Process Variation\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 35-42, 2010.",
      "_id": "2912708"
    },
    {
      "text": "Cristinel Ababei, Hamed Sajjadi Kia, Om Prakash Yadav, Jingcao Hu, \"Energy and reliability oriented mapping for regular Networks-on-Chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 121-128, 2011.",
      "_id": "2685946"
    }
  ],
  "3033001": [],
  "2280855": [],
  "2797106": [],
  "3033058": [],
  "3033086": [
    {
      "text": "Yuankun Xue, Paul Bogdan, \"Improving NoC performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320601"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3033031": [],
  "3033163": [
    {
      "text": "Fabien Clermidy, Florian Darve, Denis Dutoit, Walid Lafi, Pascal Vivet, \"3D Embedded multi-core: Some perspectives\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2796967"
    },
    {
      "text": "Walid Lafi, Didier Lattard, Ahmed Jerraya, \"A 3D reconfigurable platform for 4G telecom applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797059"
    },
    {
      "text": "Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra, \"A fast source-synchronous ring-based network-on-chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1489-1494, 2012.",
      "_id": "2548410"
    },
    {
      "text": "Masashi Imai, Thiem Van Chu, Kenji Kise, Tomohiro Yoneda, \"The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320582"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "3033010": [],
  "2548321": [
    {
      "text": "Jongmin Won, Gwangsun Kim, John Kim, Ted Jiang, Mike Parker, Steve Scott, \"Overcoming far-end congestion in large-scale networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 415-427, 2015.",
      "_id": "1736114"
    },
    {
      "text": "Prabal Basu, Rajesh JayashankaraShridevi, Koushik Chakraborty, Sanghamitra Roy, \"PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1461-1464, 2016.",
      "_id": "1413373"
    }
  ],
  "3032892": [],
  "2796963": [
    {
      "text": "Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Communication and migration energy aware design space exploration for multicore systems with intermittent faults\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1631-1636, 2013.",
      "_id": "2280591"
    },
    {
      "text": "Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 689-694, 2013.",
      "_id": "2280590"
    }
  ],
  "2796967": [
    {
      "text": "D. Dutoit, E. Guthmuller, I. Miro-Panades, \"3D integration for power-efficient computing\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 779-784, 2013.",
      "_id": "2280600"
    }
  ],
  "2797059": [],
  "3032866": [],
  "3032962": [
    {
      "text": "Li Zhou, Avinash Karanth Kodi, \"PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178011"
    }
  ],
  "3033142": [
    {
      "text": "Gul N. Khan, Anita Tino, \"Synthesis of NoC Interconnects for Custom MPSoC Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 75-82, 2012.",
      "_id": "2437743"
    },
    {
      "text": "Cristinel Ababei, Hamed Sajjadi Kia, Om Prakash Yadav, Jingcao Hu, \"Energy and reliability oriented mapping for regular Networks-on-Chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 121-128, 2011.",
      "_id": "2685946"
    }
  ],
  "3032914": [
    {
      "text": "Runan Ma, Zhida Hui, Axel Jantsch, \"A packet-switched interconnect for many-core systems with BE and RT service\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 980-983, 2015.",
      "_id": "1711654"
    }
  ],
  "3033067": [],
  "3033170": [],
  "3254749": [
    {
      "text": "Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.",
      "_id": "2777171"
    },
    {
      "text": "Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"ReliNoC: A reliable network for priority-based on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797029"
    },
    {
      "text": "Naoya Onizawa, Atsushi Matsumoto, Takahiro Hanyu, \"Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797110"
    },
    {
      "text": "Sara Akbari, Ali Shafiee, Mahmoud Fathy, Reza Berangi, \"AFRA: A low cost high performance reliable routing for 3D mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 332-337, 2012.",
      "_id": "2548258"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618253"
    },
    {
      "text": "Mohammad Fattah, Antti Airola, Rachata Ausavarungnirun, Nima Mirzaei, Pasi Liljeberg, Juha Plosila, Siamak Mohammadi, Tapio Pahikkala, Onur Mutlu, Hannu Tenhunen, \"A Low-Overhead Fully-Distributed Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618238"
    }
  ],
  "3032921": [],
  "3254778": [
    {
      "text": "Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, \"A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 19-24, 2009.",
      "_id": "3308561"
    }
  ],
  "3254850": [
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    }
  ],
  "3254802": [],
  "3033207": [
    {
      "text": "Cristinel Ababei, Hamed Sajjadi Kia, Om Prakash Yadav, Jingcao Hu, \"Energy and reliability oriented mapping for regular Networks-on-Chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 121-128, 2011.",
      "_id": "2685946"
    }
  ],
  "2797110": [],
  "3254747": [
    {
      "text": "Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Computer Design (ICCD) 2014 32nd IEEE International Conference on</i>, pp. 424-431, 2014.",
      "_id": "1900871"
    },
    {
      "text": "Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui, \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1295-1300, 2012.",
      "_id": "2548455"
    }
  ],
  "3254784": [
    {
      "text": "Radu Stefan, Anca Molnos, Angelo Ambrose, Kees Goossens, \"A TDM NoC supporting QoS multicast and fast connection set-up\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1283-1288, 2012.",
      "_id": "2548496"
    },
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8, Evangelia Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 152-160, 2012.",
      "_id": "2437751"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probe based dynamic connection setup in TDM NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001392"
    },
    {
      "text": "Manil Dev Gomony, Benny Akesson, Kees Goossens, \"Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001305"
    },
    {
      "text": "Ahmed Abousamra, Alex K. Jones, Rami Melhem, \"Proactive circuit allocation in multiplane NoCs\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-10, 2013.",
      "_id": "2181290"
    },
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood, \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <i>Proceedings of the 40th Annual International Symposium on Computer Architecture</i>, pp. 583, 2013.",
      "_id": "2342652"
    },
    {
      "text": "Shaoteng Liu, Zhonghai Lu, Axel Jantsch, \"Highway in TDM NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618248"
    }
  ],
  "2280882": [],
  "3033012": [],
  "3032959": [
    {
      "text": "Nikita Nikitin, Javier de_San Pedro, Josep Carmona, Jordi Cortadella, \"Analytical Performance Modeling of Hierarchical Interconnect Fabrics\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 107-114, 2012.",
      "_id": "2437747"
    },
    {
      "text": "David \u00d6hmann, Erik Fischer, Gerhard Fettweis, \"Transient queuing models for input-buffered routers in Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 57-63, 2014.",
      "_id": "1900881"
    },
    {
      "text": "Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, \"Delay analysis of wormhole based heterogeneous NoC\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 161-168, 2011.",
      "_id": "2685949"
    }
  ],
  "3254727": [],
  "3254830": [
    {
      "text": "Gaoming Du, Miao Li, Zhonghai Lu, Minglun Gao, Chunhua Wang, \"An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 49-56, 2014.",
      "_id": "1900865"
    }
  ],
  "3254859": [
    {
      "text": "Ramakrishna Vadlamani, Jia Zhao, Wayne Burleson, Russell Tessier, \"Multicore soft error rate stabilization using adaptive dual modular redundancy\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 27-32, 2010.",
      "_id": "3033170"
    }
  ],
  "3254807": [
    {
      "text": "Alexandre M. Amory, Luciano C. Ost, C\u00e9sar A. M. Marcon, Fernando G. Moraes, Marcelo S. Lubaszewski, \"Evaluating energy consumption of homogeneous MPSoCs using spare tiles\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2796908"
    },
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    }
  ],
  "3033147": [
    {
      "text": "Jia Zhan, Nikolay Stoimenov, Jin Ouyang, Lothar Thiele, Vijaykrishnan Narayanan, Yuan Xie, \"Designing energy-efficient NoC for real-time embedded systems through slack optimization\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181466"
    }
  ],
  "3254806": [],
  "3254750": [
    {
      "text": "Omar Hammami, Xinyu Li, Jean-Marc Brault, \"NOCEVE: Network on chip emulation and verification environment\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 163-164, 2012.",
      "_id": "2548346"
    }
  ],
  "3254857": [
    {
      "text": "Carles Hern\u00e1ndez, Federico Silla, Jos\u00e9 Duato, \"A methodology for the characterization of process variation in NoC links\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 685-690, 2010.",
      "_id": "3032987"
    },
    {
      "text": "C. Hern\u00e1ndez, A. Roca, F. Silla, J. Flich, J. Duato, \"Improving the Performance of GALS-Based NoCs in the Presence of Process Variation\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 35-42, 2010.",
      "_id": "2912708"
    },
    {
      "text": "Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, H. Jonathan Chao, \"Design of High-Radix Clos Network-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 181-188, 2010.",
      "_id": "2912712"
    },
    {
      "text": "Luca Ramini, Davide Bertozzi, Luca P. Carloni, \"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 185-192, 2012.",
      "_id": "2437749"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Luca Ramini, Paolo Grani, Sandro Bartolini, Davide Bertozzi, \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1589-1594, 2013.",
      "_id": "2280780"
    }
  ],
  "3033115": [],
  "3254845": [
    {
      "text": "Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1032-1037, 2013.",
      "_id": "2280537"
    }
  ],
  "3254739": [],
  "3033165": [],
  "3254744": [],
  "3254723": [],
  "3254771": [],
  "3033149": [],
  "3254870": [],
  "3254917": [],
  "3465014": [],
  "3465057": [
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    }
  ],
  "3465145": [],
  "3464965": [
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1521-1533, 2011.",
      "_id": "2932254"
    },
    {
      "text": "Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang, \"PM-COSYN: PE and memory co-synthesis for MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1590-1595, 2010.",
      "_id": "3032921"
    }
  ],
  "3654944": [
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"Contention-aware application mapping for Network-on-Chip communication architectures\", <i>Computer Design 2008. ICCD 2008. IEEE International Conference on</i>, pp. 164-169, 2008.",
      "_id": "3486832"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, \"An abacus turn model for time/space-efficient reconfigurable routing\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 259-270, 2011.",
      "_id": "2854937"
    }
  ],
  "3655013": [
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, \"Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 233-242, 2007.",
      "_id": "3521027"
    },
    {
      "text": "Kees Goossens, Bart Vermeulen, Remco van Steeden, Martijn Bennebroek, \"Transaction-Based Communication-Centric Debug\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 95-106, 2007.",
      "_id": "3521023"
    },
    {
      "text": "Nicola Concer, Luciano Bononi, Michael Soulie, Riccardo Locatelli, Luca P. Carloni, \"CTC: An end-to-end flow control protocol for multi-core systems-on-chip\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 193-202, 2009.",
      "_id": "3129363"
    },
    {
      "text": "Yvain Thonnart, Romain Lemaire, Fabien Clermidy, \"Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 233-240, 2010.",
      "_id": "2912725"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Benny Akesson, Kees Goossens, Markus Ringhofer, \"Predator: A predictable SDRAM memory controller\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2007 5th IEEE/ACM/IFIP International Conference on</i>, pp. 251-256, 2007.",
      "_id": "3651299"
    }
  ],
  "3654933": [
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3464960": [],
  "3464977": [
    {
      "text": "Akbar Sharifi, Hui Zhao, Mahmut Kandemir, \"Feedback control for providing QoS in NoC based multicores\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1384-1389, 2010.",
      "_id": "3033147"
    },
    {
      "text": "Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam, \"Trace-driven optimization of networks-on-chip configurations\", <i>Design Automation Conference (DAC) 2010 47th ACM/IEEE</i>, pp. 437-442, 2010.",
      "_id": "2932262"
    }
  ],
  "3254856": [],
  "3654946": [
    {
      "text": "Huaxi Gu, Jiang Xu, Wei Zhang, \"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Huawei Li, Xiaowei Li, \"Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 933-936, 2010.",
      "_id": "3032962"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, \"A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 19-24, 2009.",
      "_id": "3308561"
    }
  ],
  "3465065": [],
  "3465094": [],
  "3655083": [
    {
      "text": "Hazem Moussa, Amer Baghdadi, Michel Jezequel, \"Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 429-434, 2008.",
      "_id": "3363105"
    }
  ],
  "3254984": [],
  "3994246": [],
  "3655113": [
    {
      "text": "A. Strano, C. G\u00f3mez, D. Ludovici, M. Favalli, M. E. G\u00f3mez, D. Bertozzi, \"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797162"
    }
  ],
  "3465168": [],
  "3465173": [],
  "3254873": [
    {
      "text": "Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, Giovanni De Micheli, \"CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 67-74, 2012.",
      "_id": "2437754"
    }
  ],
  "3654979": [
    {
      "text": "Alireza Ejlali, Bashir M. Al-Hashimi, \"SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 67-76, 2008.",
      "_id": "3332680"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Cristinel Ababei, Hamed Sajjadi Kia, Om Prakash Yadav, Jingcao Hu, \"Energy and reliability oriented mapping for regular Networks-on-Chip\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 121-128, 2011.",
      "_id": "2685946"
    }
  ],
  "3465121": [
    {
      "text": "Tushar Krishna, Li-Shiuan Peh, \"Single-cycle collective communication over a shared network fabric\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "Yuankun Xue, Paul Bogdan, \"User Cooperation Network Coding Approach for NoC Performance Improvement\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618259"
    }
  ],
  "3465096": [],
  "3465184": [],
  "3655016": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Abhishek Vashist, Amlan Ganguly, Mark Indovina, \"Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679314"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3465056": [
    {
      "text": "Igor Loi, Subhasish Mitra, Thomas H. Lee, Shinobu Fujita, Luca Benini, \"A low-overhead fault tolerance scheme for TSV-based 3D network on chip links\", <i>Computer-Aided Design 2008. ICCAD 2008. IEEE/ACM International Conference on</i>, pp. 598-602, 2008.",
      "_id": "3486560"
    },
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    }
  ],
  "3254858": [
    {
      "text": "Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang, \"PM-COSYN: PE and memory co-synthesis for MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1590-1595, 2010.",
      "_id": "3032921"
    }
  ],
  "3994262": [
    {
      "text": "Dan Zhao, Yi Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1521-1533, 2011.",
      "_id": "2932254"
    },
    {
      "text": "Umit Y. Ogras, Radu Marculescu, Diana Marculescu, Eun Gu Jung, \"Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 17, no. 3, pp. 330-341, 2009.",
      "_id": "3224299"
    }
  ],
  "3654935": [
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 262-267, 2009.",
      "_id": "3254850"
    },
    {
      "text": "Jos\u00e9 Flich, Samuel Rodrigo, Jos\u00e9 Duato, \"An Efficient Implementation of Distributed Routing Algorithms for NoCs\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 87-96, 2008.",
      "_id": "3332681"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3655145": [
    {
      "text": "Ivan Miro Panades, Alain Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 83-94, 2007.",
      "_id": "3521038"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Sahar Foroutan, Yvain Thonnart, Richard Hersemeule, Ahmed Jerraya, \"An analytical method for evaluating Network-on-Chip performance\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1629-1632, 2010.",
      "_id": "3032959"
    }
  ],
  "3655050": [],
  "3254958": [],
  "3465070": [
    {
      "text": "Bo Fu, David Wolpert, Paul Ampadu, \"Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 54-63, 2009.",
      "_id": "3129367"
    }
  ],
  "3033175": [],
  "3655102": [
    {
      "text": "M. Bakhouya, S. Suboh, J. Gaber, T. El-Ghazawi, \"Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 74-79, 2009.",
      "_id": "3129356"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "Dmitri Vainbrand, Ran Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 135-144, 2010.",
      "_id": "2912726"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3465035": [],
  "3464947": [
    {
      "text": "Akbar Sharifi, Hui Zhao, Mahmut Kandemir, \"Feedback control for providing QoS in NoC based multicores\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1384-1389, 2010.",
      "_id": "3033147"
    },
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "3254927": [],
  "3994326": [
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"Mapping and configuration methods for multi-use-case networks on chips\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821097"
    },
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "J.W. van den Brand, C. Ciordas, K. Goossens, T. Basten, \"Congestion-Controlled Best-Effort Communication for Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654944"
    },
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "Kees Goossens, Bart Vermeulen, Ashkan Beyranvand Nejad, \"A high-level debug environment for communication-centric debug\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 202-207, 2009.",
      "_id": "3254771"
    },
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, Marco Bekooij, Jos Huisken, \"CoMPSoC: A template for composable and predictable multi-processor system on chips\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 14, pp. 1, 2009.",
      "_id": "3221996"
    }
  ],
  "3994513": [
    {
      "text": "Theodore Marescaux, Henk Corporaal, \"Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT\", <i>Design Automation Conference 2007. DAC '07. 44th ACM/IEEE</i>, pp. 116-121, 2007.",
      "_id": "3552900"
    }
  ],
  "3994440": [
    {
      "text": "K. Srinivasan, K.S. Chatha, \"A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.",
      "_id": "3834212"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"Application-specific network-on-chip architecture customization via long-range link insertion\", <i>Computer-Aided Design 2005. ICCAD-2005. IEEE/ACM International Conference on</i>, pp. 246-253, 2005.",
      "_id": "4013803"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Hyung Gyu Lee, Naehyuck Chang, Umit Y. Ogras, Radu Marculescu, \"On-chip communication architecture exploration: A quantitative evaluation of point-to-point bus and network-on-chip approaches\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 12, pp. 1, 2007.",
      "_id": "3628564"
    }
  ],
  "4134711": [
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "V. Soteriou, Hangsheng Wang, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</i>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    }
  ],
  "3994484": [
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Daniel Gebhardt, JunBok You, W. Scott Lee, Kenneth S. Stevens, \"Network Simplicity for Latency Insensitive Cores\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 209-210, 2008.",
      "_id": "3332683"
    },
    {
      "text": "Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi N. Gaydadjiev, \"Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 244-249, 2009.",
      "_id": "3129383"
    },
    {
      "text": "Marco Balboni, Marta Ortin Obon, Alessandro Capotondi, Herv\u00e9 Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Vi\u00f1al, Andrea Marongiu, Davide Bertozzi, \"Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 72-79, 2014.",
      "_id": "1900860"
    },
    {
      "text": "Luca Ramini, Herv\u00e9 Tatenguem Fankem, Alberto Ghiribaldi, Paolo Grani, Marta Ort\u00edn-Ob\u00f3n, Anja Boos, Sandro Bartolini, \"Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 170-171, 2014.",
      "_id": "1900884"
    },
    {
      "text": "Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania, \"Application Specific Routing Algorithms for Networks on Chip\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 316-330, 2009.",
      "_id": "3222780"
    },
    {
      "text": "Luca Ramini, Alberto Ghiribaldi, Paolo Grani, Sandro Bartolini, Herv\u00e9 Tatenguem Fankem, Davide Bertozzi, \"Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001455"
    }
  ],
  "3994503": [],
  "3994439": [],
  "4134772": [
    {
      "text": "Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, Mani Azimi, \"Application-to-core mapping policies to reduce memory system interference in multi-core systems\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 107-118, 2013.",
      "_id": "2305188"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"Mapping and configuration methods for multi-use-case networks on chips\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821097"
    },
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    }
  ],
  "4134749": [
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    }
  ],
  "4134618": [
    {
      "text": "Binzhang Fu, Yinhe Han, Huawei Li, Xiaowei Li, \"Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 933-936, 2010.",
      "_id": "3032962"
    }
  ],
  "3994487": [
    {
      "text": "S. Stuijk, T. Basten, B. Mesman, M. Geilen, \"Predictable embedding of large data structures in multiprocessor networks-on-chip\", <i>Digital System Design 2005. Proceedings. 8th Euromicro Conference on</i>, pp. 388-395, 2005.",
      "_id": "3994487"
    }
  ],
  "4258502": [
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "Hung-Lin Chao, Yean-Ru Chen, Sheng-Ya Tung, Pao-Ann Hsiung, Sao-Jie Chen, \"Congestion-aware scheduling for NoC-based reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1561-1566, 2012.",
      "_id": "2548292"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.",
      "_id": "3254927"
    },
    {
      "text": "Mehdi Modarressi, Arash Tavakkol, Hamid Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2010-2022, 2011.",
      "_id": "2764956"
    },
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"A Methodology for Mapping Multiple Use-Cases onto Networks on Chips\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.",
      "_id": "3834141"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"Mapping and configuration methods for multi-use-case networks on chips\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821097"
    }
  ],
  "4134806": [
    {
      "text": "S.G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O.P. Gangwal, \"Cost-performance trade-offs in networks on chip: a simulation-based approach\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 764-769 Vol.2, 2004.",
      "_id": "4134793"
    },
    {
      "text": "K. Goossens, J. Dielissen, O.P. Gangwal, S.G. Pestana, A. Radulescu, E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Stuijk, T. Basten, B. Mesman, M. Geilen, \"Predictable embedding of large data structures in multiprocessor networks-on-chip\", <i>Digital System Design 2005. Proceedings. 8th Euromicro Conference on</i>, pp. 388-395, 2005.",
      "_id": "3994487"
    },
    {
      "text": "Sang-Il Han, A. Baghdadi, M. Bonaciu, Soo-Ik Chae, A.A. Jerraya, \"An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory\", <i>Design Automation Conference 2004. Proceedings. 41st</i>, pp. 250-255, 2004.",
      "_id": "4030724"
    }
  ],
  "4134889": [],
  "4258404": [
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Nitta C, Farrens M, Macdonald K and Akella V.   Inferring packet dependencies to improve trace based simulation of on-chip networks Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (153-160)",
      "_id": "2685973"
    },
    {
      "text": "Kao Y, Alfaraj N, Yang M and Chao H.   Design of High-Radix Clos Network-on-Chip Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (181-188)",
      "_id": "2912712"
    },
    {
      "text": "Gu H, Xu J and Zhang W.   A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (3-8)",
      "_id": "3254778"
    },
    {
      "text": "Ludovici D, Gilabert F, Medardoni S, G\u00c3\u00b3mez C, G\u00c3\u00b3mez M, L\u00c3\u00b3pez P, Gaydadjiev G and Bertozzi D.   Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints Proceedings of the Conference on Design, Automation and Test in Europe,  (562-565)",
      "_id": "3254857"
    },
    {
      "text": "Ogg S, Valli E, Al-Hashimi B, Yakovlev A, D'Alessandro C and Benini L.   Serialized asynchronous links for NoC Proceedings of the conference on Design, automation and test in Europe,  (1003-1008)",
      "_id": "3465094"
    },
    {
      "text": "Ainsworth T and Pinkston T.   On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus Proceedings of the First International Symposium on Networks-on-Chip,  (18-29)",
      "_id": "3521009"
    },
    {
      "text": "Kim J, Park D, Nicopoulos C, Vijaykrishnan N and Das C.   Design and analysis of an NoC architecture from performance, reliability and energy perspective Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems,  (173-182)",
      "_id": "3981113"
    },
    {
      "text": "Magarshack P and Paulin P.   System-on-chip beyond the nanometer wall Proceedings of the 40th annual Design Automation Conference,  (419-424)",
      "_id": "4258006"
    }
  ],
  "3994320": [
    {
      "text": "Pascal T. Wolkotte, Philip K.F. Holzenspies, Gerard J.M. Smit, \"Fast Accurate and Detailed NoC Simulations\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 323-332, 2007.",
      "_id": "3521045"
    },
    {
      "text": "Wenbo Dai, Natalie Enright Jerger, \"Sampling-based approaches to accelerate network-on-chip simulation\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 41-48, 2014.",
      "_id": "1900864"
    },
    {
      "text": "Rawan Abdel-Khalek, Valeria Bertacco, \"DiAMOND:Distributed alteration of messages for on-chip network debug\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 127-134, 2014.",
      "_id": "1900858"
    },
    {
      "text": "Danyao Wang, Charles Lo, Jasmina Vasiljevic, Natalie Enright Jerger, J. Gregory Steffan, \"DART: A Programmable Architecture for NoC Simulation on FPGAs\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 3, pp. 664-678, 2014.",
      "_id": "2685979"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, Marco Bekooij, Jos Huisken, \"CoMPSoC: A template for composable and predictable multi-processor system on chips\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 14, pp. 1, 2009.",
      "_id": "3221996"
    }
  ],
  "3994394": [],
  "3994405": [
    {
      "text": "V. Soteriou, Hangsheng Wang, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</i>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "4258465": [
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Wolpert D, Fu B and Ampadu P.   Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (107-114)",
      "_id": "2912728"
    },
    {
      "text": "Leung L and Tsui C.   Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems Proceedings of the 43rd annual Design Automation Conference,  (833-838)",
      "_id": "3731659"
    },
    {
      "text": "Manolache S, Eles P and Peng Z.   Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC Proceedings of the 42nd annual Design Automation Conference,  (266-269)",
      "_id": "3891518"
    },
    {
      "text": "Xu J, Wolf W, Henkel J, Chakradhar S and Lv T.   A Case Study in Networks-on-Chip Design for Embedded Video Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134897"
    }
  ],
  "4358267": [
    {
      "text": "Jiang Xu, W. Wolf, J. Henkel, S. Chakradhar, T. Lv, \"A case study in networks-on-chip design for embedded video\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 770-775 Vol.2, 2004.",
      "_id": "4134897"
    },
    {
      "text": "M. Mirza-Aghatabar, S. Koohi, S. Hessabi, M. Pedram, \"An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 19-26, 2007.",
      "_id": "3656959"
    }
  ],
  "3655163": [
    {
      "text": "Shan Tang, Qiang Xu, \"In-band Cross-Trigger Event Transmission for Transaction-Based Debug\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 414-419, 2008.",
      "_id": "3465145"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Cristina Silvano, \"MPSoCs run-time monitoring through Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 558-561, 2009.",
      "_id": "3254750"
    },
    {
      "text": "Jianliang Gao, Jianxin Wang, Yinhe Han, Lei Zhang, Xiaowei Li, \"A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 27-32, 2012.",
      "_id": "2548332"
    },
    {
      "text": "Bart Vermeulen, Kees Goossens, Siddharth Umrani, \"Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 3-12, 2008.",
      "_id": "3332702"
    }
  ],
  "3994502": [],
  "3994511": [
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo, \"Low-power network-on-chip for high-performance SoC design\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 2, pp. 148-160, 2006.",
      "_id": "3810329"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tsutomu Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 389, 2011.",
      "_id": "2854952"
    },
    {
      "text": "Brian Towles, J. P. Grossman, Brian Greskamp, David E. Shaw, \"Unifying on-chip and inter-node switching within the Anton 2 network\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 1, 2014.",
      "_id": "2062434"
    }
  ],
  "4134657": [],
  "4258571": [
    {
      "text": "Mikael Millberg, Axel Jantsch, \"A Study of NoC Exit Strategies\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 217-217, 2007.",
      "_id": "3521036"
    },
    {
      "text": "Yury Markovsky, Yatish Patel, John Wawrzynek, \"Using adaptive routing to compensate for performance heterogeneity\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 12-21, 2009.",
      "_id": "3129385"
    },
    {
      "text": "Zhonghai Lu, Yi Wang, \"Dynamic Flow Regulation for IP Integration on Network-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 115-123, 2012.",
      "_id": "2437745"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Davide Bertozzi, Luca Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <i>Integrated Circuits and Systems Design 18th Symposium on</i>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania, \"Application Specific Routing Algorithms for Networks on Chip\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 316-330, 2009.",
      "_id": "3222780"
    }
  ],
  "4258479": [],
  "4258446": [],
  "3994412": [
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"3-D Topologies for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "Lap-Fai Leung, Chi-Ying Tsui, \"Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems\", <i>Design Automation Conference 2006 43rd ACM/IEEE</i>, pp. 833-838, 2006.",
      "_id": "3731659"
    },
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    },
    {
      "text": "Lap-Fai Leung, Chi-Ying Tsui, \"Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands\", <i>Design Automation Conference 2007. DAC '07. 44th ACM/IEEE</i>, pp. 128-131, 2007.",
      "_id": "3552883"
    }
  ],
  "4134626": [
    {
      "text": "U.Y. Ogras, R. Marculescu, \"Application-specific network-on-chip architecture customization via long-range link insertion\", <i>Computer-Aided Design 2005. ICCAD-2005. IEEE/ACM International Conference on</i>, pp. 246-253, 2005.",
      "_id": "4013803"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Davide Bertozzi, Luca Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <i>Integrated Circuits and Systems Design 18th Symposium on</i>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "Jingcao Hu, Umit Y. Ogras, Radu Marculescu, \"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 25, no. 12, pp. 2919-2933, 2006.",
      "_id": "3803026"
    },
    {
      "text": "Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam, \"Trace-driven optimization of networks-on-chip configurations\", <i>Design Automation Conference (DAC) 2010 47th ACM/IEEE</i>, pp. 437-442, 2010.",
      "_id": "2932262"
    }
  ],
  "4358201": [],
  "4134703": [
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1289-1294, 2012.",
      "_id": "2548394"
    },
    {
      "text": "Jingcao Hu, R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 24, no. 4, pp. 551-562, 2005.",
      "_id": "3967318"
    }
  ],
  "4134851": [],
  "4358199": [
    {
      "text": "H. Zimmer, A. Jantsch, \"A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip\", <i>Hardware/Software Codesign and System Synthesis 2003. First IEEE/ACM/IFIP International Conference on</i>, pp. 188-193, 2003.",
      "_id": "4256264"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", <i>Design Automation and Test in Europe Conference and Exhibition 2002. Proceedings</i>, pp. 418-419, 2002.",
      "_id": "4358267"
    },
    {
      "text": "E. Rijpkema, K.G.W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <i>Design Automation and Test in Europe Conference and Exhibition 2003</i>, pp. 350-355, 2003.",
      "_id": "4258604"
    },
    {
      "text": "A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, P. Wielage, \"An efficient on-chip network interface offering guaranteed services shared-memory abstraction and flexible network configuration\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 878-883 Vol.2, 2004.",
      "_id": "4134806"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 890-895 Vol.2, 2004.",
      "_id": "4134763"
    },
    {
      "text": "W.-D. Weber, J. Chou, I. Swarbrick, D. Wingard, \"A quality-of-service mechanism for interconnection networks in system-on-chips\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1232-1237 Vol. 2, 2005.",
      "_id": "3994513"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, A. Jantsch, \"The Nostrum backbone-a communication protocol stack for Networks on Chip\", <i>VLSI Design 2004. Proceedings. 17th International Conference on</i>, pp. 693-696, 2004.",
      "_id": "4195046"
    },
    {
      "text": "Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <i>Journal of Systems Architecture</i>, vol. 50, pp. 105, 2004.",
      "_id": "4100912"
    }
  ],
  "4134897": [],
  "4258658": [
    {
      "text": "Jingcao Hu, R. Marculescu, \"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 1, pp. 234-239 Vol.1, 2004.",
      "_id": "4134703"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    },
    {
      "text": "Jongman Kim, Dongkook Park, Chrysostomos Nicopoulos, N. Vijaykrishnan, Chita R. Das, \"Design and analysis of an NoC architecture from performance reliability and energy perspective\", <i>Architecture for networking and communications systems 2005. ANCS 2005. Symposium on</i>, pp. 173-182, 2005.",
      "_id": "3981113"
    },
    {
      "text": "Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Cost considerations in network on chip\", <i>Integration</i>, vol. 38, pp. 19, 2004.",
      "_id": "4094282"
    }
  ],
  "4134839": [],
  "4258604": [
    {
      "text": "Lap-Fai Leung, Chi-Ying Tsui, \"Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems\", <i>Design Automation Conference 2006 43rd ACM/IEEE</i>, pp. 833-838, 2006.",
      "_id": "3731659"
    },
    {
      "text": "S.G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O.P. Gangwal, \"Cost-performance trade-offs in networks on chip: a simulation-based approach\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 764-769 Vol.2, 2004.",
      "_id": "4134793"
    },
    {
      "text": "A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, P. Wielage, \"An efficient on-chip network interface offering guaranteed services shared-memory abstraction and flexible network configuration\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 878-883 Vol.2, 2004.",
      "_id": "4134806"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 896-901 Vol.2, 2004.",
      "_id": "4134772"
    },
    {
      "text": "K. Goossens, J. Dielissen, O.P. Gangwal, S.G. Pestana, A. Radulescu, E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "W.-D. Weber, J. Chou, I. Swarbrick, D. Wingard, \"A quality-of-service mechanism for interconnection networks in system-on-chips\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1232-1237 Vol. 2, 2005.",
      "_id": "3994513"
    }
  ],
  "4134760": [],
  "3994417": [],
  "4134608": [],
  "4134592": [
    {
      "text": "K. Srinivasan, K.S. Chatha, \"A technique for low energy mapping and routing in network-on-chip architectures\", <i>Low Power Electronics and Design 2005. ISLPED '05. Proceedings of the 2005 International Symposium on</i>, pp. 387-392, 2005.",
      "_id": "4033916"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali, Luigi Raffo, Giovanni De Micheli, Luca Benini, \"NoC Design and Implementation in 65nm Technology\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "Arnab Banerjee, Robert Mullins, Simon Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 163-172, 2007.",
      "_id": "3521011"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, Vladimir Stojanovic, \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    }
  ],
  "4134909": [],
  "4134793": [
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, A. Greiner, \"Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655145"
    },
    {
      "text": "V. Soteriou, Hangsheng Wang, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</i>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "Bart Vermeulen, Kees Goossens, Siddharth Umrani, \"Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 3-12, 2008.",
      "_id": "3332702"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    }
  ],
  "4358342": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", <i>Design Automation and Test in Europe Conference and Exhibition 2002. Proceedings</i>, pp. 418-419, 2002.",
      "_id": "4358267"
    }
  ],
  "4358319": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "T. Simunic, S.P. Boyd, P. Glynn, \"Managing power consumption in networks on chips\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 96-107, 2004.",
      "_id": "4119269"
    },
    {
      "text": "Guangyu Chen, Feihui Li, S. W. Son, M. Kandemir, \"Application mapping for chip multiprocessors\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 620-625, 2008.",
      "_id": "3362996"
    },
    {
      "text": "Dongkun Shin, Jihong Kim, \"Power-aware communication optimization for networks-on-chips with voltage scalable links\", <i>Hardware/Software Codesign and System Synthesis 2004. CODES + ISSS 2004. International Conference on</i>, pp. 170-175, 2004.",
      "_id": "4131686"
    }
  ],
  "4134763": [
    {
      "text": "Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, Trevor Mudge, \"Quality-of-service for a high-radix switch\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903752"
    },
    {
      "text": "K. Goossens, J. Dielissen, O.P. Gangwal, S.G. Pestana, A. Radulescu, E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "T. Bjerregaard, J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1226-1231 Vol. 2, 2005.",
      "_id": "3994262"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, A. Greiner, \"Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655145"
    },
    {
      "text": "Umit Y. Ogras, Radu Marculescu, \"Analytical Router Modeling for Networks-on-Chip Performance Analysis\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "Kim Petersen, Johnny Oberg, \"Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655113"
    },
    {
      "text": "Tobias Bjerregaard, Mikkel Bystrup Stensgaard, Jens Sparso, \"A Scalable Timing-Safe Network-on-Chip Architecture with an Integrated Clock Distribution Method\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654933"
    },
    {
      "text": "Faizal A. Samman, Thomas Hollstein, Manfred Glesner, \"Multicast Parallel Pipeline Router Architecture for Network-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1396-1401, 2008.",
      "_id": "3465121"
    },
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Mikael Millberg, Axel Jantsch, \"Priority based forced requeue to reduce worst-case latencies for bursty traffic\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 1070-1075, 2009.",
      "_id": "3254870"
    },
    {
      "text": "Markus Winter, Gerhard P. Fettweis, \"Guaranteed service virtual channel allocation in NoCs for run-time task scheduling\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797190"
    }
  ],
  "1436595": [
    {
      "text": "Scott Van Winkle, Avinash Karanth Kodi, Razvan Bunescu, Ahmed Louri, \"Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 480-491, 2018.",
      "_id": "778735"
    },
    {
      "text": "Gwangsun Kim, Hayoung Choi, John Kim, \"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 712-725, 2018.",
      "_id": "821715"
    },
    {
      "text": "Sebastian Werner, Pouya Fotouhi, Roberto Proietti, Xian Xiao, S. J. Ben Yoo, \"Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems: A Case for AWGRs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679316"
    }
  ],
  "2025459": [
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Gwangsun Kim, Hayoung Choi, John Kim, \"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 712-725, 2018.",
      "_id": "821715"
    }
  ],
  "1436617": [
    {
      "text": "Cheng Tan, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh, \"Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 575-587, 2018.",
      "_id": "821744"
    },
    {
      "text": "Peng Wang, Sobhan Niknam, Sheng Ma, Zhiying Wang, Todor Stefanov, \"Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296489"
    },
    {
      "text": "Ling Wang, Yadong Wang, Xiaohang Wang, \"An Approximate Multiplane Network-on-Chip\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 234-239, 2020.",
      "_id": "106530"
    }
  ],
  "114131": [],
  "1736072": [
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi, Ahmed Louri, \"Machine learning enabled power-aware Network-on-Chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1354-1359, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, Sujay Deb, \"Adaptive multi-voltage scaling in wireless NoC for high performance low power applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1315-1320, 2016.",
      "_id": "1413525"
    },
    {
      "text": "Gwangsun Kim, Hayoung Choi, John Kim, \"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 712-725, 2018.",
      "_id": "821715"
    },
    {
      "text": "Aniruddh Ramrakhyani, Paul V. Gratz, Tushar Krishna, \"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 699-711, 2018.",
      "_id": "821732"
    },
    {
      "text": "Peng Wang, Sobhan Niknam, Zhiying Wang, Todor Stefanov, \"A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012875"
    },
    {
      "text": "Mark Clark, Avinash Kodi, Razvan Bunescu, Ahmed Louri, \"LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs\", <i>Proceedings of the 55th Annual Design Automation Conference</i>, pp. 1, 2018.",
      "_id": "664010"
    }
  ],
  "1120330": [],
  "778735": [],
  "2025503": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"DVFS for NoCs in CMPs: A thread voting approach\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi, Ahmed Louri, \"Machine learning enabled power-aware Network-on-Chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1354-1359, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Boqian Wang, Zhonghai Lu, Shenggang Chen, \"ANN Based Admission Control for On-Chip Networks\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296487"
    },
    {
      "text": "Ting-Ru Lin, Drew Penney, Massoud Pedram, Lizhong Chen, \"A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 99-110, 2020.",
      "_id": "114118"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    }
  ],
  "2025455": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"DVFS for NoCs in CMPs: A thread voting approach\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    }
  ],
  "778740": [
    {
      "text": "Boqian Wang, Zhonghai Lu, \"Advance Virtual Channel Reservation\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1178-1183, 2019.",
      "_id": "383124"
    }
  ],
  "1120323": [],
  "1436646": [
    {
      "text": "Hao Zheng, Ahmed Louri, \"An Energy-Efficient Network-on-Chip Design using Reinforcement Learning\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296293"
    }
  ],
  "2305174": [
    {
      "text": "Karthi Duraisamy, Partha Pratim Pande, \"Performance evaluation and design trade-offs for wireless-enabled SMART NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1360-1365, 2017.",
      "_id": "1097603"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    }
  ],
  "1736082": [],
  "114141": [],
  "114110": [],
  "2025480": [],
  "1736078": [],
  "1120338": [],
  "1120348": [
    {
      "text": "Aniruddh Ramrakhyani, Paul V. Gratz, Tushar Krishna, \"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 699-711, 2018.",
      "_id": "821732"
    },
    {
      "text": "Mayank Parasar, Ankit Sinha, Tushar Krishna, \"Brownian Bubble Router: Enabling Deadlock Freedom via Guaranteed Forward Progress\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679309"
    },
    {
      "text": "Aniruddh Ramrakhyani, Paul V. Gratz, Tushar Krishna, \"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom\", <i>Micro IEEE</i>, vol. 39, no. 3, pp. 110-117, 2019.",
      "_id": "821732"
    },
    {
      "text": "Mayank Parasar, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, \"DRAIN: Deadlock Removal for Arbitrary Irregular Networks\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 447-460, 2020.",
      "_id": "114123"
    }
  ],
  "1120325": [],
  "114118": [],
  "1736114": [
    {
      "text": "Binzhang Fu, John Kim, \"Footprint: Regulating routing adaptiveness in Networks-on-Chip\", <i>Computer Architecture (ISCA) 2017 ACM/IEEE 44th Annual International Symposium on</i>, pp. 691-702, 2017.",
      "_id": "1161551"
    },
    {
      "text": "Gwangsun Kim, Hayoung Choi, John Kim, \"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 712-725, 2018.",
      "_id": "821715"
    }
  ],
  "114117": [],
  "1736073": [],
  "114123": [],
  "2567939": [
    {
      "text": "Lizhong Chen, Timothy M. Pinkston, \"Worm-Bubble Flow Control\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 366-377, 2013.",
      "_id": "2305186"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Miguel Gorgues, Dong Xiang, Jos\u00e9 Flich, Zhigang Yu, Jos\u00e9 Duato, \"Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 25-32, 2014.",
      "_id": "1900868"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Bubble sharing: Area and energy efficient adaptive routers using centralized buffers\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 119-126, 2014.",
      "_id": "1900870"
    },
    {
      "text": "Rawan Abdel-Khalek, Valeria Bertacco, \"DiAMOND:Distributed alteration of messages for on-chip network debug\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 127-134, 2014.",
      "_id": "1900858"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    },
    {
      "text": "Bo Zhao, Youtao Zhang, Jun Yang, \"A speculative arbiter design to enable high-frequency many-VC router in NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178010"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <i>Computer Architecture (ISCA) 2017 ACM/IEEE 44th Annual International Symposium on</i>, pp. 703-715, 2017.",
      "_id": "1161549"
    },
    {
      "text": "Ying Wang, Yinhe Han, Jun Zhou, Huawei Li, Xiaowei Li, \"DISCO: A low overhead in-network data compressor for energy-efficient chip multi-processors\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319758"
    },
    {
      "text": "I. Seitanidis, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos, \"ElastiStore: An elastic buffer architecture for Network-on-Chip routers\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001485"
    },
    {
      "text": "G. Dimitrakopoulos, N. Georgiadis, C. Nicopoulos, E. Kalligeros, \"Switch folding: Network-on-Chip routers with time-multiplexed output ports\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 344-349, 2013.",
      "_id": "2280597"
    }
  ],
  "2305184": [],
  "1120365": [
    {
      "text": "Sebastian Werner, Pouya Fotouhi, Roberto Proietti, Xian Xiao, S. J. Ben Yoo, \"Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems: A Case for AWGRs\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679316"
    }
  ],
  "2567938": [
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "Tushar Krishna, Li-Shiuan Peh, \"Single-cycle collective communication over a shared network fabric\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: synthetic traffic models capturing cache coherent behaviour\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 109, 2014.",
      "_id": "2062383"
    }
  ],
  "2305214": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie, \"DimNoC: A dim silicon approach towards power-efficient on-chip network\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616156"
    },
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi, Ahmed Louri, \"Machine learning enabled power-aware Network-on-Chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1354-1359, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"Malleable NoC: Dark silicon inspired adaptable Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 1245-1248, 2015.",
      "_id": "1711496"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"darkNoC: Designing energy-efficient network-on-chip with multi-Vt cells for dark silicon\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903769"
    },
    {
      "text": "Jia Zhan, Yuan Xie, Guangyu Sun, \"NoC-sprinting: Interconnect for fine-grained sprinting in the dark silicon era\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903954"
    },
    {
      "text": "Aniruddh Ramrakhyani, Paul V. Gratz, Tushar Krishna, \"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 699-711, 2018.",
      "_id": "821732"
    },
    {
      "text": "Mayank Parasar, Ankit Sinha, Tushar Krishna, \"Brownian Bubble Router: Enabling Deadlock Freedom via Guaranteed Forward Progress\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679309"
    },
    {
      "text": "Reetuparna Das, Satish Narayanasamy, Sudhir K. Satpathy, Ronald G. Dreslinski, \"Catnap: energy proportional multiple network-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 320, 2013.",
      "_id": "2342596"
    }
  ],
  "3050668": [],
  "3480592": [
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Prabhat Kumar, Yan Pan, John Kim, Gokhan Memik, Alok Choudhary, \"Exploring concentration and channel slicing in on-chip network router\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 276-285, 2009.",
      "_id": "3129381"
    },
    {
      "text": "Ying Wang, Yinhe Han, Jun Zhou, Huawei Li, Xiaowei Li, \"DISCO: A low overhead in-network data compressor for energy-efficient chip multi-processors\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319758"
    }
  ],
  "3050681": [
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Jos\u00e9 V. Escamilla, Jos\u00e9 Flich, Pedro Javier Garc\u00eda, \"ICARO: Congestion isolation in networks-on-chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 159-166, 2014.",
      "_id": "1900866"
    },
    {
      "text": "Bo Zhao, Youtao Zhang, Jun Yang, \"A speculative arbiter design to enable high-frequency many-VC router in NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178010"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <i>Computer Architecture (ISCA) 2017 ACM/IEEE 44th Annual International Symposium on</i>, pp. 703-715, 2017.",
      "_id": "1161549"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    }
  ],
  "3274287": [
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    }
  ],
  "778678": [],
  "2305186": [
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Bubble sharing: Area and energy efficient adaptive routers using centralized buffers\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 119-126, 2014.",
      "_id": "1900870"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Centralized buffer router: A low latency low power router for high radix NOCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177999"
    },
    {
      "text": "Aniruddh Ramrakhyani, Paul V. Gratz, Tushar Krishna, \"Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 699-711, 2018.",
      "_id": "821732"
    },
    {
      "text": "Mayank Parasar, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, \"DRAIN: Deadlock Removal for Arbitrary Irregular Networks\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 447-460, 2020.",
      "_id": "114123"
    }
  ],
  "2567919": [
    {
      "text": "Nikolaos Chrysos, Cyriel Minkenberg, Mark Rudquist, Claude Basso, Brian Vanderpool, \"SCOC: High-radix switches made of bufferless clos networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 402-414, 2015.",
      "_id": "1736073"
    },
    {
      "text": "Jongmin Won, Gwangsun Kim, John Kim, Ted Jiang, Mike Parker, Steve Scott, \"Overcoming far-end congestion in large-scale networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 415-427, 2015.",
      "_id": "1736114"
    }
  ],
  "1436648": [
    {
      "text": "Jieming Yin, Subhash Sethumurugan, Yasuko Eckert, Chintan Patel, Alan Smith, Eric Morton, Mark Oskin, Natalie Enright Jerger, Gabriel H. Loh, \"Experiences with ML-Driven Design: A NoC Case Study\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 637-648, 2020.",
      "_id": "114141"
    }
  ],
  "2567932": [],
  "3274256": [
    {
      "text": "Yan Pan, John Kim, Gokhan Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu, \"Enhancing effective throughput for transmission line-based bus\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 165-176, 2012.",
      "_id": "2603269"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    },
    {
      "text": "Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang, Alok Choudhary, \"Firefly: illuminating future network-on-chip with nanophotonics\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 429, 2009.",
      "_id": "3303547"
    },
    {
      "text": "Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xie, N. Vijaykrishnan, Chita R. Das, \"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 69, 2011.",
      "_id": "2854951"
    },
    {
      "text": "Pranay Koka, Michael O. McCracken, Herb Schwetman, Xuezhe Zheng, Ron Ho, Ashok V. Krishnamoorthy, \"Silicon-photonic network architectures for scalable power-efficient multi-chip systems\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 38, pp. 117, 2010.",
      "_id": "3083681"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 389, 2011.",
      "_id": "2854952"
    }
  ],
  "2820536": [
    {
      "text": "Ikki Fujiwara, Michihiro Koibuchi, Tomoya Ozaki, Hiroki Matsutani, Henri Casanova, \"Augmenting low-latency HPC network with free-space optical links\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 390-401, 2015.",
      "_id": "1736078"
    },
    {
      "text": "Gwangsun Kim, Hayoung Choi, John Kim, \"TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 712-725, 2018.",
      "_id": "821715"
    }
  ],
  "2820520": [
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu, \"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim, \"Extending bufferless on-chip networks to high-throughput workloads\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 9-16, 2014.",
      "_id": "1900872"
    },
    {
      "text": "Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, \"Design of a low power NoC router using Marching Memory Through type\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 111-118, 2014.",
      "_id": "1900893"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Centralized buffer router: A low latency low power router for high radix NOCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177999"
    },
    {
      "text": "Mohammad Fattah, Antti Airola, Rachata Ausavarungnirun, Nima Mirzaei, Pasi Liljeberg, Juha Plosila, Siamak Mohammadi, Tapio Pahikkala, Onur Mutlu, Hannu Tenhunen, \"A Low-Overhead Fully-Distributed Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618238"
    },
    {
      "text": "Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618253"
    }
  ],
  "2820544": [
    {
      "text": "Yi Xu, Jun Yang, Rami Melhem, \"Tolerating process variations in nanophotonic on-chip networks\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 142-152, 2012.",
      "_id": "2603306"
    },
    {
      "text": "Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, Vladimir Stojanovic, \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, Ajay Joshi, \"Sharing and placement of on-chip laser sources in silicon-photonic NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 88-95, 2014.",
      "_id": "1900863"
    },
    {
      "text": "Scott Van Winkle, Avinash Karanth Kodi, Razvan Bunescu, Ahmed Louri, \"Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 480-491, 2018.",
      "_id": "778735"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balsubramonian, Al Davis, Norman P. Jouppi, \"Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 425-436, 2011.",
      "_id": "2854960"
    },
    {
      "text": "Sai Vineel Reddy Chittamuru, Ishan G. Thakkar, Sudeep Pasricha, \"PICO: Mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319635"
    },
    {
      "text": "Weichen Liu, Mengquan Li, Wanli Chang, Chunhua Xiao, Yiyuan Xie, Nan Guan, Lei Jiang, \"Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1611-1614, 2019.",
      "_id": "383002"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "3274264": [
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Ali Bakhoda, John Kim, Tor M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <i>Microarchitecture (MICRO) 2010 43rd Annual IEEE/ACM International Symposium on</i>, pp. 421-432, 2010.",
      "_id": "3097264"
    }
  ],
  "3274274": [
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple virtual channel allocation for high throughput and high frequency on-chip routers\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-11, 2010.",
      "_id": "3050681"
    },
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, D. E. Shaw, John Kim, William J. Dally, \"A detailed and flexible cycle-accurate Network-on-Chip simulator\", <i>Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on</i>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "George Michelogiannakis, Daniel Sanchez, William J. Dally, Christos Kozyrakis, \"Evaluating Bufferless Flow Control for On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 9-16, 2010.",
      "_id": "2912717"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, Giovanni De Micheli, \"CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 67-74, 2012.",
      "_id": "2437754"
    },
    {
      "text": "I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos, \"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 135-142, 2014.",
      "_id": "1900888"
    },
    {
      "text": "George Michelogiannakis, William J. Dally, \"Elastic Buffer Flow Control for On-Chip Networks\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 2, pp. 295-309, 2013.",
      "_id": "3274274"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    },
    {
      "text": "Thomas Moscibroda, Onur Mutlu, \"A case for bufferless routing in on-chip networks\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 196, 2009.",
      "_id": "3303544"
    }
  ],
  "3050675": [
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu, \"Enhancing effective throughput for transmission line-based bus\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 165-176, 2012.",
      "_id": "2603269"
    },
    {
      "text": "Fawaz Alazemi, Arash AziziMazreah, Bella Bose, Lizhong Chen, \"Routerless Network-on-Chip\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 492-503, 2018.",
      "_id": "778678"
    },
    {
      "text": "Hui Zhao, Ohyoung Jang, Wei Ding, Yuanrui Zhang, Mahmut Kandemir, Mary Jane Irwin, \"A hybrid NoC design for cache coherence optimization for chip multiprocessors\", <i>Design Automation Conference (DAC) 2012 49th ACM/EDAC/IEEE</i>, pp. 834-842, 2012.",
      "_id": "2448736"
    },
    {
      "text": "Ting-Ru Lin, Drew Penney, Massoud Pedram, Lizhong Chen, \"A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 99-110, 2020.",
      "_id": "114118"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Jie Xu, Michael Huang, Hui Wu, \"A case for globally shared-medium on-chip interconnect\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 271, 2011.",
      "_id": "2854929"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu, \"Enhancing effective throughput for transmission line-based bus\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 40, pp. 165, 2012.",
      "_id": "2603269"
    }
  ],
  "2305201": [
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Tushar Krishna, Li-Shiuan Peh, \"Single-cycle collective communication over a shared network fabric\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "Miguel Gorgues Alonso, Jose Flich Cardo, \"PROSA: protocol-driven NoC architecture\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320576"
    },
    {
      "text": "Karthi Duraisamy, Partha Pratim Pande, \"Performance evaluation and design trade-offs for wireless-enabled SMART NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1360-1365, 2017.",
      "_id": "1097603"
    },
    {
      "text": "Janardhan Rao Doppa, Ryan Gary Kim, Mihailo Isakov, Michel A. Kinsy, Hyouk Jun Kwon, Tushar Krishna, \"Adaptive Manycore Architectures for Big Data Computing\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012858"
    }
  ],
  "3480596": [
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 320-325, 2012.",
      "_id": "2548321"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Express Cube Topologies for on-Chip Interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 163-174, 2009.",
      "_id": "3274264"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Wen Zong, Michael Opoku Agyemen, Xiaohang Wang, Terrence Maky, \"Unbiased Regional Congestion Aware Selection Function for NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618263"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    }
  ],
  "3671919": [],
  "3050669": [
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Yi Xu, Jun Yang, Rami Melhem, \"Tolerating process variations in nanophotonic on-chip networks\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 142-152, 2012.",
      "_id": "2603306"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "3274273": [
    {
      "text": "Giorgos Dimitrakopoulos, Emmanouil Kalligeros, \"Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 542-545, 2012.",
      "_id": "2548314"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Yuan-Ying Chang, Yoshi Shih-Chieh Huang, Matthew Poremba, Vijaykrishnan Narayanan, Yuan Xie, Chung-Ta King, \"TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 390-399, 2013.",
      "_id": "2305184"
    },
    {
      "text": "Jongmin Won, Gwangsun Kim, John Kim, Ted Jiang, Mike Parker, Steve Scott, \"Overcoming far-end congestion in large-scale networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 415-427, 2015.",
      "_id": "1736114"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna, Kyung-Hoae Koo, Li-Shiuan Peh, Krishna C. Saraswat, \"Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 173-180, 2010.",
      "_id": "2912702"
    },
    {
      "text": "Syed Minhaj Hassan, Sudhakar Yalamanchili, \"Centralized buffer router: A low latency low power router for high radix NOCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177999"
    },
    {
      "text": "Janardhan Rao Doppa, Ryan Gary Kim, Mihailo Isakov, Michel A. Kinsy, Hyouk Jun Kwon, Tushar Krishna, \"Adaptive Manycore Architectures for Big Data Computing\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012858"
    }
  ],
  "3274250": [
    {
      "text": "Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    },
    {
      "text": "Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 25, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, \"An abacus turn model for time/space-efficient reconfigurable routing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 259, 2011.",
      "_id": "2854937"
    }
  ],
  "3480589": [
    {
      "text": "Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu, \"Enhancing effective throughput for transmission line-based bus\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 165-176, 2012.",
      "_id": "2603269"
    },
    {
      "text": "Qi Hu, Peng Liu, Michael C. Huang, Xiang-Hui Xie, \"Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618243"
    },
    {
      "text": "Naseef Mansoor, Amlan Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618249"
    }
  ],
  "2305188": [
    {
      "text": "Jun Liu, Jagadish Kotra, Wei Ding, Mahmut Kandemir, \"Network footprint reduction through data access and computation placement in NoC-based manycores\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616059"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"Malleable NoC: Dark silicon inspired adaptable Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 1245-1248, 2015.",
      "_id": "1711496"
    }
  ],
  "3671914": [],
  "3671918": [
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000876-000880, 2010.",
      "_id": "3129384"
    },
    {
      "text": "Manu Awasthi, Kshitij Sudan, Rajeev Balasubramonian, John Carter, \"Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 250-261, 2009.",
      "_id": "3274251"
    },
    {
      "text": "Natalie Enright Jerger, Li-Shiuan Peh, Mikko Lipasti, \"Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 173-182, 2009.",
      "_id": "3129384"
    },
    {
      "text": "Xia Zhao, Almutaz Adileh, Zhibin Yu, Zhiying Wang, Aamer Jaleel, Lieven Eeckhout, \"Adaptive Memory-Side Last-level GPU Caching\", <i>Computer Architecture (ISCA) 2019 ACM/IEEE 46th Annual International Symposium on</i>, pp. 411-423, 2019.",
      "_id": "452806"
    }
  ],
  "4008187": [
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, William J. Dally, \"Network congestion avoidance through Speculative Reservation\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567932"
    },
    {
      "text": "Isask'har Walter, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Access Regulation to Hot-Modules in Wormhole NoCs\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 137-148, 2007.",
      "_id": "3521043"
    },
    {
      "text": "Giorgos Passas, Manolis Katevenis, Dionisis Pnevmatikatos, \"A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 87-95, 2010.",
      "_id": "2912721"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, \"An abacus turn model for time/space-efficient reconfigurable routing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 259, 2011.",
      "_id": "2854937"
    }
  ],
  "4268631": [
    {
      "text": "Sailaja Madduri, Ramakrishna Vadlamani, Wayne Burleson, Russell Tessier, \"A monitor interconnect and support subsystem for multicore processors\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 761-766, 2009.",
      "_id": "3254859"
    },
    {
      "text": "Seung Eun Lee, Nader Bagherzadeh, \"A variable frequency link for a power-aware network-on-chip (NoC)\", <i>Integration</i>, vol. 42, pp. 479, 2009.",
      "_id": "3185257"
    }
  ],
  "4008185": [
    {
      "text": "Li Zhou, Avinash Karanth Kodi, \"PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178011"
    }
  ],
  "4008206": [],
  "4453611": [
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Computer Design (ICCD) 2014 32nd IEEE International Conference on</i>, pp. 424-431, 2014.",
      "_id": "1900871"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"The design and implementation of a low-latency on-chip network\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821096"
    },
    {
      "text": "D. Rostislav, V. Vishnyakov, E. Friedman, R. Ginosar, \"An asynchronous router for multiple service levels networks on chip\", <i>Asynchronous Circuits and Systems 2005. ASYNC 2005. Proceedings. 11th IEEE International Symposium on</i>, pp. 44-53, 2005.",
      "_id": "3982565"
    },
    {
      "text": "Jongman Kim, Dongkook Park, T. Theocharides, N. Vijaykrishnan, C.R. Das, \"A low latency router supporting adaptivity for on-chip interconnects\", <i>Design Automation Conference 2005. Proceedings. 42nd</i>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "Supriya Rao, Supreet Jeloka, Reetuparna Das, David Blaauw, Ronald Dreslinski, Trevor Mudge, \"VIX: Virtual Input Crossbar for efficient switch allocation\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903893"
    },
    {
      "text": "Wen Zong, Michael Opoku Agyemen, Xiaohang Wang, Terrence Maky, \"Unbiased Regional Congestion Aware Selection Function for NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618263"
    },
    {
      "text": "Yuan Yao, Zhonghai Lu, \"Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 44, pp. 279, 2016.",
      "_id": "1474428"
    }
  ],
  "4453615": [
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, William J. Dally, \"Network congestion avoidance through Speculative Reservation\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567932"
    },
    {
      "text": "Jae W. Lee, Man Cheuk Ng, Krste Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 89-100, 2008.",
      "_id": "3509412"
    },
    {
      "text": "Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu, \"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim, \"Extending bufferless on-chip networks to high-throughput workloads\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 9-16, 2014.",
      "_id": "1900872"
    }
  ],
  "4268612": [
    {
      "text": "Yuho Jin, Eun Jung Kim, Ki Hwan Yum, \"A Domain-Specific On-Chip Network Design for Large Scale Cache Systems\", <i>High Performance Computer Architecture 2007. HPCA 2007. IEEE 13th International Symposium on</i>, pp. 318-327, 2007.",
      "_id": "3671918"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 262-267, 2009.",
      "_id": "3254850"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: a tool for automatic topology selection and generation for NoCs\", <i>Design Automation Conference 2004. Proceedings. 41st</i>, pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali, Luigi Raffo, Giovanni De Micheli, Luca Benini, \"NoC Design and Implementation in 65nm Technology\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 273-282, 2007.",
      "_id": "3521039"
    }
  ],
  "2025461": [
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi, Ahmed Louri, \"Machine learning enabled power-aware Network-on-Chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1354-1359, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Ke Wang, Ahmed Louri, Avinash Karanth, Razvan Bunescu, \"IntelliNoC: A Holistic Design Framework for Energy-Efficient and Reliable On-Chip Communication for Manycores\", <i>Computer Architecture (ISCA) 2019 ACM/IEEE 46th Annual International Symposium on</i>, pp. 1-12, 2019.",
      "_id": "452795"
    }
  ],
  "1161576": [],
  "1161536": [
    {
      "text": "Lee J, Killian C, Beux S and Chillet D.   Approximate nanophotonic interconnects Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip,  (1-7)",
      "_id": "320633"
    }
  ],
  "1161551": [],
  "125957": [],
  "1775938": [],
  "2603280": [
    {
      "text": "Paolo Grani, Roberto Proietti, Venkatesh Akella, S. J. Ben Yoo, \"Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 289-300, 2017.",
      "_id": "1120325"
    }
  ],
  "2854937": [],
  "821732": [
    {
      "text": "Mayank Parasar, Ankit Sinha, Tushar Krishna, \"Brownian Bubble Router: Enabling Deadlock Freedom via Guaranteed Forward Progress\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679309"
    },
    {
      "text": "Mayank Parasar, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, \"DRAIN: Deadlock Removal for Arbitrary Irregular Networks\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 447-460, 2020.",
      "_id": "114123"
    }
  ],
  "1775977": [],
  "2342617": [
    {
      "text": "Hu Q, Liu P, Huang M and Xie X.   Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618243"
    }
  ],
  "2603306": [
    {
      "text": "Sai Vineel Reddy Chittamuru, Ishan G. Thakkar, Sudeep Pasricha, \"PICO: Mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319635"
    },
    {
      "text": "Mahdi Nikdast, Gabriela Nicolescu, Jelena Trajkovic, Odile Liboiron-Ladouceur, \"Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 115-120, 2016.",
      "_id": "1413539"
    },
    {
      "text": "Weichen Liu, Mengquan Li, Wanli Chang, Chunhua Xiao, Yiyuan Xie, Nan Guan, Lei Jiang, \"Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1611-1614, 2019.",
      "_id": "383002"
    },
    {
      "text": "Mengquan Li, Jun Zhou, Weichen Liu, \"Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 406-411, 2020.",
      "_id": "106414"
    }
  ],
  "1775930": [
    {
      "text": "Cheng Tan, Manupa Karunaratne, Tulika Mitra, Li-Shiuan Peh, \"Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables\", <i>Computer Architecture (ISCA) 2018 ACM/IEEE 45th Annual International Symposium on</i>, pp. 575-587, 2018.",
      "_id": "821744"
    }
  ],
  "821757": [
    {
      "text": "Xavier Timoneda, Albert Cabellos-Aparicio, Dionysios Manessis, Eduard Alarc\u00f3n, Sergi Abadal, \"Channel Characterization for Chip-scale Wireless Communications within Computing Packages\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679313"
    },
    {
      "text": "Mayank Parasar, Hossein Farrokhbakht, Natalie Enright Jerger, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, \"DRAIN: Deadlock Removal for Arbitrary Irregular Networks\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 447-460, 2020.",
      "_id": "114123"
    },
    {
      "text": "Yunfan Li, Lizhong Chen, \"EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 435-446, 2020.",
      "_id": "114117"
    },
    {
      "text": "Ting-Ru Lin, Drew Penney, Massoud Pedram, Lizhong Chen, \"A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 99-110, 2020.",
      "_id": "114118"
    },
    {
      "text": "Yvain Thonnart, St\u00e9phane Bernab\u00e9, Jean Charbonnier, Christian Bernard, David Coriat, C\u00e9sar Fuguet, Pierre Tissier, Beno\u00eet Charbonnier, St\u00e9phane Malhouitre, Damien Saint-Patrice, Myriam Assous, Aditya Narayan, Ayse Coskun, D. Dutoit, P. Vivet, \"POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1456-1461, 2020.",
      "_id": "106512"
    }
  ],
  "125948": [],
  "2854929": [
    {
      "text": "Yashar Asgarieh, Bill Lin, \"Sharing a global on-chip transmission line medium without centralized scheduling\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320577"
    }
  ],
  "2603269": [
    {
      "text": "Yashar Asgarieh, Bill Lin, \"Sharing a global on-chip transmission line medium without centralized scheduling\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320577"
    },
    {
      "text": "Qi Hu, Peng Liu, Michael C. Huang, Xiang-Hui Xie, \"Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618243"
    }
  ],
  "2062434": [
    {
      "text": "Daichi Fujiki, Kiyo Ishii, Ikki Fujiwara, Hiroki Matsutani, Hideharu Amano, Henri Casanova, Michihiro Koibuchi, \"High-Bandwidth Low-Latency Approximate Interconnection Networks\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 469-480, 2017.",
      "_id": "1120323"
    },
    {
      "text": "Alexandros Daglis, Stanko Novakovi\u0107, Edouard Bugnion, Babak Falsafi, Boris Grot, \"Manycore Network Interfaces for in-memory rack-scale computing\", <i>Computer Architecture (ISCA) 2015 ACM/IEEE 42nd Annual International Symposium on</i>, pp. 567-579, 2015.",
      "_id": "1775938"
    },
    {
      "text": "Alexandros Daglis, Stanko Novakovi\u0107, Edouard Bugnion, Babak Falsafi, Boris Grot, \"Manycore network interfaces for in-memory rack-scale computing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 43, pp. 567, 2015.",
      "_id": "1775938"
    }
  ],
  "2062393": [
    {
      "text": "Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan, \"Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling\", <i>2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)</i>, pp. 1, 2016.",
      "_id": "1319644"
    }
  ],
  "2062383": [],
  "452773": [],
  "2854952": [
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Yaniv Ben-Itzhak, Eitan Zahavi, Israel Cidon, Avinoam Kolodny, \"HNOCS: Modular open-source simulator for Heterogeneous NoCs\", <i>Embedded Computer Systems (SAMOS) 2012 International Conference on</i>, pp. 51-57, 2012.",
      "_id": "2634087"
    },
    {
      "text": "Lulwah Alhubail, Nader Bagherzadeh, \"Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 634-637, 2019.",
      "_id": "382840"
    }
  ],
  "2854942": [],
  "2854951": [],
  "2854927": [
    {
      "text": "Paolo Grani, Roberto Proietti, Venkatesh Akella, S. J. Ben Yoo, \"Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 289-300, 2017.",
      "_id": "1120325"
    },
    {
      "text": "Mohammad Reza Jokar, Junyi Qiu, Frederic T. Chong, Lynford L. Goddard, John M. Dallesasse, Milton Feng, Yanjing Li, \"Baldur: A Power-Efficient and Scalable Network Using All-Optical Switches\", <i>High Performance Computer Architecture (HPCA) 2020 IEEE International Symposium on</i>, pp. 153-166, 2020.",
      "_id": "114110"
    }
  ],
  "3083681": [
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks. ACM SIGARCH Computer Architecture News, 40:3,  (142-152), Online publication date: 5-Sep-2012.",
      "_id": "2603306"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.   Tolerating process variations in nanophotonic on-chip networks Proceedings of the 39th Annual International Symposium on Computer Architecture,  (142-152)",
      "_id": "2603306"
    }
  ],
  "3083659": [
    {
      "text": "Lotfi-Kamran P, Modarressi M and Sarbazi-Azad H.  2017.  Near-Ideal Networks-on-Chip for Servers 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.16. 978-1-5090-4985-1,  (277-288)",
      "_id": "1120338"
    },
    {
      "text": "Wang Z, Chen X, Li C and Guo Y.   Fairness-Oriented and Location-Aware NUCA for Many-Core SoC Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012874"
    }
  ],
  "821711": [],
  "2854960": [],
  "821715": [],
  "2854947": [],
  "3509407": [
    {
      "text": "Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra, \"A fast source-synchronous ring-based network-on-chip design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1489-1494, 2012.",
      "_id": "2548410"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Robert Hesse, Jeff Nicholls, Natalie Enright Jerger, \"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 132-141, 2012.",
      "_id": "2437741"
    },
    {
      "text": "Mehdi Modarressi, Arash Tavakkol, Hamid Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2010-2022, 2011.",
      "_id": "2764956"
    },
    {
      "text": "Wolfgang B\u00fcter, Christof Osewold, Daniel Gregorek, Alberto Garc\u00eda-Ortiz, \"DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.",
      "_id": "2001234"
    },
    {
      "text": "Asit K. Mishra, Reetuparna Das, Soumya Eachempati, Ravi Iyer, N. Vijaykrishnan, Chita R. Das, \"A case for dynamic frequency tuning in on-chip networks\", <i>Microarchitecture 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on</i>, pp. 292-303, 2009.",
      "_id": "3315514"
    },
    {
      "text": "Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra, \"Exploring topologies for source-synchronous ring-based Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1026-1031, 2013.",
      "_id": "2280723"
    }
  ],
  "2854954": [
    {
      "text": "Abadal S, Nemirovsky M, Alarc\u00c3\u00b3n E and Cabellos-Aparicio A.   Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618232"
    },
    {
      "text": "Krishna T and Peh L.  2014.  Single-cycle collective communication over a shared network fabric 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008755. 978-1-4799-5347-9,  (1-8)",
      "_id": "1900875"
    },
    {
      "text": "Franey S and Lipasti M.  2013.  Accelerating atomic operations on GPGPUs 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558404. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177998"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237015. 978-1-4673-0476-4,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus. ACM SIGARCH Computer Architecture News, 40:3,  (165-176), Online publication date: 5-Sep-2012.",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.   Enhancing effective throughput for transmission line-based bus Proceedings of the 39th Annual International Symposium on Computer Architecture,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Xu J, Huang M and Wu H.   A case for globally shared-medium on-chip interconnect Proceedings of the 38th annual international symposium on Computer architecture,  (271-282)",
      "_id": "2854929"
    },
    {
      "text": "Carpenter A, Hu J, Xu J, Huang M and Wu H.  2011.  A case for globally shared-medium on-chip interconnect. ACM SIGARCH Computer Architecture News, 39:3,  (271-282), Online publication date: 22-Jun-2011.",
      "_id": "2854929"
    }
  ],
  "3083669": [],
  "821744": [],
  "3303547": [
    {
      "text": "Thonnart Y, Bernabe S, Charbonnier J, Bernard C, Coriat D, Fuguet C, Tissier P, Charbonnier B, Malhouitre S, Saint-Patrice D, Assous M, Narayan A, Coskun A, Dutoit D and Vivet P.  2020.  POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE48585.2020.9116214. 978-3-9819263-4-7,  (1456-1461)",
      "_id": "106512"
    },
    {
      "text": "Pasricha S, Chittamuru S, Thakkar I and Bhat V.   Securing photonic NoC architectures from hardware trojans Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679310"
    },
    {
      "text": "Demir Y and Hardavellas N.  2016.  SLaC: Stage laser control for a flattened butterfly network 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446075. 978-1-4673-9211-2,  (321-332)",
      "_id": "1436595"
    },
    {
      "text": "Tala M, Castellari M, Balboni M and Bertozzi D.  2016.  Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579331. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320597"
    },
    {
      "text": "Coskun A, Gu A, Jin W, Joshi A, Kahng A, Klamkin J, Ma Y, Recchio J, Srinivas V and Zhang T.   Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1309-1314)",
      "_id": "1413400"
    },
    {
      "text": "Li H, Le Beux S, Thonnart Y and O'Connor I.   Complementary communication path for energy efficient on-chip optical interconnects Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1616052"
    },
    {
      "text": "Van Laer A, Ellawala C, Madarbux M, Watts P and Jones T.   Coherence based message prediction for optically interconnected chip multiprocessors Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (613-616)",
      "_id": "1711625"
    },
    {
      "text": "Hamedani P, Jerger N and Hessabi S.  2014.  QuT: A low-power optical Network-on-Chip 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008765. 978-1-4799-5347-9,  (80-87)",
      "_id": "1900869"
    },
    {
      "text": "Balboni M, Obon M, Capotondi A, Tatenguem H, Ghiribaldi A, Ramini L, Vinal V, Marongiu A and Bertozzi D.  2014.  Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008764. 978-1-4799-5347-9,  (72-79)",
      "_id": "1900860"
    },
    {
      "text": "Chen C, Zhang T, Contu P, Klamkin J, Coskun A and Joshi A.  2014.  Sharing and placement of on-chip laser sources in silicon-photonic NoCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008766. 978-1-4799-5347-9,  (88-95)",
      "_id": "1900863"
    },
    {
      "text": "Jiang N, Balfour J, Becker D, Towles B, Dally W, Michelogiannakis G and Kim J.  2013.  A detailed and flexible cycle-accurate Network-on-Chip simulator 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 10.1109/ISPASS.2013.6557149. 978-1-4673-5779-1,  (86-96)",
      "_id": "2346444"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237013. 978-1-4673-0476-4,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Chen C, Zheng X, Ho R, Raj K and Krishnamoorthy A.  2012.  A micro-architectural analysis of switched photonic multi-chip interconnects 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237014. 978-1-4673-0476-4,  (153-164)",
      "_id": "2603280"
    },
    {
      "text": "Deb S, Ganguly A, Pande P, Belzer B and Heo D.   Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 10.1109/JETCAS.2012.2193835, 2:2,  (228-239)",
      "_id": "2445947"
    },
    {
      "text": "Ramini L, Bertozzi D and Carloni L.   Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (185-192)",
      "_id": "2437749"
    },
    {
      "text": "Sun C, Chen C, Kurian G, Wei L, Miller J, Agarwal A, Peh L and Stojanovic V.   DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (201-210)",
      "_id": "2437752"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks. ACM SIGARCH Computer Architecture News, 40:3,  (142-152), Online publication date: 5-Sep-2012.",
      "_id": "2603306"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Chen C, Zheng X, Ho R, Raj K and Krishnamoorthy A.  2012.  A micro-architectural analysis of switched photonic multi-chip interconnects. ACM SIGARCH Computer Architecture News, 40:3,  (153-164), Online publication date: 5-Sep-2012.",
      "_id": "2603280"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.   Tolerating process variations in nanophotonic on-chip networks Proceedings of the 39th Annual International Symposium on Computer Architecture,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Chen C, Zheng X, Ho R, Raj K and Krishnamoorthy A.   A micro-architectural analysis of switched photonic multi-chip interconnects Proceedings of the 39th Annual International Symposium on Computer Architecture,  (153-164)",
      "_id": "2603280"
    },
    {
      "text": "Le Beux S, Trajkovic J, O'Connor I, Nicolescu G, Bois G and Paulin P.  2011.  Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763134. 978-3-9810801-8-6,  (1-6)",
      "_id": "2796931"
    },
    {
      "text": "Hendry G, Chan J, Carloni L and Bergman K.  2011.  VANDAL: A tool for the design specification of nanophotonic networks 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763133. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797015"
    },
    {
      "text": "Chan J, Hendry G, Bergman K and Carloni L.  2019.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30:10,  (1507-1520), Online publication date: 1-Oct-2011.",
      "_id": "2755156"
    },
    {
      "text": "Biberman A, Preston K, Hendry G, Sherwood-Droz N, Chan J, Levy J, Lipson M and Bergman K.  2011.  Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors. ACM Journal on Emerging Technologies in Computing Systems, 7:2,  (1-25), Online publication date: 1-Jun-2011.",
      "_id": "2728709"
    },
    {
      "text": "Koohi S, Abdollahi M and Hessabi S.   All-optical wavelength-routed noc based on a novel hierarchical topology Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (97-104)",
      "_id": "2685969"
    },
    {
      "text": "Pan Y, Kim J and Memik G.  2010.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2010.5416626. 978-1-4244-5658-1,  (1-12)",
      "_id": "3050669"
    },
    {
      "text": "Morris Jr. R and Kodi A.   Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (207-214)",
      "_id": "2912718"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Zheng X, Ho R and Krishnamoorthy A.   Silicon-photonic network architectures for scalable, power-efficient multi-chip systems Proceedings of the 37th annual international symposium on Computer architecture,  (117-128)",
      "_id": "3083681"
    },
    {
      "text": "Koka P, McCracken M, Schwetman H, Zheng X, Ho R and Krishnamoorthy A.  2010.  Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. ACM SIGARCH Computer Architecture News, 38:3,  (117-128), Online publication date: 19-Jun-2010.",
      "_id": "3083681"
    },
    {
      "text": "Zhang X and Louri A.   A multilayer nanophotonic interconnection network for on-chip many-core communications Proceedings of the 47th Design Automation Conference,  (156-161)",
      "_id": "2932363"
    }
  ],
  "3303539": [
    {
      "text": "Shim K, Cho M, Kinsy M, Wen T, Lis M, Suh G and Devadas S.   Static virtual channel allocation in oblivious routing Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (38-43)",
      "_id": "3129389"
    }
  ],
  "3509405": [
    {
      "text": "Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha, \"In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 67-78, 2009.",
      "_id": "3274250"
    },
    {
      "text": "Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Niraj K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <i>Performance Analysis of Systems and Software 2009. ISPASS 2009. IEEE International Symposium on</i>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "Lei Wang, Yuho Jin, Hyungjun Kim, Eun Jung Kim, \"Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 64-73, 2009.",
      "_id": "3129393"
    },
    {
      "text": "Pablo Abad, Pablo Prieto, Luc\u00eda G. Menezo, Adri\u00b4n Colaso, Valentin Puente, Jos\u00e9-\u00c1ngel Gregorio, \"TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 99-106, 2012.",
      "_id": "2437733"
    },
    {
      "text": "Sergi Abadal, Ra\u00fal Mart\u00ednez, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, \"Scalability-oriented multicast traffic characterization\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 180-181, 2014.",
      "_id": "1900857"
    },
    {
      "text": "George Kurian, Omer Khan, Srinivas Devadas, \"The locality-aware adaptive cache coherence protocol\", <i>Proceedings of the 40th Annual International Symposium on Computer Architecture</i>, pp. 523, 2013.",
      "_id": "2342617"
    },
    {
      "text": "Mark J. Cianchetti, Joseph C. Kerekes, David H. Albonesi, \"Phastlane: a rapid transit optical routing network\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 441, 2009.",
      "_id": "3303528"
    },
    {
      "text": "Michel A. Kinsy, Myong Hyon Cho, Tina Wen, Edward Suh, Marten van Dijk, Srinivas Devadas, \"Application-aware deadlock-free oblivious routing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 208, 2009.",
      "_id": "3303539"
    },
    {
      "text": "George Kurian, Omer Khan, Srinivas Devadas, \"The locality-aware adaptive cache coherence protocol\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 523, 2013.",
      "_id": "2342617"
    }
  ],
  "3509412": [
    {
      "text": "Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, Trevor Mudge, \"Quality-of-service for a high-radix switch\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903752"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Brian Towles, J.P. Grossman, Brian Greskamp, David E. Shaw, \"Unifying on-chip and inter-node switching within the Anton 2 network\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 1-12, 2014.",
      "_id": "2062434"
    },
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, D. E. Shaw, John Kim, William J. Dally, \"A detailed and flexible cycle-accurate Network-on-Chip simulator\", <i>Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on</i>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "Ali Bakhoda, John Kim, Tor M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <i>Microarchitecture (MICRO) 2010 43rd Annual IEEE/ACM International Symposium on</i>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "Jonas Diemer, Rolf Ernst, \"Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 155-162, 2010.",
      "_id": "2912705"
    },
    {
      "text": "Yao Wang, G. Edward Suh, \"Efficient Timing Channel Protection for On-Chip Networks\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 142-151, 2012.",
      "_id": "2437755"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Dennis Abts, Natalie D. Enright Jerger, John Kim, Dan Gibson, Mikko H. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 451, 2009.",
      "_id": "3303522"
    },
    {
      "text": "Brian Towles, J. P. Grossman, Brian Greskamp, David E. Shaw, \"Unifying on-chip and inter-node switching within the Anton 2 network\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 1, 2014.",
      "_id": "2062434"
    },
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood, \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 583, 2013.",
      "_id": "2342652"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 401, 2011.",
      "_id": "2854942"
    }
  ],
  "452806": [],
  "3083719": [
    {
      "text": "Hu Q, Liu P, Huang M and Xie X.   Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618243"
    }
  ],
  "1161549": [],
  "2342652": [
    {
      "text": "Boraten T and Kodi A.   Securing NoCs against timing attacks with non-interference based adaptive routing Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679293"
    },
    {
      "text": "Hunger C, Kazdagli M, Rawat A, Dimakis A, Vishwanath S and Tiwari M.  2015.  Understanding contention-based channels and using them for defense 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2015.7056069. 978-1-4799-8930-0,  (639-650)",
      "_id": "1736082"
    },
    {
      "text": "JS R, Ancajas D, Chakraborty K and Roy S.   Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618254"
    }
  ],
  "3303528": [
    {
      "text": "Thonnart Y, Bernabe S, Charbonnier J, Bernard C, Coriat D, Fuguet C, Tissier P, Charbonnier B, Malhouitre S, Saint-Patrice D, Assous M, Narayan A, Coskun A, Dutoit D and Vivet P.  2020.  POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE48585.2020.9116214. 978-3-9819263-4-7,  (1456-1461)",
      "_id": "106512"
    },
    {
      "text": "Yang P, Pang Z, Wang Z, Wang Z, Xie M, Chen X, Duong L and Xu J.  2018.  RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342226. 978-3-9819263-0-9,  (1369-1374)",
      "_id": "754751"
    },
    {
      "text": "Tala M, Castellari M, Balboni M and Bertozzi D.  2016.  Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579331. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320597"
    },
    {
      "text": "Yang P, Nakamura S, Yashiki K, Wang Z, Duong L, Wang Z, Chen X, Nakamura Y and Xu J.  2016.  Inter/intra-chip optical interconnection network: opportunities, challenges, and implementations 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579343. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320602"
    },
    {
      "text": "Chen C, Zhang T, Contu P, Klamkin J, Coskun A and Joshi A.  2014.  Sharing and placement of on-chip laser sources in silicon-photonic NoCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008766. 978-1-4799-5347-9,  (88-95)",
      "_id": "1900863"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237015. 978-1-4673-0476-4,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237013. 978-1-4673-0476-4,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Ramini L, Bertozzi D and Carloni L.   Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (185-192)",
      "_id": "2437749"
    },
    {
      "text": "Sun C, Chen C, Kurian G, Wei L, Miller J, Agarwal A, Peh L and Stojanovic V.   DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (201-210)",
      "_id": "2437752"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks. ACM SIGARCH Computer Architecture News, 40:3,  (142-152), Online publication date: 5-Sep-2012.",
      "_id": "2603306"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus. ACM SIGARCH Computer Architecture News, 40:3,  (165-176), Online publication date: 5-Sep-2012.",
      "_id": "2603269"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.   Tolerating process variations in nanophotonic on-chip networks Proceedings of the 39th Annual International Symposium on Computer Architecture,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.   Enhancing effective throughput for transmission line-based bus Proceedings of the 39th Annual International Symposium on Computer Architecture,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Chan J, Hendry G, Bergman K and Carloni L.  2019.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30:10,  (1507-1520), Online publication date: 1-Oct-2011.",
      "_id": "2755156"
    },
    {
      "text": "Koohi S, Abdollahi M and Hessabi S.   All-optical wavelength-routed noc based on a novel hierarchical topology Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (97-104)",
      "_id": "2685969"
    },
    {
      "text": "Udipi A, Muralimanohar N, Balasubramonian R, Davis A and Jouppi N.   Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems Proceedings of the 38th annual international symposium on Computer architecture,  (425-436)",
      "_id": "2854960"
    },
    {
      "text": "Udipi A, Muralimanohar N, Balasubramonian R, Davis A and Jouppi N.  2011.  Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems. ACM SIGARCH Computer Architecture News, 39:3,  (425-436), Online publication date: 22-Jun-2011.",
      "_id": "2854960"
    },
    {
      "text": "Pan Y, Kim J and Memik G.  2010.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2010.5416626. 978-1-4244-5658-1,  (1-12)",
      "_id": "3050669"
    },
    {
      "text": "Morris Jr. R and Kodi A.   Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (207-214)",
      "_id": "2912718"
    },
    {
      "text": "Zhang X and Louri A.   A multilayer nanophotonic interconnection network for on-chip many-core communications Proceedings of the 47th Design Automation Conference,  (156-161)",
      "_id": "2932363"
    }
  ],
  "3303544": [
    {
      "text": "Parasar M, Farrokhbakht H, Enright Jerger N, Gratz P, Krishna T and San Miguel J.  2020.  DRAIN: Deadlock Removal for Arbitrary Irregular Networks 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA47549.2020.00044. 978-1-7281-6149-5,  (447-460)",
      "_id": "114123"
    },
    {
      "text": "Feng C, Liao Z, Zhao Z and He X.   A low-overhead multicast bufferless router with reconfigurable Banyan network Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679299"
    },
    {
      "text": "Lotfi-Kamran P, Modarressi M and Sarbazi-Azad H.  2017.  Near-Ideal Networks-on-Chip for Servers 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.16. 978-1-5090-4985-1,  (277-288)",
      "_id": "1120338"
    },
    {
      "text": "Mische J, Mellwig C, Stegmeier A, Frieb M and Ungerer T.   Minimally buffered deflection routing with in-order delivery in a torus Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012870"
    },
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    },
    {
      "text": "Zhao X, Ma S, Liu Y, Eeckhout L and Wang Z.   A low-cost conflict-free NoC for GPGPUs Proceedings of the 53rd Annual Design Automation Conference,  (1-6)",
      "_id": "1319780"
    },
    {
      "text": "Daya B, Peh L and Chandrakasan A.   Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling Proceedings of the 53rd Annual Design Automation Conference,  (1-6)",
      "_id": "1319644"
    },
    {
      "text": "Xu Y, Zhao B, Zhang Y and Yang J.  2015.  Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers. ACM Transactions on Parallel Computing, 2:1,  (1-23), Online publication date: 21-May-2015.",
      "_id": "3050681"
    },
    {
      "text": "Kline D, Xu H, Melhem R and Jones A.   Domain-wall memory buffer for low-energy NoCs Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1616044"
    },
    {
      "text": "Runge A.   Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618253"
    },
    {
      "text": "Fattah M, Airola A, Ausavarungnirun R, Mirzaei N, Liljeberg P, Plosila J, Mohammadi S, Pahikkala T, Mutlu O and Tenhunen H.   A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618238"
    },
    {
      "text": "Hassan S and Yalamanchili S.  2014.  Bubble sharing: Area and energy efficient adaptive routers using centralized buffers 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008770. 978-1-4799-5347-9,  (119-126)",
      "_id": "1900870"
    },
    {
      "text": "Kim H, Kim C, Kim M, Won K and Kim J.  2014.  Extending bufferless on-chip networks to high-throughput workloads 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008756. 978-1-4799-5347-9,  (9-16)",
      "_id": "1900872"
    },
    {
      "text": "Jonna G, Jose J, Radhakrishnan R and Mutyam M.   Minimally buffered single-cycle deflection router Proceedings of the conference on Design, Automation & Test in Europe,  (1-4)",
      "_id": "2001338"
    },
    {
      "text": "Hassan S and Yalamanchili S.  2013.  Centralized buffer router: A low latency, low power router for high radix NOCs 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558397. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177999"
    },
    {
      "text": "Chen L and Pinkston T.   Worm-Bubble Flow Control Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (366-377)",
      "_id": "2305186"
    },
    {
      "text": "Samih A, Wang R, Krishna A, Maciocco C, Tai C and Solihin Y.   Energy-efficient interconnect via Router Parking Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (508-519)",
      "_id": "2305214"
    },
    {
      "text": "Michelogiannakis G and Dally W.  2013.  Elastic Buffer Flow Control for On-Chip Networks. IEEE Transactions on Computers, 62:2,  (295-309), Online publication date: 1-Feb-2013.",
      "_id": "3274274"
    },
    {
      "text": "Park S, Qazi M, Peh L and Chandrakasan A.   40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS Proceedings of the Conference on Design, Automation and Test in Europe,  (1637-1642)",
      "_id": "2280759"
    },
    {
      "text": "Fallin C, Craik C and Mutlu O.  2011.  CHIPPER: A low-complexity bufferless deflection router 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2011.5749724. 978-1-4244-9432-3,  (144-155)",
      "_id": "2820520"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.   A case for heterogeneous on-chip interconnects for CMPs Proceedings of the 38th annual international symposium on Computer architecture,  (389-400)",
      "_id": "2854952"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.  2011.  A case for heterogeneous on-chip interconnects for CMPs. ACM SIGARCH Computer Architecture News, 39:3,  (389-400), Online publication date: 22-Jun-2011.",
      "_id": "2854952"
    },
    {
      "text": "Xu Y, Zhao B, Zhang Y and Yang J.  2010.  Simple virtual channel allocation for high throughput and high frequency on-chip routers 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2010.5416640. 978-1-4244-5658-1,  (1-11)",
      "_id": "3050681"
    },
    {
      "text": "Bakhoda A, Kim J and Aamodt T.   Throughput-Effective On-Chip Networks for Manycore Accelerators Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture,  (421-432)",
      "_id": "3097264"
    },
    {
      "text": "Michelogiannakis G, Sanchez D, Dally W and Kozyrakis C.   Evaluating Bufferless Flow Control for On-chip Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (9-16)",
      "_id": "2912717"
    },
    {
      "text": "Kim J.   Low-cost router microarchitecture for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (255-266)",
      "_id": "3315502"
    },
    {
      "text": "Mishra A, Das R, Eachempati S, Iyer R, Vijaykrishnan N and Das C.   A case for dynamic frequency tuning in on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (292-303)",
      "_id": "3315514"
    }
  ],
  "452795": [
    {
      "text": "Lin T, Penney D, Pedram M and Chen L.  2020.  A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA47549.2020.00018. 978-1-7281-6149-5,  (99-110)",
      "_id": "114118"
    }
  ],
  "3509420": [
    {
      "text": "Yi Xu, Yu Du, Bo Zhao, Xiuyi Zhou, Youtao Zhang, Jun Yang, \"A low-radix and low-diameter 3D interconnection network design\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 30-42, 2009.",
      "_id": "3274287"
    },
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "Awet Yemane Weldezion, Matt Grange, Dinesh Pamunuwa, Zhonghai Lu, Axel Jantsch, Roshan Weerasekera, Hannu Tenhunen, \"Scalability of network-on-chip communication architecture for 3-D meshes\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 114-123, 2009.",
      "_id": "3129394"
    },
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    }
  ],
  "3509409": [
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 401, 2011.",
      "_id": "2854942"
    }
  ],
  "1474428": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 15-26, 2018.",
      "_id": "778740"
    },
    {
      "text": "Boqian Wang, Zhonghai Lu, \"Advance Virtual Channel Reservation\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 1178-1183, 2019.",
      "_id": "383124"
    }
  ],
  "3303536": [],
  "4031142": [],
  "3699936": [
    {
      "text": "Demir Y and Hardavellas N.  2016.  SLaC: Stage laser control for a flattened butterfly network 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446075. 978-1-4673-9211-2,  (321-332)",
      "_id": "1436595"
    },
    {
      "text": "Won J, Kim G, Kim J, Jiang T, Parker M and Scott S.  2015.  Overcoming far-end congestion in large-scale networks 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2015.7056051. 978-1-4799-8930-0,  (415-427)",
      "_id": "1736114"
    },
    {
      "text": "Michelogiannakis G and Dally W.  2013.  Elastic Buffer Flow Control for On-Chip Networks. IEEE Transactions on Computers, 62:2,  (295-309), Online publication date: 1-Feb-2013.",
      "_id": "3274274"
    },
    {
      "text": "Ahn J, Choo S and Kim J.   Network within a network approach to create a scalable high-radix router microarchitecture Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture,  (1-12)",
      "_id": "2567919"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.   A case for heterogeneous on-chip interconnects for CMPs Proceedings of the 38th annual international symposium on Computer architecture,  (389-400)",
      "_id": "2854952"
    },
    {
      "text": "Binkert N, Davis A, Jouppi N, McLaren M, Muralimanohar N, Schreiber R and Ahn J.   The role of optics in future high radix switch design Proceedings of the 38th annual international symposium on Computer architecture,  (437-448)",
      "_id": "2854927"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.  2011.  A case for heterogeneous on-chip interconnects for CMPs. ACM SIGARCH Computer Architecture News, 39:3,  (389-400), Online publication date: 22-Jun-2011.",
      "_id": "2854952"
    },
    {
      "text": "Binkert N, Davis A, Jouppi N, McLaren M, Muralimanohar N, Schreiber R and Ahn J.  2011.  The role of optics in future high radix switch design. ACM SIGARCH Computer Architecture News, 39:3,  (437-448), Online publication date: 22-Jun-2011.",
      "_id": "2854927"
    },
    {
      "text": "Michelogiannakis G, Sanchez D, Dally W and Kozyrakis C.   Evaluating Bufferless Flow Control for On-chip Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (9-16)",
      "_id": "2912717"
    },
    {
      "text": "Morris Jr. R and Kodi A.   Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (207-214)",
      "_id": "2912718"
    },
    {
      "text": "Michelogiannakis G, Balfour J and Dally W.  2009.  Elastic-buffer flow control for on-chip networks 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798250. 978-1-4244-2932-5,  (151-162)",
      "_id": "3274274"
    },
    {
      "text": "Jiang N, Kim J and Dally W.   Indirect adaptive routing on large scale interconnection networks Proceedings of the 36th annual international symposium on Computer architecture,  (220-231)",
      "_id": "3303536"
    },
    {
      "text": "Jiang N, Kim J and Dally W.  2009.  Indirect adaptive routing on large scale interconnection networks. ACM SIGARCH Computer Architecture News, 37:3,  (220-231), Online publication date: 15-Jun-2009.",
      "_id": "3303536"
    }
  ],
  "2342596": [
    {
      "text": "Ramrakhyani A and Krishna T.  2017.  Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.44. 978-1-5090-4985-1,  (253-264)",
      "_id": "1120348"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.  2017.  Machine learning enabled power-aware Network-on-Chip design 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7927203. 978-3-9815370-8-6,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.   Machine learning enabled power-aware network-on-chip design Proceedings of the Conference on Design, Automation & Test in Europe,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "Wang Z, Chen X, Li C and Guo Y.   Fairness-Oriented and Location-Aware NUCA for Many-Core SoC Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012874"
    },
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    },
    {
      "text": "Farrokhbakht H, Taram M, Khaleghi B and Hessabi S.  2016.  TooT: an efficient and scalable power-gating method for NoC routers 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579326. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320579"
    },
    {
      "text": "Abdel-Khalek R and Bertacco V.   Correct runtime operation for NoCs through adaptive-region protection Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1189-1194)",
      "_id": "1413348"
    },
    {
      "text": "Zhao X, Ma S, Liu Y, Eeckhout L and Wang Z.   A low-cost conflict-free NoC for GPGPUs Proceedings of the 53rd Annual Design Automation Conference,  (1-6)",
      "_id": "1319780"
    },
    {
      "text": "Chen L, Zhu D, Pedram M and Pinkston T.  2015.  Power punch: Towards non-blocking power-gating of NoC routers 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2015.7056048. 978-1-4799-8930-0,  (378-389)",
      "_id": "1736072"
    },
    {
      "text": "Miguel J and Jerger N.   Data Criticality in Network-On-Chip Design Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618251"
    },
    {
      "text": "Chen L, Zhao L, Wang R and Pinkston T.  2014.  MP3: Minimizing performance penalty for power-gating of Clos network-on-chip 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835940. 978-1-4799-3097-5,  (296-307)",
      "_id": "2025459"
    },
    {
      "text": "Michelogiannakis G and Shalf J.  2014.  Variable-width datapath for on-chip network static power reduction 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008767. 978-1-4799-5347-9,  (96-103)",
      "_id": "1900879"
    },
    {
      "text": "Parikh R, Das R and Bertacco V.  2014.  Power-aware NoCs through routing and topology reconfiguration 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC). 10.1109/DAC.2014.6881489. 978-1-4799-3017-3,  (1-6)",
      "_id": "1903881"
    },
    {
      "text": "Parikh R, Das R and Bertacco V.   Power-Aware NoCs through Routing and Topology Reconfiguration Proceedings of the 51st Annual Design Automation Conference,  (1-6)",
      "_id": "1903881"
    }
  ],
  "3083651": [
    {
      "text": "Grani P, Proietti R, Akella V and Yoo S.  2017.  Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.17. 978-1-5090-4985-1,  (289-300)",
      "_id": "1120325"
    }
  ],
  "4031153": [
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Jie Xu, Michael Huang, Hui Wu, \"A case for globally shared-medium on-chip interconnect\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 271, 2011.",
      "_id": "2854929"
    }
  ],
  "4168353": [
    {
      "text": "Jongman Kim, Dongkook Park, T. Theocharides, N. Vijaykrishnan, C.R. Das, \"A low latency router supporting adaptivity for on-chip interconnects\", <i>Design Automation Conference 2005. Proceedings. 42nd</i>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "Supriya Rao, Supreet Jeloka, Reetuparna Das, David Blaauw, Ronald Dreslinski, Trevor Mudge, \"VIX: Virtual Input Crossbar for efficient switch allocation\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903893"
    },
    {
      "text": "T. Bjerregaard, J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1226-1231 Vol. 2, 2005.",
      "_id": "3994262"
    },
    {
      "text": "Yuho Jin, Eun Jung Kim, Ki Hwan Yum, \"A Domain-Specific On-Chip Network Design for Large Scale Cache Systems\", <i>High Performance Computer Architecture 2007. HPCA 2007. IEEE 13th International Symposium on</i>, pp. 318-327, 2007.",
      "_id": "3671918"
    }
  ],
  "4031180": [
    {
      "text": "Manu Awasthi, Kshitij Sudan, Rajeev Balasubramonian, John Carter, \"Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 250-261, 2009.",
      "_id": "3274251"
    },
    {
      "text": "Feihui Li, C. Nicopoulos, T. Richardson, Yuan Xie, V. Narayanan, M. Kandemir, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <i>Computer Architecture 2006. ISCA '06. 33rd International Symposium on</i>, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Niraj K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <i>Performance Analysis of Systems and Software 2009. ISPASS 2009. IEEE International Symposium on</i>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Jie Xu, Michael Huang, Hui Wu, \"A case for globally shared-medium on-chip interconnect\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 271, 2011.",
      "_id": "2854929"
    },
    {
      "text": "George Kurian, Omer Khan, Srinivas Devadas, \"The locality-aware adaptive cache coherence protocol\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 523, 2013.",
      "_id": "2342617"
    },
    {
      "text": "Enric Herrero, Jos&#233; Gonz&#225;lez, Ramon Canal, \"Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 38, pp. 419, 2010.",
      "_id": "3083669"
    }
  ],
  "3699920": [
    {
      "text": "Yasudo R, Matsutani H, Koibuchi M, Amano H and Nakamura T.   On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618261"
    },
    {
      "text": "Chen L and Pinkston T.   Worm-Bubble Flow Control Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (366-377)",
      "_id": "2305186"
    },
    {
      "text": "Modarressi M, Tavakkol A and Sarbazi-Azad H.  2011.  Application-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19:11,  (2010-2022), Online publication date: 1-Nov-2011.",
      "_id": "2764956"
    },
    {
      "text": "Matsutani H, Take Y, Sasaki D, Kimura M, Ono Y, Nishiyama Y, Koibuchi M, Kuroda T and Amano H.   A vertical bubble flow network using inductive-coupling for 3-D CMPs Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (49-56)",
      "_id": "2685971"
    },
    {
      "text": "Nitta C, Farrens M, Macdonald K and Akella V.   Inferring packet dependencies to improve trace based simulation of on-chip networks Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (153-160)",
      "_id": "2685973"
    },
    {
      "text": "Kim J.   Low-cost router microarchitecture for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (255-266)",
      "_id": "3315502"
    },
    {
      "text": "Abad P, Puente V and Gregorio J.  2008.  Reducing the Interconnection Network Cost of Chip Multiprocessors 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492737. 978-0-7695-3098-7,  (183-192)",
      "_id": "3332677"
    },
    {
      "text": "Abad P, Puente V and Gregorio J.   Reducing the Interconnection Network Cost of Chip Multiprocessors Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (183-192)",
      "_id": "3332677"
    }
  ],
  "3699939": [
    {
      "text": "Rezaei S, Modarressi M, Aminabadi R and Daneshtalab M.   Fault-tolerant 3-D network-on-chip design using dynamic link sharing Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1195-1200)",
      "_id": "1413573"
    },
    {
      "text": "Chen C, Enachescu M and Cotofana S.   Enabling vertical wormhole switching in 3D NoC-bus hybrid systems Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (507-512)",
      "_id": "1711513"
    },
    {
      "text": "Venkatesh Rengasamy P and Mutyam M.  2014.  Using packet information for efficient communication in NoCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008773. 978-1-4799-5347-9,  (143-150)",
      "_id": "1900887"
    },
    {
      "text": "Wang X, Yang M, Jiang Y, Liu P, Daneshtalab M, Palesi M and Mak T.  2014.  On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. ACM Transactions on Embedded Computing Systems (TECS), 13:2s,  (1-21), Online publication date: 1-Jan-2014.",
      "_id": "2178008"
    },
    {
      "text": "Wang X, Mak T, Yingtao Jiang M, Daneshtalab M and Palesi M.  2013.  On self-tuning networks-on-chip for dynamic network-flow dominance adaptation 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558418. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178008"
    },
    {
      "text": "Kagami T, Matsutani H, Koibuchi M and Amano H.  2013.  Headfirst sliding routing: A time-based routing scheme for bus-NoC hybrid 3-D architecture 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558406. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178000"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237015. 978-1-4673-0476-4,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus. ACM SIGARCH Computer Architecture News, 40:3,  (165-176), Online publication date: 5-Sep-2012.",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.   Enhancing effective throughput for transmission line-based bus Proceedings of the 39th Annual International Symposium on Computer Architecture,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Licheng Xue , Weixing Ji , Qi Zuo  and Yang Zhang .  2011.  Floorplanning exploration and performance evaluation of a new Network-on-Chip 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763103. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797201"
    },
    {
      "text": "Matsutani H, Take Y, Sasaki D, Kimura M, Ono Y, Nishiyama Y, Koibuchi M, Kuroda T and Amano H.   A vertical bubble flow network using inductive-coupling for 3-D CMPs Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (49-56)",
      "_id": "2685971"
    },
    {
      "text": "Rahmani A, Latif K, Vaddina K, Liljeberg P, Plosila J and Tenhunen H.   Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (65-72)",
      "_id": "2685976"
    },
    {
      "text": "Chao C, Jheng K, Wang H, Wu J and Wu A.   Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (223-230)",
      "_id": "2912701"
    },
    {
      "text": "Yi Xu , Yu Du , Bo Zhao , Xiuyi Zhou , Youtao Zhang  and Yang J.  2009.  A low-radix and low-diameter 3D interconnection network design 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798234. 978-1-4244-2932-5,  (30-42)",
      "_id": "3274287"
    },
    {
      "text": "Huaxi Gu , Jiang Xu  and Wei Zhang .  2009.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090624. 978-1-4244-3781-8,  (3-8)",
      "_id": "3254778"
    },
    {
      "text": "Seiculescu C, Murali S, Benini L and De Micheli G.  2009.  SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090625. 978-1-4244-3781-8,  (9-14)",
      "_id": "3254927"
    },
    {
      "text": "Matsutani H, Koibuchi M, Amano H and Yoshinaga T.  2009.  Prediction router: Yet another low latency on-chip router architecture 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798274. 978-1-4244-2932-5,  (367-378)",
      "_id": "3274273"
    },
    {
      "text": "Murali S, Seiculescu C, Benini L and De Micheli G.  2009.  Synthesis of networks on chips for 3D systems on chips 2009 Asia and South Pacific Design Automation Conference (ASP-DAC). 10.1109/ASPDAC.2009.4796487. 978-1-4244-2748-2,  (242-247)",
      "_id": "3236157"
    },
    {
      "text": "Weldezion A, Grange M, Pamunuwa D, Lu Z, Jantsch A, Weerasekera R and Tenhunen H.   Scalability of network-on-chip communication architecture for 3-D meshes Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (114-123)",
      "_id": "3129394"
    },
    {
      "text": "Kim J.   Low-cost router microarchitecture for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (255-266)",
      "_id": "3315502"
    },
    {
      "text": "Das R, Mutlu O, Moscibroda T and Das C.   Application-aware prioritization mechanisms for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (280-291)",
      "_id": "3315482"
    },
    {
      "text": "Murali S, Seiculescu C, Benini L and De Micheli G.   Synthesis of networks on chips for 3D systems on chips Proceedings of the 2009 Asia and South Pacific Design Automation Conference,  (242-247)",
      "_id": "3236157"
    },
    {
      "text": "Gu H, Xu J and Zhang W.   A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (3-8)",
      "_id": "3254778"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.  2008.  Developing Mesochronous Synchronizers to Enable 3D NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484872. 978-3-9810801-3-1,  (1414-1419)",
      "_id": "3465056"
    },
    {
      "text": "Loi I, Mitra S, Lee T, Fujita S and Benini L.  2008.  A low-overhead fault tolerance scheme for TSV-based 3D network on chip links 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 10.1109/ICCAD.2008.4681638. 978-1-4244-2819-9,  (598-602)",
      "_id": "3486560"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.   Developing mesochronous synchronizers to enable 3D NoCs Proceedings of the conference on Design, automation and test in Europe,  (1414-1419)",
      "_id": "3465056"
    },
    {
      "text": "Loi I, Mitra S, Lee T, Fujita S and Benini L.   A low-overhead fault tolerance scheme for TSV-based 3D network on chip links Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design,  (598-602)",
      "_id": "3486560"
    }
  ],
  "3699941": [
    {
      "text": "Lotfi-Kamran P, Modarressi M and Sarbazi-Azad H.  2017.  Near-Ideal Networks-on-Chip for Servers 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.16. 978-1-5090-4985-1,  (277-288)",
      "_id": "1120338"
    },
    {
      "text": "Doppa J, Kim R, Isakov M, Kinsy M, Kwon H and Krishna T.   Adaptive Manycore Architectures for Big Data Computing Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012858"
    },
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    },
    {
      "text": "Alonso M and Cardo J.  2016.  PROSA: protocol-driven NoC architecture 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579320. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320576"
    },
    {
      "text": "Xu Y, Zhao B, Zhang Y and Yang J.  2015.  Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers. ACM Transactions on Parallel Computing, 2:1,  (1-23), Online publication date: 21-May-2015.",
      "_id": "3050681"
    },
    {
      "text": "Jiang W, Bhardwaj K, Lacourba G and Nowick S.   A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1617376"
    },
    {
      "text": "Cong J, Gill M, Hao Y, Reinman G and Yuan B.   On-chip interconnection network for accelerator-rich architectures Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1615994"
    },
    {
      "text": "Mansoor N and Ganguly A.   Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618249"
    },
    {
      "text": "Wang X, Yang M, Jiang Y, Liu P, Daneshtalab M, Palesi M and Mak T.  2014.  On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. ACM Transactions on Embedded Computing Systems (TECS), 13:2s,  (1-21), Online publication date: 1-Jan-2014.",
      "_id": "2178008"
    },
    {
      "text": "Zhu D, Chen L, Yue S and Pedram M.   Application mapping for express channel-based networks-on-chip Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001558"
    },
    {
      "text": "Wang X, Mak T, Yingtao Jiang M, Daneshtalab M and Palesi M.  2013.  On self-tuning networks-on-chip for dynamic network-flow dominance adaptation 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558418. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178008"
    },
    {
      "text": "Ramakrishna M, Gratz P and Sprintson A.  2013.  GCA: Global congestion awareness for load balance in Networks-on-Chip 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558405. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178006"
    },
    {
      "text": "Abousamra A, Jones A and Melhem R.   Proactive circuit allocation in multiplane NoCs Proceedings of the 50th Annual Design Automation Conference,  (1-10)",
      "_id": "2181290"
    },
    {
      "text": "Park S, Qazi M, Peh L and Chandrakasan A.   40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS Proceedings of the Conference on Design, Automation and Test in Europe,  (1637-1642)",
      "_id": "2280759"
    },
    {
      "text": "Park S, Krishna T, Chen C, Daya B, Chandrakasan A and Peh L.   Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI Proceedings of the 49th Annual Design Automation Conference,  (398-405)",
      "_id": "2448673"
    },
    {
      "text": "Modarressi M, Tavakkol A and Sarbazi-Azad H.  2011.  Application-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19:11,  (2010-2022), Online publication date: 1-Nov-2011.",
      "_id": "2764956"
    },
    {
      "text": "Gill G, Attarde S, Lacourba G and Nowick S.   A low-latency adaptive asynchronous interconnection network using bi-modal router nodes Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (193-200)",
      "_id": "2685962"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.   A case for heterogeneous on-chip interconnects for CMPs Proceedings of the 38th annual international symposium on Computer architecture,  (389-400)",
      "_id": "2854952"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.  2011.  A case for heterogeneous on-chip interconnects for CMPs. ACM SIGARCH Computer Architecture News, 39:3,  (389-400), Online publication date: 22-Jun-2011.",
      "_id": "2854952"
    },
    {
      "text": "Udipi A, Muralimanohar N and Balasubramonian R.  2010.  Towards scalable, energy-efficient, bus-based on-chip networks 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2010.5416639. 978-1-4244-5658-1,  (1-12)",
      "_id": "3050675"
    },
    {
      "text": "Bakhoda A, Kim J and Aamodt T.   Throughput-Effective On-Chip Networks for Manycore Accelerators Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture,  (421-432)",
      "_id": "3097264"
    },
    {
      "text": "Ramanujam R, Soteriou V, Lin B and Peh L.   Design of a High-Throughput Distributed Shared-Buffer NoC Router Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (69-78)",
      "_id": "2912722"
    },
    {
      "text": "Gilabert F, G\u00c3\u00b3mez M, Medardoni S and Bertozzi D.   Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (165-172)",
      "_id": "2912727"
    },
    {
      "text": "Chen C, Agarwal N, Krishna T, Koo K, Peh L and Saraswat K.   Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (173-180)",
      "_id": "2912702"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Tavakkol A.   An efficient dynamically reconfigurable on-chip network architecture Proceedings of the 47th Design Automation Conference,  (166-169)",
      "_id": "2932300"
    },
    {
      "text": "Yi Xu , Yu Du , Bo Zhao , Xiuyi Zhou , Youtao Zhang  and Yang J.  2009.  A low-radix and low-diameter 3D interconnection network design 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798234. 978-1-4244-2932-5,  (30-42)",
      "_id": "3274287"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Arjomand M.  2009.  A hybrid packet-circuit switched on-chip network based on SDM 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090728. 978-1-4244-3781-8,  (566-569)",
      "_id": "3254873"
    },
    {
      "text": "Zheng Li , Jie Wu , Li Shang , Dick R and Yihe Sun .  2009.  Latency criticality aware on-chip communication 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090820. 978-1-4244-3781-8,  (1052-1057)",
      "_id": "3254845"
    },
    {
      "text": "Agarwal N, Krishna T, Peh L and Jha N.  2009.  GARNET: A detailed on-chip network model inside a full-system simulator Software (ISPASS). 10.1109/ISPASS.2009.4919636. 978-1-4244-4184-6,  (33-42)",
      "_id": "3307437"
    },
    {
      "text": "Matsutani H, Koibuchi M, Amano H and Yoshinaga T.  2009.  Prediction router: Yet another low latency on-chip router architecture 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798274. 978-1-4244-2932-5,  (367-378)",
      "_id": "3274273"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Tavakkol A.   Performance and power efficient on-chip communication using adaptive virtual point-to-point connections Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (203-212)",
      "_id": "3129386"
    },
    {
      "text": "Kumar P, Pan Y, Kim J, Memik G and Choudhary A.   Exploring concentration and channel slicing in on-chip network router Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (276-285)",
      "_id": "3129381"
    },
    {
      "text": "Kim J.   Low-cost router microarchitecture for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (255-266)",
      "_id": "3315502"
    },
    {
      "text": "Das R, Mutlu O, Moscibroda T and Das C.   Application-aware prioritization mechanisms for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (280-291)",
      "_id": "3315482"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Arjomand M.   A hybrid packet-circuit switched on-chip network based on SDM Proceedings of the Conference on Design, Automation and Test in Europe,  (566-569)",
      "_id": "3254873"
    },
    {
      "text": "Li Z, Wu J, Shang L, Dick R and Sun Y.   Latency criticality aware on-chip communication Proceedings of the Conference on Design, Automation and Test in Europe,  (1052-1057)",
      "_id": "3254845"
    },
    {
      "text": "Kumar A, Peh L and Jha N.  2008.  Token flow control 2008 41st IEEE/ACM International Symposium on Microarchitecture (MICRO). 10.1109/MICRO.2008.4771803. 978-1-4244-2836-6,  (342-353)",
      "_id": "3521692"
    },
    {
      "text": "Jerger N, Peh L and Lipasti M.   Circuit-Switched Coherence Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (193-202)",
      "_id": "3332688"
    },
    {
      "text": "Kim M, Davis J, Oskin M and Austin T.   Polymorphic On-Chip Networks Proceedings of the 35th Annual International Symposium on Computer Architecture,  (101-112)",
      "_id": "3509407"
    },
    {
      "text": "Lee J, Ng M and Asanovic K.   Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks Proceedings of the 35th Annual International Symposium on Computer Architecture,  (89-100)",
      "_id": "3509412"
    },
    {
      "text": "Lee J, Ng M and Asanovic K.  2008.  Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. ACM SIGARCH Computer Architecture News, 36:3,  (89-100), Online publication date: 1-Jun-2008.",
      "_id": "3509412"
    },
    {
      "text": "Kim M, Davis J, Oskin M and Austin T.  2008.  Polymorphic On-Chip Networks. ACM SIGARCH Computer Architecture News, 36:3,  (101-112), Online publication date: 1-Jun-2008.",
      "_id": "3509407"
    },
    {
      "text": "Kumar A, Peh L and Jha N.   Token flow control Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture,  (342-353)",
      "_id": "3521692"
    }
  ],
  "3303522": [
    {
      "text": "Sadrosadati M, Mirhosseini A, Roozkhosh S, Bakhishi H and Sarbazi-Azad H.  2017.  Effective cache bank placement for GPUs 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7926954. 978-3-9815370-8-6,  (31-36)",
      "_id": "1097786"
    },
    {
      "text": "Sadrosadati M, Mirhosseini A, Roozkhosh S, Bakhishi H and Sarbazi-Azad H.   Effective cache bank placement for GPUs Proceedings of the Conference on Design, Automation & Test in Europe,  (31-36)",
      "_id": "1097786"
    },
    {
      "text": "Daglis A, Novakovi\u00c4\u0087 S, Bugnion E, Falsafi B and Grot B.  2015.  Manycore network interfaces for in-memory rack-scale computing. ACM SIGARCH Computer Architecture News, 43:3S,  (567-579), Online publication date: 4-Jan-2016.",
      "_id": "1775938"
    },
    {
      "text": "Zhao X, Ma S, Liu Y, Eeckhout L and Wang Z.   A low-cost conflict-free NoC for GPGPUs Proceedings of the 53rd Annual Design Automation Conference,  (1-6)",
      "_id": "1319780"
    },
    {
      "text": "Jang H, Kim J, Gratz P, Yum K and Kim E.   Bandwidth-efficient on-chip interconnect designs for GPGPUs Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1616029"
    },
    {
      "text": "Das R, Ausavarungnirun R, Mutlu O, Kumar A and Azimi M.   Application-to-core mapping policies to reduce memory system interference in multi-core systems Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (107-118)",
      "_id": "2305188"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.   A case for heterogeneous on-chip interconnects for CMPs Proceedings of the 38th annual international symposium on Computer architecture,  (389-400)",
      "_id": "2854952"
    },
    {
      "text": "Mishra A, Vijaykrishnan N and Das C.  2011.  A case for heterogeneous on-chip interconnects for CMPs. ACM SIGARCH Computer Architecture News, 39:3,  (389-400), Online publication date: 22-Jun-2011.",
      "_id": "2854952"
    },
    {
      "text": "Jerger N.  2010.  SigNet: Network-on-chip filtering for coarse vector directories 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457028. 978-3-9810801-6-2,  (1378-1383)",
      "_id": "3033010"
    },
    {
      "text": "Loi I and Benini L.  2010.  An efficient distributed memory interface for many-core platform with 3D stacked DRAM 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457230. 978-3-9810801-6-2,  (99-104)",
      "_id": "3033058"
    },
    {
      "text": "Bakhoda A, Kim J and Aamodt T.   Throughput-Effective On-Chip Networks for Manycore Accelerators Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture,  (421-432)",
      "_id": "3097264"
    },
    {
      "text": "Loi I and Benini L.   An efficient distributed memory interface for many-core platform with 3D stacked DRAM Proceedings of the Conference on Design, Automation and Test in Europe,  (99-104)",
      "_id": "3033058"
    }
  ],
  "4318618": [],
  "3763265": [
    {
      "text": "Indrusiak L, Burns A and Nikolic B.  2018.  Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342006. 978-3-9819263-0-9,  (219-224)",
      "_id": "754562"
    },
    {
      "text": "Akhlaghi V, Kamal M, Afzali-Kusha A and Pedram M.  2018.  An efficient network on-chip architecture based on isolating local and non-local communications. Computers and Electrical Engineering, 45:C,  (430-444), Online publication date: 1-Jul-2015.",
      "_id": "2280530"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.  2014.  Unifying on-chip and inter-node switching within the Anton 2 network 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853238. 978-1-4799-4394-4,  (1-12)",
      "_id": "2062434"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.  2014.  Unifying on-chip and inter-node switching within the Anton 2 network. ACM SIGARCH Computer Architecture News, 42:3,  (1-12), Online publication date: 16-Oct-2014.",
      "_id": "2062434"
    },
    {
      "text": "Biewer A, Gladigau J and Haubelt C.   A novel model for system-level decision making with combined ASP and SMT solving Proceedings of the conference on Design, Automation & Test in Europe,  (1-4)",
      "_id": "2001222"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.   Unifying on-chip and inter-node switching within the Anton 2 network Proceeding of the 41st annual international symposium on Computer architecuture,  (1-12)",
      "_id": "2062434"
    },
    {
      "text": "Abadal S, Alarc\u00c3\u00b3n E, Cabellos-Aparicio A, Lemme M and Nemirovsky M.   Graphene-enabled wireless communication for massive multicore architectures. IEEE Communications Magazine. 10.1109/MCOM.2013.6658665, 51:11,  (137-143)",
      "_id": "2161057"
    },
    {
      "text": "Michelogiannakis G and Dally W.  2013.  Elastic Buffer Flow Control for On-Chip Networks. IEEE Transactions on Computers, 62:2,  (295-309), Online publication date: 1-Feb-2013.",
      "_id": "3274274"
    },
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Richter M and Chakrabarty K.  2012.  Test pin count reduction for NoC-based Test delivery in multicore SOCs 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176601. 978-1-4577-2145-8,  (787-792)",
      "_id": "2548466"
    },
    {
      "text": "Chen C, Lu Y and Cotofana S.   A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (124-131)",
      "_id": "2437737"
    },
    {
      "text": "Richter M and Chakrabarty K.   Test pin count reduction for NoC-based test delivery in multicore SOCs Proceedings of the Conference on Design, Automation and Test in Europe,  (787-792)",
      "_id": "2548466"
    },
    {
      "text": "Chang Y, Chiu C, Lin S and Liu C.  2011.  On the design and analysis of fault tolerant NoC architecture using spare routers 2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011. 10.1109/ASPDAC.2011.5722228. 978-1-4244-7515-5,  (431-436)",
      "_id": "2777171"
    },
    {
      "text": "Kakoee M, Bertacco V and Benini L.  2011.  ReliNoC: A reliable network for priority-based on-chip communication 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763112. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797029"
    },
    {
      "text": "Licheng Xue , Weixing Ji , Qi Zuo  and Yang Zhang .  2011.  Floorplanning exploration and performance evaluation of a new Network-on-Chip 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763103. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797201"
    },
    {
      "text": "Liu W, Xu J, Wu X, Ye Y, Wang X, Zhang W, Nikdast M and Wang Z.   A NoC Traffic Suite Based on Real Applications Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI,  (66-71)",
      "_id": "2860374"
    },
    {
      "text": "Modarressi M, Tavakkol A and Sarbazi-Azad H.  2011.  Application-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19:11,  (2010-2022), Online publication date: 1-Nov-2011.",
      "_id": "2764956"
    },
    {
      "text": "Kakoee M, Bertacco V and Benini L.   A distributed and topology-agnostic approach for on-line NoC testing Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (113-120)",
      "_id": "2685966"
    },
    {
      "text": "Chang Y, Chiu C, Lin S and Liu C.   On the design and analysis of fault tolerant NoC architecture using spare routers Proceedings of the 16th Asia and South Pacific Design Automation Conference,  (431-436)",
      "_id": "2777171"
    },
    {
      "text": "Xiaowen Chen , Zhonghai Lu , Jantsch A and Shuming Chen .  2010.  Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457240. 978-3-9810801-6-2,  (39-44)",
      "_id": "3032914"
    },
    {
      "text": "Lankes A, Wild T, Herkersdorf A, Sonntag S and Reinig H.   Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (17-24)",
      "_id": "2912714"
    },
    {
      "text": "Palumbo F, Pani D, Pilia A and Raffo L.   Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (249-256)",
      "_id": "2912720"
    },
    {
      "text": "Kohler A, Schley G and Radetzki M.  2019.  Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:6,  (883-896), Online publication date: 1-Jun-2010.",
      "_id": "2995751"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Tavakkol A.   An efficient dynamically reconfigurable on-chip network architecture Proceedings of the 47th Design Automation Conference,  (166-169)",
      "_id": "2932300"
    },
    {
      "text": "Chen X, Lu Z, Jantsch A and Chen S.   Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller Proceedings of the Conference on Design, Automation and Test in Europe,  (39-44)",
      "_id": "3032914"
    },
    {
      "text": "Michelogiannakis G, Balfour J and Dally W.  2009.  Elastic-buffer flow control for on-chip networks 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798250. 978-1-4244-2932-5,  (151-162)",
      "_id": "3274274"
    },
    {
      "text": "Madduri S, Vadlamani R, Burleson W and Tessier R.  2009.  A monitor interconnect and support subsystem for multicore processors 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090766. 978-1-4244-3781-8,  (761-766)",
      "_id": "3254859"
    },
    {
      "text": "Fick D, DeOrio A, Chen G, Bertacco V, Sylvester D and Blaauw D.  2009.  A highly resilient routing algorithm for fault-tolerant NoCs 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090627. 978-1-4244-3781-8,  (21-26)",
      "_id": "3254749"
    },
    {
      "text": "Qian Y, Lu Z and Dou W.   Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (44-53)",
      "_id": "3129388"
    },
    {
      "text": "Kang Y, Kwon T and Draper J.   Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (250-255)",
      "_id": "3129376"
    },
    {
      "text": "Palesi M, Holsmark R, Kumar S and Catania V.  2009.  Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20:3,  (316-330), Online publication date: 1-Mar-2009.",
      "_id": "3222780"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.   Application-aware deadlock-free oblivious routing Proceedings of the 36th annual international symposium on Computer architecture,  (208-219)",
      "_id": "3303539"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.  2009.  Application-aware deadlock-free oblivious routing. ACM SIGARCH Computer Architecture News, 37:3,  (208-219), Online publication date: 15-Jun-2009.",
      "_id": "3303539"
    },
    {
      "text": "Fick D, DeOrio A, Chen G, Bertacco V, Sylvester D and Blaauw D.   A highly resilient routing algorithm for fault-tolerant NoCs Proceedings of the Conference on Design, Automation and Test in Europe,  (21-26)",
      "_id": "3254749"
    },
    {
      "text": "Madduri S, Vadlamani R, Burleson W and Tessier R.   A monitor interconnect and support subsystem for multicore processors Proceedings of the Conference on Design, Automation and Test in Europe,  (761-766)",
      "_id": "3254859"
    },
    {
      "text": "Shi Z and Burns A.  2008.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492735. 978-0-7695-3098-7,  (161-170)",
      "_id": "3332698"
    },
    {
      "text": "Yuan F, Huang L and Xu Q.  2008.  Re-Examining the Use of Network-on-Chip as Test Access Mechanism 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484917. 978-3-9810801-3-1,  (808-811)",
      "_id": "3465184"
    },
    {
      "text": "Lattard D, Beigne E, Clermidy F, Durand Y, Lemaire R, Vivet P and Berens F.   A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip. IEEE Journal of Solid-State Circuits. 10.1109/JSSC.2007.909339, 43:1,  (223-235)",
      "_id": "3410475"
    },
    {
      "text": "Lu Z, Xia L and Jantsch A.   Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems,  (1-6)",
      "_id": "3465599"
    },
    {
      "text": "Fiorin L, Palermo G, Lukovic S, Catalano V and Silvano C.  2008.  Secure Memory Accesses on Networks-on-Chip. IEEE Transactions on Computers, 57:9,  (1216-1229), Online publication date: 1-Sep-2008.",
      "_id": "3427639"
    },
    {
      "text": "Yuan F, Huang L and Xu Q.   Re-examining the use of network-on-chip as test access mechanism Proceedings of the conference on Design, automation and test in Europe,  (808-811)",
      "_id": "3465184"
    },
    {
      "text": "Shi Z and Burns A.   Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (161-170)",
      "_id": "3332698"
    },
    {
      "text": "Salminen E, Kulmala A and Hamalainen T.  2007.  On network-on-chip comparison 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341515. 0-7695-2978-X,  (503-510)",
      "_id": "3656982"
    },
    {
      "text": "Bjerregaard T, Stensgaard M and Sparso J.  2007.  A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364667. 978-3-9810801-2-4,  (1-6)",
      "_id": "3654933"
    },
    {
      "text": "Tang S and Xu Q.  2007.  A Multi-Core Debug Platform for NoC-Based Systems Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364402. 978-3-9810801-2-4,  (1-6)",
      "_id": "3655163"
    },
    {
      "text": "Hoffman J, Ilitzky D, Chun A and Chapyzhenka A.   Architecture of the Scalable Communications Core Proceedings of the First International Symposium on Networks-on-Chip,  (40-52)",
      "_id": "3521028"
    },
    {
      "text": "Mak T, Sedcole P, Cheung P, Luk W and Lam K.   A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing Proceedings of the First International Symposium on Networks-on-Chip,  (173-182)",
      "_id": "3521031"
    },
    {
      "text": "Wu X, Ragheb T, Aziz A and Massoud Y.   Implementing DSP Algorithms with On-Chip Networks Proceedings of the First International Symposium on Networks-on-Chip,  (307-316)",
      "_id": "3521046"
    },
    {
      "text": "Bjerregaard T, Stensgaard M and Spars\u00c3\u00b8 J.   A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method Proceedings of the conference on Design, automation and test in Europe,  (648-653)",
      "_id": "3654933"
    },
    {
      "text": "Tang S and Xu Q.   A multi-core debug platform for NoC-based systems Proceedings of the conference on Design, automation and test in Europe,  (870-875)",
      "_id": "3655163"
    }
  ],
  "4383766": [
    {
      "text": "Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <i>Journal of Systems Architecture</i>, vol. 50, pp. 105, 2004.",
      "_id": "4100912"
    }
  ],
  "3609802": [
    {
      "text": "Supriya Rao, Supreet Jeloka, Reetuparna Das, David Blaauw, Ronald Dreslinski, Trevor Mudge, \"VIX: Virtual Input Crossbar for efficient switch allocation\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903893"
    },
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1232-1237, 2008.",
      "_id": "3464947"
    },
    {
      "text": "Mohammad Abdullah Al Faruque, Thomas Ebi, Jorg Henkel, \"Configurable links for runtime adaptive on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 256-261, 2009.",
      "_id": "3254747"
    },
    {
      "text": "A. Strano, C. G\u00f3mez, D. Ludovici, M. Favalli, M. E. G\u00f3mez, D. Bertozzi, \"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797162"
    }
  ],
  "3967217": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Beizer, Deuk Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <i>Application-specific Systems Architectures and Processors (ASAP) 2010 21st IEEE International Conference on</i>, pp. 73-80, 2010.",
      "_id": "3015665"
    }
  ],
  "3427704": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Beizer, Deuk Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <i>Application-specific Systems Architectures and Processors (ASAP) 2010 21st IEEE International Conference on</i>, pp. 73-80, 2010.",
      "_id": "3015665"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    }
  ],
  "3410591": [
    {
      "text": "David Fick, Andrew DeOrio, Gregory Chen, Valeria Bertacco, Dennis Sylvester, David Blaauw, \"A highly resilient routing algorithm for fault-tolerant NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "Vahideh Akhlaghi, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, \"An efficient network on-chip architecture based on isolating local and non-local communications\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 430, 2015.",
      "_id": "2280530"
    }
  ],
  "3967318": [
    {
      "text": "Jingcao Hu, Umit Y. Ogras, Radu Marculescu, \"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 25, no. 12, pp. 2919-2933, 2006.",
      "_id": "3803026"
    },
    {
      "text": "Chen-Ling Chou, Umit Y. Ogras, Radu Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Umit Y. Ogras, Paul Bogdan, Radu Marculescu, \"An Analytical Approach for Network-on-Chip Performance Analysis\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 2001-2013, 2010.",
      "_id": "2995792"
    }
  ],
  "4445857": [
    {
      "text": "Lin T, Penney D, Pedram M and Chen L.  2020.  A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA47549.2020.00018. 978-1-7281-6149-5,  (99-110)",
      "_id": "114118"
    },
    {
      "text": "Yin J, Sethumurugan S, Eckert Y, Patel C, Smith A, Morton E, Oskin M, Enright Jerger N and Loh G.  2020.  Experiences with ML-Driven Design: A NoC Case Study 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA47549.2020.00058. 978-1-7281-6149-5,  (637-648)",
      "_id": "114141"
    },
    {
      "text": "Coelho A, Charif A, Zergainoh N, Fraire J and Velazco R.  2018.  A soft-error resilient route computation unit for 3D Networks-on-Chips 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342224. 978-3-9819263-0-9,  (1357-1362)",
      "_id": "754510"
    },
    {
      "text": "Giri D, Mantovani P and Carloni L.   NoC-Based support of heterogeneous cache-coherence models for accelerators Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679303"
    },
    {
      "text": "Ramrakhyani A and Krishna T.  2017.  Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.44. 978-1-5090-4985-1,  (253-264)",
      "_id": "1120348"
    },
    {
      "text": "Hemani A, Jafri S and Masoumian S.   Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-10)",
      "_id": "1012863"
    },
    {
      "text": "Niazmand B, Azad S, Flich J, Raik J, Jervan G and Hollstein T.  2016.  Logic-based implementation of fault-tolerant routing in 3D network-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579317. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320591"
    },
    {
      "text": "Catania V, Mineo A, Monteleone S, Palesi M and Patti D.  2016.  Cycle-Accurate Network on Chip Simulation with Noxim. ACM Transactions on Modeling and Computer Simulation (TOMACS), 27:1,  (1-25), Online publication date: 18-Nov-2016.",
      "_id": "1370742"
    },
    {
      "text": "Bogdan P.   Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618234"
    },
    {
      "text": "Cakir C, Ho R, Lexau J and Mai K.   Modeling and Design of High-Radix On-Chip Crossbar Switches Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618236"
    },
    {
      "text": "Fattah M, Airola A, Ausavarungnirun R, Mirzaei N, Liljeberg P, Plosila J, Mohammadi S, Pahikkala T, Mutlu O and Tenhunen H.   A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618238"
    },
    {
      "text": "Ma R, Hui Z and Jantsch A.   A packet-switched interconnect for many-core systems with BE and RT service Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (980-983)",
      "_id": "1711654"
    },
    {
      "text": "Michelogiannakis G and Shalf J.  2014.  Variable-width datapath for on-chip network static power reduction 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008767. 978-1-4799-5347-9,  (96-103)",
      "_id": "1900879"
    },
    {
      "text": "DiTomaso D, Kodi A and Louri A.  2014.  QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835942. 978-1-4799-3097-5,  (320-331)",
      "_id": "2025461"
    },
    {
      "text": "Supriya Rao , Jeloka S, Das R, Blaauw D, Dreslinski R and Mudge T.  2014.  VIX: Virtual Input Crossbar for efficient switch allocation 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC). 10.1109/DAC.2014.6881430. 978-1-4799-3017-3,  (1-6)",
      "_id": "1903893"
    },
    {
      "text": "Venkatesh Rengasamy P and Mutyam M.  2014.  Using packet information for efficient communication in NoCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008773. 978-1-4799-5347-9,  (143-150)",
      "_id": "1900887"
    },
    {
      "text": "Yasudo R, Kagami T, Amano H, Nakase Y, Watanabe M, Oishi T, Shimizu T and Nakamura T.  2014.  Design of a low power NoC router using Marching Memory Through type 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008769. 978-1-4799-5347-9,  (111-118)",
      "_id": "1900893"
    },
    {
      "text": "Escamilla J, Flich J and Garcia P.  2014.  ICARO: Congestion isolation in networks-on-chip 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008775. 978-1-4799-5347-9,  (159-166)",
      "_id": "1900866"
    },
    {
      "text": "Eggenberger M and Radetzki M.  2013.  Scalable parallel simulation of networks on chip 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558402. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177996"
    },
    {
      "text": "Fischer E and Fettweis G.  2013.  An accurate and scalable analytic model for round-robin arbitration in network-on-chip 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558403. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177997"
    },
    {
      "text": "DiTomaso D, Kodi A, Matolak D, Kaya S, Laha S and Rayess W.  2013.  Energy-efficient adaptive wireless NoCs architecture 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558400. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177994"
    },
    {
      "text": "Park S, Qazi M, Peh L and Chandrakasan A.   40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS Proceedings of the Conference on Design, Automation and Test in Europe,  (1637-1642)",
      "_id": "2280759"
    },
    {
      "text": "Mandal A, Khatri S and Mahapatra R.   Exploring topologies for source-synchronous ring-based network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (1026-1031)",
      "_id": "2280723"
    },
    {
      "text": "Sahu P and Chattopadhyay S.  2018.  A survey on application mapping strategies for Network-on-Chip design. Journal of Systems Architecture: the EUROMICRO Journal, 59:1,  (60-76), Online publication date: 1-Jan-2013.",
      "_id": "2206378"
    },
    {
      "text": "Michelogiannakis G and Dally W.  2013.  Elastic Buffer Flow Control for On-Chip Networks. IEEE Transactions on Computers, 62:2,  (295-309), Online publication date: 1-Feb-2013.",
      "_id": "3274274"
    },
    {
      "text": "Zhan J, Stoimenov N, Ouyang J, Thiele L, Narayanan V and Xie Y.   Designing energy-efficient NoC for real-time embedded systems through slack optimization Proceedings of the 50th Annual Design Automation Conference,  (1-6)",
      "_id": "2181466"
    },
    {
      "text": "Fattah M, Daneshtalab M, Liljeberg P and Plosila J.   Smart hill climbing for agile dynamic mapping in many-core systems Proceedings of the 50th Annual Design Automation Conference,  (1-6)",
      "_id": "2181334"
    },
    {
      "text": "Dimitrakopoulos G and Kalligeros E.  2012.  Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176527. 978-1-4577-2145-8,  (542-545)",
      "_id": "2548314"
    },
    {
      "text": "Mandal A, Khatri S and Mahapatra R.  2012.  A fast, source-synchronous ring-based network-on-chip design 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176709. 978-1-4577-2145-8,  (1489-1494)",
      "_id": "2548410"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237015. 978-1-4673-0476-4,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.  2012.  A TDM NoC supporting QoS, multicast, and fast connection set-up 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176690. 978-1-4577-2145-8,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.   Enhancing effective throughput for transmission line-based bus Proceedings of the 39th Annual International Symposium on Computer Architecture,  (165-176)",
      "_id": "2603269"
    },
    {
      "text": "Carpenter A, Hu J, Kocabas O, Huang M and Wu H.  2012.  Enhancing effective throughput for transmission line-based bus. ACM SIGARCH Computer Architecture News, 40:3,  (165-176), Online publication date: 5-Sep-2012.",
      "_id": "2603269"
    },
    {
      "text": "Dimitrakopoulos G and Kalligeros E.   Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches Proceedings of the Conference on Design, Automation and Test in Europe,  (542-545)",
      "_id": "2548314"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Mandal A, Khatri S and Mahapatra R.   A fast, source-synchronous ring-based network-on-chip design Proceedings of the Conference on Design, Automation and Test in Europe,  (1489-1494)",
      "_id": "2548410"
    },
    {
      "text": "Zhao H, Jang O, Ding W, Zhang Y, Kandemir M and Irwin M.   A hybrid NoC design for cache coherence optimization for chip multiprocessors Proceedings of the 49th Annual Design Automation Conference,  (834-842)",
      "_id": "2448736"
    },
    {
      "text": "Park S, Krishna T, Chen C, Daya B, Chandrakasan A and Peh L.   Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI Proceedings of the 49th Annual Design Automation Conference,  (398-405)",
      "_id": "2448673"
    },
    {
      "text": "Ahn J, Choo S and Kim J.   Network within a network approach to create a scalable high-radix router microarchitecture Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture,  (1-12)",
      "_id": "2567919"
    },
    {
      "text": "Carrillo S, Harkin J, McDaid L, Pande S, Cawley S, McGinley B and Morgan F.   Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (83-90)",
      "_id": "2437736"
    },
    {
      "text": "DeOrio A, Fick D, Bertacco V, Sylvester D, Blaauw D, Hu J and Chen G.  2012.  A Reliable Routing Architecture and Algorithm for NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31:5,  (726-739), Online publication date: 1-May-2012.",
      "_id": "2502657"
    },
    {
      "text": "Chang Y, Chiu C, Lin S and Liu C.  2011.  On the design and analysis of fault tolerant NoC architecture using spare routers 2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011. 10.1109/ASPDAC.2011.5722228. 978-1-4244-7515-5,  (431-436)",
      "_id": "2777171"
    },
    {
      "text": "Pasricha S and Zou Y.  2011.  A low overhead fault tolerant routing scheme for 3D Networks-on-Chip 2011 International Symposium on Quality Electronic Design (ISQED). 10.1109/ISQED.2011.5770726. 978-1-61284-913-3,  (1-8)",
      "_id": "2859434"
    },
    {
      "text": "Winter M and Fettweis G.  2011.  Guaranteed service virtual channel allocation in NoCs for run-time task scheduling 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763073. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797190"
    },
    {
      "text": "Verbeek F and Schmaltz J.   Automatic verification for deadlock in Networks-on-Chips with adaptive routing and wormhole switching Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (25-32)",
      "_id": "2685978"
    },
    {
      "text": "Passas G, Katevenis M and Pnevmatikatos D.   VLSI micro-architectures for high-radix crossbar schedulers Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (217-224)",
      "_id": "2685975"
    },
    {
      "text": "Joshi A and Mutyam M.   Prevention flow-control for low latency torus Networks-on-Chip Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (41-48)",
      "_id": "2685965"
    },
    {
      "text": "Mishra A, Dong X, Sun G, Xie Y, Vijaykrishnan N and Das C.   Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs Proceedings of the 38th annual international symposium on Computer architecture,  (69-80)",
      "_id": "2854951"
    },
    {
      "text": "Carpenter A, Hu J, Xu J, Huang M and Wu H.   A case for globally shared-medium on-chip interconnect Proceedings of the 38th annual international symposium on Computer architecture,  (271-282)",
      "_id": "2854929"
    },
    {
      "text": "Mishra A, Dong X, Sun G, Xie Y, Vijaykrishnan N and Das C.  2011.  Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. ACM SIGARCH Computer Architecture News, 39:3,  (69-80), Online publication date: 22-Jun-2011.",
      "_id": "2854951"
    },
    {
      "text": "Carpenter A, Hu J, Xu J, Huang M and Wu H.  2011.  A case for globally shared-medium on-chip interconnect. ACM SIGARCH Computer Architecture News, 39:3,  (271-282), Online publication date: 22-Jun-2011.",
      "_id": "2854929"
    },
    {
      "text": "Liu W, Xu J, Wu X, Ye Y, Wang X, Zhang W, Nikdast M and Wang Z.   A NoC Traffic Suite Based on Real Applications Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI,  (66-71)",
      "_id": "2860374"
    },
    {
      "text": "Wang C, Hu W and Bagherzadeh N.   A Wireless Network-on-Chip Design for Multicore Platforms Proceedings of the 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing,  (409-416)",
      "_id": "2876601"
    },
    {
      "text": "Jang W and Pan D.  2019.  Application-Aware NoC Design for Efficient SDRAM Access. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30:10,  (1521-1533), Online publication date: 1-Oct-2011.",
      "_id": "2932254"
    },
    {
      "text": "Kim H, Ghoshal P, Grot B, Gratz P and Jim\u00c3\u00a9nez D.   Reducing Network-on-Chip energy consumption through spatial locality speculation Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (233-240)",
      "_id": "2685968"
    },
    {
      "text": "Chang Y, Chiu C, Lin S and Liu C.   On the design and analysis of fault tolerant NoC architecture using spare routers Proceedings of the 16th Asia and South Pacific Design Automation Conference,  (431-436)",
      "_id": "2777171"
    },
    {
      "text": "Michelogiannakis G, Sanchez D, Dally W and Kozyrakis C.   Evaluating Bufferless Flow Control for On-chip Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (9-16)",
      "_id": "2912717"
    },
    {
      "text": "Loi I and Benini L.  2010.  An efficient distributed memory interface for many-core platform with 3D stacked DRAM 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457230. 978-3-9810801-6-2,  (99-104)",
      "_id": "3033058"
    },
    {
      "text": "Sharifi A, Hui Zhao  and Kandemir M.  2010.  Feedback control for providing QoS in NoC based multicores 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457029. 978-3-9810801-6-2,  (1384-1389)",
      "_id": "3033147"
    },
    {
      "text": "Verbeek F and Schmaltz J.  2010.  Formal specification of networks-on-chips: deadlock and evacuation 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457089. 978-3-9810801-6-2,  (1701-1706)",
      "_id": "3033175"
    },
    {
      "text": "Lei Zhang , Yue Yu , Jianbo Dong , Yinhe Han , Shangping Ren  and Xiaowei Li .  2010.  Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457060. 978-3-9810801-6-2,  (1566-1571)",
      "_id": "3033207"
    },
    {
      "text": "Passas G, Katevenis M and Pnevmatikatos D.   A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (87-95)",
      "_id": "2912721"
    },
    {
      "text": "Thonnart Y, Lemaire R and Clermidy F.   Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (233-240)",
      "_id": "2912725"
    },
    {
      "text": "Guerre A, Ventroux N, David R and Merigot A.   Hierarchical Network-on-Chip for Embedded Many-Core Architectures Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (189-196)",
      "_id": "2912707"
    },
    {
      "text": "Vainbrand D and Ginosar R.   Network-on-Chip Architectures for Neural Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (135-144)",
      "_id": "2912726"
    },
    {
      "text": "Udipi A, Muralimanohar N and Balasubramonian R.  2010.  Towards scalable, energy-efficient, bus-based on-chip networks 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2010.5416639. 978-1-4244-5658-1,  (1-12)",
      "_id": "3050675"
    },
    {
      "text": "Sharifi A, Zhao H and Kandemir M.   Feedback control for providing QoS in NoC based multicores Proceedings of the Conference on Design, Automation and Test in Europe,  (1384-1389)",
      "_id": "3033147"
    },
    {
      "text": "Loi I and Benini L.   An efficient distributed memory interface for many-core platform with 3D stacked DRAM Proceedings of the Conference on Design, Automation and Test in Europe,  (99-104)",
      "_id": "3033058"
    },
    {
      "text": "Fu B, Han Y, Li H and Li X.   Accelerating lightpath setup via broadcasting in binary-tree waveguide in optical NoCs Proceedings of the Conference on Design, Automation and Test in Europe,  (933-936)",
      "_id": "3032962"
    },
    {
      "text": "Kahng A, Lin B, Samadi K and Ramanujam R.   Trace-driven optimization of networks-on-chip configurations Proceedings of the 47th Design Automation Conference,  (437-442)",
      "_id": "2932262"
    },
    {
      "text": "Daneshtalab M, Ebrahimi M, Liljeberg P, Plosila J and Tenhunen H.   A Low-Latency and Memory-Efficient On-chip Network Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (99-106)",
      "_id": "2912704"
    },
    {
      "text": "Nikitin N, Chatterjee S, Cortadella J, Kishinevsky M and Ogras U.   Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (125-134)",
      "_id": "2912719"
    },
    {
      "text": "Chen C, Agarwal N, Krishna T, Koo K, Peh L and Saraswat K.   Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (173-180)",
      "_id": "2912702"
    },
    {
      "text": "Morris Jr. R and Kodi A.   Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (207-214)",
      "_id": "2912718"
    },
    {
      "text": "Kohler A, Schley G and Radetzki M.  2019.  Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:6,  (883-896), Online publication date: 1-Jun-2010.",
      "_id": "2995751"
    },
    {
      "text": "Ogras U, Bogdan P and Marculescu R.  2019.  An analytical approach for network-on-chip performance analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:12,  (2001-2013), Online publication date: 1-Dec-2010.",
      "_id": "2995792"
    },
    {
      "text": "Zhang L, Yu Y, Dong J, Han Y, Ren S and Li X.   Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors Proceedings of the Conference on Design, Automation and Test in Europe,  (1566-1571)",
      "_id": "3033207"
    },
    {
      "text": "Huaxi Gu , Jiang Xu  and Wei Zhang .  2009.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090624. 978-1-4244-3781-8,  (3-8)",
      "_id": "3254778"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.  2009.  Synthesis of low-overhead configurable source routing tables for network interfaces 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090668. 978-1-4244-3781-8,  (262-267)",
      "_id": "3254850"
    },
    {
      "text": "Fiorin L, Palermo G and Silvano C.  2009.  MPSoCs run-time monitoring through Networks-on-Chip 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090726. 978-1-4244-3781-8,  (558-561)",
      "_id": "3254750"
    },
    {
      "text": "Concer N, Iamundo S and Bononi L.  2009.  aEqualized: A novel routing algorithm for the Spidergon Network On Chip 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090764. 978-1-4244-3781-8,  (749-754)",
      "_id": "3254727"
    },
    {
      "text": "Agarwal N, Peh L and Jha N.  2009.  In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798238. 978-1-4244-2932-5,  (67-78)",
      "_id": "3274250"
    },
    {
      "text": "Schinkel D, Mensink E, Klumperink E, van Tuijl E and Nauta B.  2009.  Low-power, high-speed transceivers for network-on-chip communication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17:1,  (12-21), Online publication date: 1-Jan-2009.",
      "_id": "3224318"
    },
    {
      "text": "Al Faruque M, Ebi T and Henkel J.  2009.  Configurable links for runtime adaptive on-chip communication 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090667. 978-1-4244-3781-8,  (256-261)",
      "_id": "3254747"
    },
    {
      "text": "Kahng A, Bin Li , Li-Shiuan Peh  and Samadi K.  2009.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090700. 978-1-4244-3781-8,  (423-428)",
      "_id": "3254807"
    },
    {
      "text": "Michelogiannakis G, Balfour J and Dally W.  2009.  Elastic-buffer flow control for on-chip networks 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798250. 978-1-4244-2932-5,  (151-162)",
      "_id": "3274274"
    },
    {
      "text": "Matsutani H, Koibuchi M, Amano H and Yoshinaga T.  2009.  Prediction router: Yet another low latency on-chip router architecture 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2009.4798274. 978-1-4244-2932-5,  (367-378)",
      "_id": "3274273"
    },
    {
      "text": "Sander O, Glas B, Roth C, Becker J and Muller-Glaser K.  2009.  Priority-based packet communication on a bus-shaped structure for FPGA-systems 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090654. 978-1-4244-3781-8,  (178-183)",
      "_id": "3254917"
    },
    {
      "text": "Gu H, Xu J and Zhang W.   A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (3-8)",
      "_id": "3254778"
    },
    {
      "text": "Al Faruque M, Ebi T and Henkel J.   Configurable links for runtime adaptive on-chip communication Proceedings of the Conference on Design, Automation and Test in Europe,  (256-261)",
      "_id": "3254747"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.   Synthesis of low-overhead configurable source routing tables for network interfaces Proceedings of the Conference on Design, Automation and Test in Europe,  (262-267)",
      "_id": "3254850"
    },
    {
      "text": "Sander O, Glas B, Roth C, Becker J and M\u00c3\u00bcller-Glaser K.   Priority-based packet communication on a bus-shaped structure for FPGA-systems Proceedings of the Conference on Design, Automation and Test in Europe,  (178-183)",
      "_id": "3254917"
    },
    {
      "text": "Kim J.   Low-cost router microarchitecture for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (255-266)",
      "_id": "3315502"
    },
    {
      "text": "Lee S and Bagherzadeh N.  2018.  A variable frequency link for a power-aware network-on-chip (NoC). Integration, the VLSI Journal, 42:4,  (479-485), Online publication date: 1-Sep-2009.",
      "_id": "3185257"
    },
    {
      "text": "Kohler A and Radetzki M.   Fault-tolerant architecture and deflection routing for degradable NoC switches Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (22-31)",
      "_id": "3129378"
    },
    {
      "text": "Bo Fu , Wolpert D and Ampadu P.   Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (54-63)",
      "_id": "3129367"
    },
    {
      "text": "Bakhouya M, Suboh S, Gaber J and El-Ghazawi T.   Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (74-79)",
      "_id": "3129356"
    },
    {
      "text": "Ghosh P, Sen A and Hall A.   Energy efficient application mapping to NoC processing elements operating at multiple voltage levels Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (80-85)",
      "_id": "3129369"
    },
    {
      "text": "Weldezion A, Grange M, Pamunuwa D, Lu Z, Jantsch A, Weerasekera R and Tenhunen H.   Scalability of network-on-chip communication architecture for 3-D meshes Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (114-123)",
      "_id": "3129394"
    },
    {
      "text": "Emery R, Yakovlev A and Chester G.   Connection-centric network for spiking neural networks Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (144-152)",
      "_id": "3129364"
    },
    {
      "text": "Kumar P, Pan Y, Kim J, Memik G and Choudhary A.   Exploring concentration and channel slicing in on-chip network router Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (276-285)",
      "_id": "3129381"
    },
    {
      "text": "Palesi M, Holsmark R, Kumar S and Catania V.  2009.  Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20:3,  (316-330), Online publication date: 1-Mar-2009.",
      "_id": "3222780"
    },
    {
      "text": "Ogras U, Marculescu R, Marculescu D and Jung E.  2018.  Design and management of voltage-frequency island partitioned networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17:3,  (330-341), Online publication date: 1-Mar-2009.",
      "_id": "3224299"
    },
    {
      "text": "Fiorin L, Palermo G and Silvano C.   MPSoCs run-time monitoring through networks-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (558-561)",
      "_id": "3254750"
    },
    {
      "text": "Cohen I, Rottenstreich O and Keslassy I.  2008.  Statistical Approach to NoC Design 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492736. 978-0-7695-3098-7,  (171-180)",
      "_id": "3332679"
    },
    {
      "text": "Abad P, Puente V and Gregorio J.  2008.  Reducing the Interconnection Network Cost of Chip Multiprocessors 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492737. 978-0-7695-3098-7,  (183-192)",
      "_id": "3332677"
    },
    {
      "text": "Matsutani H, Koibuchi M, Wang D and Amano H.  2008.  Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492722. 978-0-7695-3098-7,  (23-32)",
      "_id": "3332693"
    },
    {
      "text": "Samman F, Hollstein T and Glesner M.  2008.  Multicast Parallel Pipeline Router Architecture for Network-on-Chip 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484869. 978-3-9810801-3-1,  (1396-1401)",
      "_id": "3465121"
    },
    {
      "text": "de Massas P and Petrot F.  2008.  Comparison of memory write policies for NoC based Multicore Cache Coherent Systems 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484811. 978-3-9810801-3-1,  (997-1002)",
      "_id": "3465065"
    },
    {
      "text": "Al Faruque M and Henkel J.  2008.  Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484848. 978-3-9810801-3-1,  (1238-1243)",
      "_id": "3464977"
    },
    {
      "text": "Francis R, Moore S and Mullins R.  2008.  A Network of Time-Division Multiplexed Wiring for FPGAs 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492723. 978-0-7695-3098-7,  (35-44)",
      "_id": "3332682"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.  2008.  Developing Mesochronous Synchronizers to Enable 3D NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484872. 978-3-9810801-3-1,  (1414-1419)",
      "_id": "3465056"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.  2008.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484871. 978-3-9810801-3-1,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Wang J, Zeng H, Huang K, Zhang G and Tang Y.  2008.  Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484913. 978-3-9810801-3-1,  (792-795)",
      "_id": "3465168"
    },
    {
      "text": "Yuan F, Huang L and Xu Q.  2008.  Re-Examining the Use of Network-on-Chip as Test Access Mechanism 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484917. 978-3-9810801-3-1,  (808-811)",
      "_id": "3465184"
    },
    {
      "text": "Das R, Mishra A, Nicopoulos C, Park D, Narayanan V, Iyer R, Yousif M and Das C.  2008.  Performance and power optimization through data compression in Network-on-Chip architectures 2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2008.4658641. 978-1-4244-2070-4,  (215-225)",
      "_id": "3480592"
    },
    {
      "text": "Gratz P, Grot B and Keckler S.  2008.  Regional congestion awareness for load balance in networks-on-chip 2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2008.4658640. 978-1-4244-2070-4,  (203-214)",
      "_id": "3480596"
    },
    {
      "text": "Shi Z and Burns A.  2008.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492735. 978-0-7695-3098-7,  (161-170)",
      "_id": "3332698"
    },
    {
      "text": "Vangal S, Howard J, Ruhl G, Dighe S, Wilson H, Tschanz J, Finan D, Singh A, Jacob T, Jain S, Erraguntla V, Roberts C, Hoskote Y, Borkar N and Borkar S.   An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits. 10.1109/JSSC.2007.910957, 43:1,  (29-41)",
      "_id": "3410591"
    },
    {
      "text": "Tang S and Xu Q.  2008.  In-band Cross-Trigger Event Transmission for Transaction-Based Debug 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484716. 978-3-9810801-3-1,  (414-419)",
      "_id": "3465145"
    },
    {
      "text": "Loi I, Mitra S, Lee T, Fujita S and Benini L.  2008.  A low-overhead fault tolerance scheme for TSV-based 3D network on chip links 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 10.1109/ICCAD.2008.4681638. 978-1-4244-2819-9,  (598-602)",
      "_id": "3486560"
    },
    {
      "text": "Li B, Peh L and Patra P.  2008.  Impact of Process and Temperature Variations on Network-on-Chip Design Exploration 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492731. 978-0-7695-3098-7,  (117-126)",
      "_id": "3332690"
    },
    {
      "text": "Stensgaard M and Spars J.  2008.  ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology 2008 2nd ACM/IEEE International Symposium on Networks-on-Chips (NoCS). 10.1109/NOCS.2008.4492725. 978-0-7695-3098-7,  (55-64)",
      "_id": "3332699"
    },
    {
      "text": "Ogras U, Marculescu R and Marculescu D.   Variation-adaptive feedback control for networks-on-chip with multiple clock domains Proceedings of the 45th annual Design Automation Conference,  (614-619)",
      "_id": "3363112"
    },
    {
      "text": "Chen G, Li F, Son S and Kandemir M.   Application mapping for chip multiprocessors Proceedings of the 45th annual Design Automation Conference,  (620-625)",
      "_id": "3362996"
    },
    {
      "text": "Samman F, Hollstein T and Glesner M.   Multicast parallel pipeline router architecture for network-on-chip Proceedings of the conference on Design, automation and test in Europe,  (1396-1401)",
      "_id": "3465121"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.   BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs Proceedings of the conference on Design, automation and test in Europe,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.   Developing mesochronous synchronizers to enable 3D NoCs Proceedings of the conference on Design, automation and test in Europe,  (1414-1419)",
      "_id": "3465056"
    },
    {
      "text": "de Massas P and P\u00c3\u00a9trot F.   Comparison of memory write policies for NoC based multicore cache coherent systems Proceedings of the conference on Design, automation and test in Europe,  (997-1002)",
      "_id": "3465065"
    },
    {
      "text": "Tang S and Xu Q.   In-band cross-trigger event transmission for transaction-based debug Proceedings of the conference on Design, automation and test in Europe,  (414-419)",
      "_id": "3465145"
    },
    {
      "text": "Al Faruque M and Henkel J.   Minimizing virtual channel buffer for routers in on-chip communication architectures Proceedings of the conference on Design, automation and test in Europe,  (1238-1243)",
      "_id": "3464977"
    },
    {
      "text": "Wang J, Zeng H, Huang K, Zhang G and Tang Y.   Zero-efficient buffer design for reliable network-on-chip in tiled chip-multi-processor Proceedings of the conference on Design, automation and test in Europe,  (792-795)",
      "_id": "3465168"
    },
    {
      "text": "Yuan F, Huang L and Xu Q.   Re-examining the use of network-on-chip as test access mechanism Proceedings of the conference on Design, automation and test in Europe,  (808-811)",
      "_id": "3465184"
    },
    {
      "text": "Loi I, Mitra S, Lee T, Fujita S and Benini L.   A low-overhead fault tolerance scheme for TSV-based 3D network on chip links Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design,  (598-602)",
      "_id": "3486560"
    },
    {
      "text": "Petracca M, Lee B, Bergman K and Carloni L.   Design Exploration of Optical Interconnection Networks for Chip Multiprocessors Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects,  (31-40)",
      "_id": "3480526"
    },
    {
      "text": "Fiorin L, Palermo G, Lukovic S, Catalano V and Silvano C.  2008.  Secure Memory Accesses on Networks-on-Chip. IEEE Transactions on Computers, 57:9,  (1216-1229), Online publication date: 1-Sep-2008.",
      "_id": "3427639"
    },
    {
      "text": "Shacham A, Bergman K and Carloni L.  2008.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors. IEEE Transactions on Computers, 57:9,  (1246-1260), Online publication date: 1-Sep-2008.",
      "_id": "3427704"
    },
    {
      "text": "Chou C, Ogras U and Marculescu R.  2008.  Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27:10,  (1866-1879), Online publication date: 1-Oct-2008.",
      "_id": "3427776"
    },
    {
      "text": "Matsutani H, Koibuchi M, Wang D and Amano H.   Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (23-32)",
      "_id": "3332693"
    },
    {
      "text": "Francis R, Moore S and Mullins R.   A Network of Time-Division Multiplexed Wiring for FPGAs Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (35-44)",
      "_id": "3332682"
    },
    {
      "text": "Li B, Peh L and Patra P.   Impact of Process and Temperature Variations on Network-on-Chip Design Exploration Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (117-126)",
      "_id": "3332690"
    },
    {
      "text": "Shi Z and Burns A.   Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (161-170)",
      "_id": "3332698"
    },
    {
      "text": "Cohen I, Rottenstreich O and Keslassy I.   Statistical Approach to NoC Design Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (171-180)",
      "_id": "3332679"
    },
    {
      "text": "Abad P, Puente V and Gregorio J.   Reducing the Interconnection Network Cost of Chip Multiprocessors Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (183-192)",
      "_id": "3332677"
    },
    {
      "text": "Wu X, Ragheb T, Aziz A and Massoud Y.   Implementing DSP Algorithms with On-Chip Networks Proceedings of the First International Symposium on Networks-on-Chip,  (307-316)",
      "_id": "3521046"
    },
    {
      "text": "Schonwald T, Zimmermann J, Bringmann O and Rosenstiel W.  2007.  Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341518. 0-7695-2978-X,  (527-534)",
      "_id": "3656984"
    },
    {
      "text": "Tang S and Xu Q.  2007.  A Multi-Core Debug Platform for NoC-Based Systems Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364402. 978-3-9810801-2-4,  (1-6)",
      "_id": "3655163"
    },
    {
      "text": "Gratz P, Sankaralingam K, Hanson H, Shivakumar P, McDonald R, Keckler S and Burger D.   Implementation and Evaluation of a Dynamically Routed Processor Operand Network Proceedings of the First International Symposium on Networks-on-Chip,  (7-17)",
      "_id": "3521024"
    },
    {
      "text": "Hansson A, Coenen M and Goossens K.  2007.  Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364416. 978-3-9810801-2-4,  (1-6)",
      "_id": "3655013"
    },
    {
      "text": "Sheibanyrad A, Panades I and Greiner A.  2007.  Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture Design, Automation & Test in Europe Conference. 10.1109/DATE.2007.364439. 978-3-9810801-2-4,  (1-6)",
      "_id": "3655145"
    },
    {
      "text": "Michelogiannakis G, Pnevmatikatos D and Katevenis M.   Approaching Ideal NoC Latency with Pre-Configured Routes Proceedings of the First International Symposium on Networks-on-Chip,  (153-162)",
      "_id": "3521035"
    },
    {
      "text": "Ainsworth T and Pinkston T.   Characterizing the Cell EIB On-Chip Network. IEEE Micro. 10.1109/MM.2007.4378779, 27:5,  (6-14)",
      "_id": "3609738"
    },
    {
      "text": "Bourduas S and Zilic Z.   A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing Proceedings of the First International Symposium on Networks-on-Chip,  (195-204)",
      "_id": "3521014"
    },
    {
      "text": "Dobkin R, Ginosar R and Cidon I.   QNoC Asynchronous Router with Dynamic Virtual Channel Allocation Proceedings of the First International Symposium on Networks-on-Chip",
      "_id": "3521020"
    },
    {
      "text": "Owens J, Dally W, Ho R, Jayasimha D, Keckler S and Li-Shiuan Peh .   Research Challenges for On-Chip Interconnection Networks. IEEE Micro. 10.1109/MM.2007.4378787, 27:5,  (96-108)",
      "_id": "3609787"
    },
    {
      "text": "Gratz P, Changkyu Kim , Sankaralingam K, Hanson H, Shivakumar P, Keckler S and Burger D.   On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro. 10.1109/MM.2007.4378782, 27:5,  (41-50)",
      "_id": "3609760"
    },
    {
      "text": "Salminen E, Kulmala A and Hamalainen T.  2007.  On network-on-chip comparison 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341515. 0-7695-2978-X,  (503-510)",
      "_id": "3656982"
    },
    {
      "text": "Kim D, Kim K, Kim J, Lee S and Yoo H.   Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC Proceedings of the First International Symposium on Networks-on-Chip,  (30-39)",
      "_id": "3521029"
    },
    {
      "text": "Kumary A, Kunduz P, Singhx A, Pehy L and Jhay N.  2007.  A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS 2007 25th International Conference on Computer Design ICCD 2007. 10.1109/ICCD.2007.4601881. 978-1-4244-1257-0,  (63-70)",
      "_id": "3678172"
    },
    {
      "text": "Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G and Benini L.   Bringing NoCs to 65 nm. IEEE Micro. 10.1109/MM.2007.4378785, 27:5,  (75-85)",
      "_id": "3609788"
    },
    {
      "text": "Ainsworth T and Pinkston T.   On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus Proceedings of the First International Symposium on Networks-on-Chip,  (18-29)",
      "_id": "3521009"
    },
    {
      "text": "Hoskote Y, Vangal S, Singh A, Borkar N and Borkar S.   A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro. 10.1109/MM.2007.4378783, 27:5,  (51-61)",
      "_id": "3609769"
    },
    {
      "text": "Shacham A, Bergman K and Carloni L.   On the Design of a Photonic Network-on-Chip Proceedings of the First International Symposium on Networks-on-Chip,  (53-64)",
      "_id": "3521040"
    },
    {
      "text": "Hansson A and Goossens K.   Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases Proceedings of the First International Symposium on Networks-on-Chip,  (233-242)",
      "_id": "3521027"
    },
    {
      "text": "Kim J, Nicopoulos C, Park D, Das R, Xie Y, Narayanan V, Yousif M and Das C.   A novel dimensionally-decomposed router for on-chip communication in 3D architectures Proceedings of the 34th annual international symposium on Computer architecture,  (138-149)",
      "_id": "3699939"
    },
    {
      "text": "Hansson A, Coenen M and Goossens K.   Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip Proceedings of the conference on Design, automation and test in Europe,  (954-959)",
      "_id": "3655013"
    },
    {
      "text": "Bjerregaard T, Stensgaard M and Spars\u00c3\u00b8 J.   A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method Proceedings of the conference on Design, automation and test in Europe,  (648-653)",
      "_id": "3654933"
    },
    {
      "text": "Tang S and Xu Q.   A multi-core debug platform for NoC-based systems Proceedings of the conference on Design, automation and test in Europe,  (870-875)",
      "_id": "3655163"
    },
    {
      "text": "Sheibanyrad A, Panades I and Greiner A.   Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture Proceedings of the conference on Design, automation and test in Europe,  (1090-1095)",
      "_id": "3655145"
    },
    {
      "text": "Ogras U, Marculescu R, Choudhary P and Marculescu D.   Voltage-frequency island partitioning for GALS-based networks-on-chip Proceedings of the 44th annual Design Automation Conference,  (110-115)",
      "_id": "3552909"
    },
    {
      "text": "Shacham A, Bergman K and Carloni L.   The case for low-power photonic networks on chip Proceedings of the 44th annual Design Automation Conference,  (132-135)",
      "_id": "3552934"
    },
    {
      "text": "Jin Y, Kim E and Yum K.   A Domain-Specific On-Chip Network Design for Large Scale Cache Systems Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture,  (318-327)",
      "_id": "3671918"
    },
    {
      "text": "Kim J, Nicopoulos C, Park D, Das R, Xie Y, Narayanan V, Yousif M and Das C.  2019.  A novel dimensionally-decomposed router for on-chip communication in 3D architectures. ACM SIGARCH Computer Architecture News, 35:2,  (138-149), Online publication date: 9-Jun-2007.",
      "_id": "3699939"
    },
    {
      "text": "Leung L and Tsui C.   Energy-aware synthesis of networks-on-chip implemented with voltage islands Proceedings of the 44th annual Design Automation Conference,  (128-131)",
      "_id": "3552883"
    },
    {
      "text": "Ainsworth T and Pinkston T.  2007.  Characterizing the Cell EIB On-Chip Network. IEEE Micro, 27:5,  (6-14), Online publication date: 1-Sep-2007.",
      "_id": "3609738"
    },
    {
      "text": "Gratz P, Kim C, Sankaralingam K, Hanson H, Shivakumar P, Keckler S and Burger D.  2007.  On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro, 27:5,  (41-50), Online publication date: 1-Sep-2007.",
      "_id": "3609760"
    },
    {
      "text": "Hoskote Y, Vangal S, Singh A, Borkar N and Borkar S.  2007.  A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, 27:5,  (51-61), Online publication date: 1-Sep-2007.",
      "_id": "3609769"
    },
    {
      "text": "Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G and Benini L.  2007.  Bringing NoCs to 65 nm. IEEE Micro, 27:5,  (75-85), Online publication date: 1-Sep-2007.",
      "_id": "3609788"
    },
    {
      "text": "Owens J, Dally W, Ho R, Jayasimha D, Keckler S and Peh L.  2007.  Research Challenges for On-Chip Interconnection Networks. IEEE Micro, 27:5,  (96-108), Online publication date: 1-Sep-2007.",
      "_id": "3609787"
    },
    {
      "text": "Hyung , Ogras U, Marculescu R and Chang N.  2006.  Design space exploration and prototyping for on-chip multimedia applications 2006 Design Automation Conference. 10.1109/DAC.2006.229180. 1-59593-381-6,  (137-142)",
      "_id": "3731657"
    },
    {
      "text": "Ming Li , Qing-An Zeng  and Wen-Ben Jone .  2006.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip 2006 Design Automation Conference. 10.1109/DAC.2006.229242. 1-59593-381-6,  (849-852)",
      "_id": "3731662"
    },
    {
      "text": "Srinivasan K and Chatha K.  2006.  A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures 2006 Design, Automation and Test in Europe. 10.1109/DATE.2006.244034. 3-9810801-1-4,  (1-6)",
      "_id": "3834212"
    },
    {
      "text": "Pavlidis V and Friedman E.  2006.  3-D Topologies for Networks-on-Chip 2006 IEEE International SOC Conference. 10.1109/SOCC.2006.283899. 0-7803-9782-7,  (285-288)",
      "_id": "3630825"
    },
    {
      "text": "Li F, Nicopoulos C, Richardson T, Xie Y, Narayanan V and Kandemir M.   Design and Management of 3D Chip Multiprocessors Using Network-in-Memory Proceedings of the 33rd annual international symposium on Computer Architecture,  (130-141)",
      "_id": "3874928"
    },
    {
      "text": "Angiolini F, Meloni P, Carta S, Benini L and Raffo L.  2006.  Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness 2006 Design, Automation and Test in Europe. 10.1109/DATE.2006.244033. 3-9810801-1-4,  (1-6)",
      "_id": "3833969"
    },
    {
      "text": "Wu D, Al-Hashimi B and Schmitz M.   Improving routing efficiency for network-on-chip through contention-aware input selection Asia and South Pacific Conference on Design Automation, 2006.. 10.1109/ASPDAC.2006.1594642. 0-7803-9451-8,  (36-41)",
      "_id": "3821154"
    },
    {
      "text": "Gratz P, Kim C, McDonald R, Keckler S and Burger D.  2006.  Implementation and Evaluation of On-Chip Network Architectures 2006 International Conference on Computer Design. 10.1109/ICCD.2006.4380859. 978-0-7803-9706-4,  (477-484)",
      "_id": "3855094"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A and Goossens K.   Mapping and configuration methods for multi-use-case networks on chips Asia and South Pacific Conference on Design Automation, 2006.. 10.1109/ASPDAC.2006.1594673. 0-7803-9451-8,  (146-151)",
      "_id": "3821097"
    },
    {
      "text": "Panades I, Greiner A and Sheibanyrad A.  2006.  A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach 2006 1st International Conference on Nano-Networks and Workshops. 10.1109/NANONET.2006.346219. 1-4244-0390-1,  (1-5)",
      "_id": "3889739"
    },
    {
      "text": "Mullins R, West A and Moore S.   The design and implementation of a low-latency on-chip network Asia and South Pacific Conference on Design Automation, 2006.. 10.1109/ASPDAC.2006.1594676. 0-7803-9451-8,  (164-169)",
      "_id": "3821096"
    },
    {
      "text": "Ogras U and Marculescu R.   Prediction-based flow control for network-on-chip traffic Proceedings of the 43rd annual Design Automation Conference,  (839-844)",
      "_id": "3731694"
    },
    {
      "text": "Bononi L and Concer N.  2006.  Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh 2006 Design, Automation and Test in Europe. 10.1109/DATE.2006.243841. 3-9810801-1-4,  (6 pp.)",
      "_id": "3833995"
    },
    {
      "text": "Saleh R, Wilton S, Mirabbasi S, Hu A, Greenstreet M, Lemieux G, Pande P, Grecu C and Ivanov A.   System-on-Chip: Reuse and Integration. Proceedings of the IEEE. 10.1109/JPROC.2006.873611, 94:6,  (1050-1069)",
      "_id": "3795167"
    },
    {
      "text": "Lap-Fai Leung  and Chi-Ying Tsui .  2006.  Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems 2006 Design Automation Conference. 10.1109/DAC.2006.229271. 1-59593-381-6,  (833-838)",
      "_id": "3731659"
    },
    {
      "text": "Mullins R, West A and Moore S.   The design and implementation of a low-latency on-chip network Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (164-169)",
      "_id": "3821096"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A, Goossens K and De Micheli G.   Mapping and configuration methods for multi-use-case networks on chips Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (146-151)",
      "_id": "3821097"
    },
    {
      "text": "Wu D, Al-Hashimi B and Schmitz M.   Improving routing efficiency for network-on-chip through contention-aware input selection Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (36-41)",
      "_id": "3821154"
    },
    {
      "text": "Angiolini F, Meloni P, Carta S, Benini L and Raffo L.   Contrasting a NoC and a traditional interconnect fabric with layout awareness Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (124-129)",
      "_id": "3833969"
    },
    {
      "text": "Srinivasan K and Chatha K.   A low complexity heuristic for design of custom network-on-chip architectures Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (130-135)",
      "_id": "3834212"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A, Goossens K and De Micheli G.   A methodology for mapping multiple use-cases onto networks on chips Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (118-123)",
      "_id": "3834141"
    },
    {
      "text": "Lee H, Ogras U, Marculescu R and Chang N.   Design space exploration and prototyping for on-chip multimedia applications Proceedings of the 43rd annual Design Automation Conference,  (137-142)",
      "_id": "3731657"
    },
    {
      "text": "Park D, Nicopoulos C, Kim J, Vijaykrishnan N and Das C.   Exploring Fault-Tolerant Network-on-Chip Architectures Proceedings of the International Conference on Dependable Systems and Networks,  (93-104)",
      "_id": "3836132"
    },
    {
      "text": "Soteriou V, Wang H and Peh L.   A Statistical Traffic Model for On-Chip Interconnection Networks Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation,  (104-116)",
      "_id": "3885903"
    },
    {
      "text": "Lahiri K, Raghunathan A and Dey S.  2019.  Design space exploration for optimizing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23:6,  (952-961), Online publication date: 1-Nov-2006.",
      "_id": "4113487"
    },
    {
      "text": "Hu J and Marculescu R.  2019.  Energy- and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24:4,  (551-562), Online publication date: 1-Nov-2006.",
      "_id": "3967318"
    },
    {
      "text": "Hu J, Ogras U and Marculescu R.  2006.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25:12,  (2919-2933), Online publication date: 1-Dec-2006.",
      "_id": "3803026"
    },
    {
      "text": "Lee K, Lee S and Yoo H.  2018.  Low-power network-on-chip for high-performance SoC design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14:2,  (148-160), Online publication date: 1-Feb-2006.",
      "_id": "3810329"
    },
    {
      "text": "Srinivasan K, Chatha K and Konjevod G.  2018.  Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14:4,  (407-420), Online publication date: 1-Apr-2006.",
      "_id": "3810372"
    },
    {
      "text": "Richardson T, Nicopoulos C, Park D, Narayanan V, Xie Y, Das C and Degalahal V.   A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design,  (657-664)",
      "_id": "3907426"
    },
    {
      "text": "Grecu C, Pande P, Ivanov A and Saleh R.   BIST for Network-on-Chip Interconnect Infrastructures Proceedings of the 24th IEEE VLSI Test Symposium,  (30-35)",
      "_id": "3909047"
    },
    {
      "text": "Bjerregaard T and Mahadevan S.  2006.  A survey of research and practices of Network-on-chip. ACM Computing Surveys (CSUR), 38:1,  (1-es), Online publication date: 29-Jun-2006.",
      "_id": "3763265"
    },
    {
      "text": "Leung L and Tsui C.   Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems Proceedings of the 43rd annual Design Automation Conference,  (833-838)",
      "_id": "3731659"
    },
    {
      "text": "Li F, Nicopoulos C, Richardson T, Xie Y, Narayanan V and Kandemir M.  2019.  Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. ACM SIGARCH Computer Architecture News, 34:2,  (130-141), Online publication date: 1-May-2006.",
      "_id": "3874928"
    },
    {
      "text": "Pande P, Grecu C, Jones M, Ivanov A and Saleh R.  2005.  Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures. IEEE Transactions on Computers, 54:8,  (1025-1040), Online publication date: 1-Aug-2005.",
      "_id": "3967217"
    },
    {
      "text": "Jongman Kim , Dongkook Park , Theocharides T, Vijaykrishnan N and Das C.  2005.  A low latency router supporting adaptivity for on-chip interconnects 2005 42nd Design Automation Conference. 10.1109/DAC.2005.193873. 1-59593-058-2,  (559-564)",
      "_id": "3891501"
    },
    {
      "text": "Bjerregaard T and Sparso J.   A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (1226-1231)",
      "_id": "3994262"
    },
    {
      "text": "Wang H, Peh L and Malik S.   A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (1238-1243)",
      "_id": "3994511"
    },
    {
      "text": "Weber W, Chou J, Swarbrick I and Wingard D.   A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (1232-1237)",
      "_id": "3994513"
    },
    {
      "text": "Addo-Quaye C.   Thermal-aware mapping and placement for 3-D NoC designs 2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics. 10.1109/SOCC.2005.1554447. 0-7803-9264-7,  (25-28)",
      "_id": "4056405"
    },
    {
      "text": "Nollet V, Marescaux T, Avasare P, Verkest D and Mignolet J.   Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles Proceedings of the conference on Design, Automation and Test in Europe - Volume 1,  (234-239)",
      "_id": "3994439"
    },
    {
      "text": "Ogras U and Marculescu R.   Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach Proceedings of the conference on Design, Automation and Test in Europe - Volume 1,  (352-357)",
      "_id": "3994440"
    },
    {
      "text": "Srinivasan K, Chatha K and Konjevod G.   An automated technique for topology and route generation of application specific on-chip interconnection networks ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.. 10.1109/ICCAD.2005.1560070. 0-7803-9254-X,  (231-237)",
      "_id": "4013833"
    },
    {
      "text": "Ogras U and Marculescu R.   Application-specific network-on-chip architecture customization via long-range link insertion ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.. 10.1109/ICCAD.2005.1560072. 0-7803-9254-X,  (246-253)",
      "_id": "4013803"
    },
    {
      "text": "Srinivasan K and Chatha K.   A technique for low energy mapping and routing in network-on-chip architectures Proceedings of the 2005 international symposium on Low power electronics and design,  (387-392)",
      "_id": "4033916"
    },
    {
      "text": "Kim J, Park D, Theocharides T, Vijaykrishnan N and Das C.   A low latency router supporting adaptivity for on-chip interconnects Proceedings of the 42nd annual Design Automation Conference,  (559-564)",
      "_id": "3891501"
    },
    {
      "text": "Kim J, Park D, Nicopoulos C, Vijaykrishnan N and Das C.   Design and analysis of an NoC architecture from performance, reliability and energy perspective Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems,  (173-182)",
      "_id": "3981113"
    },
    {
      "text": "Hansson A, Goossens K and R\u00c7\u008edulescu A.   A unified approach to constrained mapping and routing on network-on-chip architectures Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis,  (75-80)",
      "_id": "3990703"
    },
    {
      "text": "Rostislav D, Vishnyakov V, Friedman E and Ginosar R.   An Asynchronous Router for Multiple Service Levels Networks on Chip Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems,  (44-53)",
      "_id": "3982565"
    },
    {
      "text": "Worm F, Ienne P, Thiran P and De Micheli G.  2018.  A robust self-calibrating transmission scheme for on-chip networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13:1,  (126-139), Online publication date: 1-Jan-2005.",
      "_id": "3973908"
    },
    {
      "text": "Srinivasan K, Chatha K and Konjevod G.   An automated technique for topology and route generation of application specific on-chip interconnection networks Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design,  (231-237)",
      "_id": "4013833"
    },
    {
      "text": "Ogras U and Marculescu R.   Application-specific network-on-chip architecture customization via long-range link insertion Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design,  (246-253)",
      "_id": "4013803"
    },
    {
      "text": "Zeferino C, Kreutz M and Susin A.   RASoC: a router soft-core for networks-on-chip Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2004.1269230. 0-7695-2085-5,  (198-203)",
      "_id": "4134900"
    },
    {
      "text": "Simunic T, Boyd S and Glynn P.  2004.  Managing power consumption in networks on chips. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12:1,  (96-107), Online publication date: 1-Jan-2004.",
      "_id": "4119269"
    },
    {
      "text": "Henkel J, Wolf W and Chakradhar S.   On-chip networks: a scalable, communication-centric embedded system design paradigm . 17th International Conference on VLSI Design. 10.1109/ICVD.2004.1261037. 0-7695-2072-3,  (845-851)",
      "_id": "4195022"
    },
    {
      "text": "Varatkar G and Marculescu R.  2004.  On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12:1,  (108-119), Online publication date: 1-Jan-2004.",
      "_id": "4119278"
    },
    {
      "text": "Millberg M, Nilsson E, Thid R, Kumar S and Jantsch A.   The Nostrum backbone-a communication protocol stack for Networks on Chip . 17th International Conference on VLSI Design. 10.1109/ICVD.2004.1261005. 0-7695-2072-3,  (693-696)",
      "_id": "4195046"
    },
    {
      "text": "Srinivasan K, Chatha K and Konjevod G.   Linear programming based techniques for synthesis of network-on-chip architectures IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.. 10.1109/ICCD.2004.1347957. 0-7695-2231-9,  (422-429)",
      "_id": "3810372"
    },
    {
      "text": "Chandra V, Xu A, Schmit H and Pileggi L.   An interconnect channel design methodology for high performance integrated circuits Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2004.1269045. 0-7695-2085-5,  (1138-1143)",
      "_id": "4134626"
    },
    {
      "text": "Shang L, Peh L, Kumar A and Jha N.   Thermal Modeling, Characterization and Management of On-Chip Networks Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture,  (67-78)",
      "_id": "4178250"
    },
    {
      "text": "Chan J and Parameswaran S.   NoCGEN:a template based reuse methodology for Networks On Chip architecture . 17th International Conference on VLSI Design. 10.1109/ICVD.2004.1261011. 0-7695-2072-3,  (717-720)",
      "_id": "4194987"
    },
    {
      "text": "Mullins R, West A and Moore S.   Low-latency virtual-channel routers for on-chip networks Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.. 10.1109/ISCA.2004.1310774. 0-7695-2143-6,  (188-197)",
      "_id": "4168353"
    },
    {
      "text": "Radulescu A, Dielissen J, Goossens K, Rijpkema E and Wielage P.   An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration . Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2004.1268998. 0-7695-2085-5,  (878-883)",
      "_id": "4134806"
    },
    {
      "text": "Jingcao Hu  and Marculescu R.   Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2004.1268854. 0-7695-2085-5,  (234-239)",
      "_id": "4134703"
    },
    {
      "text": "Millberg M, Nilsson E, Thid R and Jantsch A.   Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2004.1269001. 0-7695-2085-5,  (890-895)",
      "_id": "4134763"
    },
    {
      "text": "Ascia G, Catania V and Palesi M.   Multi-objective mapping for mesh-based NoC architectures Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis,  (182-187)",
      "_id": "4131651"
    },
    {
      "text": "Shin D and Kim J.   Power-aware communication optimization for networks-on-chips with voltage scalable links Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis,  (170-175)",
      "_id": "4131686"
    },
    {
      "text": "Mullins R, West A and Moore S.  2004.  Low-Latency Virtual-Channel Routers for On-Chip Networks. ACM SIGARCH Computer Architecture News, 32:2,  (188), Online publication date: 2-Mar-2004.",
      "_id": "4168353"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.  2018.  Cost considerations in network on chip. Integration, the VLSI Journal, 38:1,  (19-42), Online publication date: 1-Oct-2004.",
      "_id": "4094282"
    },
    {
      "text": "O'Connor I.   Optical solutions for system-level interconnect Proceedings of the 2004 international workshop on System level interconnect prediction,  (79-88)",
      "_id": "4190723"
    },
    {
      "text": "Han S, Baghdadi A, Bonaciu M, Chae S and Jerraya A.   An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory Proceedings of the 41st annual Design Automation Conference,  (250-255)",
      "_id": "4030724"
    },
    {
      "text": "Hu J and Marculescu R.   Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints Proceedings of the conference on Design, automation and test in Europe - Volume 1",
      "_id": "4134703"
    },
    {
      "text": "Xu J, Wolf W, Henkel J, Chakradhar S and Lv T.   A Case Study in Networks-on-Chip Design for Embedded Video Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134897"
    },
    {
      "text": "Chandra V, Xu A, Schmit H and Pileggi L.   An Interconnect Channel Design Methodology for High Performance Integrated Circuits Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134626"
    },
    {
      "text": "R\"dulescu A, Dielissen J, Goossens K, Rijpkema E and Wielage P.   An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134806"
    },
    {
      "text": "Millberg M, Nilsson E, Thid R and Jantsch A.   Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134763"
    },
    {
      "text": "Banerjee N, Vellanki P and Chatha K.   A Power and Performance Model for Network-on-Chip Architectures Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134592"
    },
    {
      "text": "Mullins R, West A and Moore S.   Low-Latency Virtual-Channel Routers for On-Chip Networks Proceedings of the 31st annual international symposium on Computer architecture",
      "_id": "4168353"
    },
    {
      "text": "Cota E, Carro L, Wagner F and Lubaszewski M.   Power-aware noc reuse on the testing of core-based systems International Test Conference, 2003. ITC 2003.. 10.1109/TEST.2003.1270888. 0-7803-8106-8,  (612-621)",
      "_id": "4287873"
    },
    {
      "text": "Zeferino C and Susin A.   SoCIN: a parametric and scalable network-on-chip 16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003. 10.1109/SBCCI.2003.1232824. 0-7695-2009-X,  (169-174)",
      "_id": "4298769"
    },
    {
      "text": "Nilsson E, Millberg M, Oberg J and Jantsch A.   Load distribution with the proximity congestion awareness in a network on chip 6th Design Automation and Test in Europe (DATE 03). 10.1109/DATE.2003.1253765. 0-7695-1870-2,  (1126-1127)",
      "_id": "4258571"
    },
    {
      "text": "Jingcao Hu  and Marculescu R.   Energy-aware mapping for tile-based NoC architectures under performance constraints Conference of Asia and South Pacific Design Automation 2003. 10.1109/ASPDAC.2003.1195022. 0-7803-7659-5,  (233-239)",
      "_id": "4251109"
    },
    {
      "text": "Wai Hong Ho  and Pinkston T.   A methodology for designing efficient on-chip interconnects on well-behaved communication patterns Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003. 10.1109/HPCA.2003.1183554. 0-7695-1871-0,  (377-388)",
      "_id": "4268612"
    },
    {
      "text": "Dumitras T, Kerner S and Marculescu R.   Towards on-chip fault-tolerant communication Conference of Asia and South Pacific Design Automation 2003. 10.1109/ASPDAC.2003.1195021. 0-7803-7659-5,  (225-232)",
      "_id": "4251088"
    },
    {
      "text": "Jingcao Hu  and Marculescu R.   Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures 6th Design Automation and Test in Europe (DATE 03). 10.1109/DATE.2003.1253687. 0-7695-1870-2,  (688-693)",
      "_id": "4258502"
    },
    {
      "text": "Youngchul Cho , Ganghee Lee , Sungjoo Yoo , Kiyoung Choi  and Zergainoh N.   Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design 6th Design Automation and Test in Europe (DATE 03). 10.1109/DATE.2003.1186684. 0-7695-1870-2,  (132-137)",
      "_id": "4258446"
    },
    {
      "text": "Rijpkema E, Goossens K, Radulescu A, Dielissen J, van Meerbergen J, Wielage P and Waterlander E.   Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip 6th Design Automation and Test in Europe (DATE 03). 10.1109/DATE.2003.1253633. 0-7695-1870-2,  (350-355)",
      "_id": "4258604"
    },
    {
      "text": "Li Shang , Li-Shiuan Peh  and Jha N.   Dynamic voltage scaling with links for power optimization of interconnection networks Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003. 10.1109/HPCA.2003.1183527. 0-7695-1871-0,  (91-102)",
      "_id": "4268631"
    },
    {
      "text": "Adriahantenaina A, Charlery H, Greiner A, Mortiez L and Zeferino C.   SPIN: a scalable, packet switched, on-chip micro-network 6th Design Automation and Test in Europe (DATE 03). 10.1109/DATE.2003.1253808. 0-7695-1870-2,  (70-73)",
      "_id": "4258404"
    },
    {
      "text": "Hangsheng Wang , Li-Shiuan Peh  and Malik S.   Power-driven design of router microarchitectures in on-chip networks 36th International Symposium on Microarchitecture. 10.1109/MICRO.2003.1253187. 0-7695-2043-X,  (105-116)",
      "_id": "4291892"
    },
    {
      "text": "Tang Lei  and Kumar S.  2003.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture Proceedings. Euromicro Symposium on Digital System Design. 10.1109/DSD.2003.1231923. 0-7695-2003-0,  (180-187)",
      "_id": "4260444"
    },
    {
      "text": "Pande P, Grecu C, Ivanov A and Saleh R.   Design of a switch for network on chip applications ISCAS 2003. International Symposium on Circuits and Systems. 10.1109/ISCAS.2003.1206235. 0-7803-7761-3,  (V-217-V-220)",
      "_id": "4285201"
    },
    {
      "text": "Wiklund D and Dake Liu .   SoCBUS: switched network on chip for hard real time embedded systems International Parallel and Distributed Processing Symposium (IPDPS 2003). 10.1109/IPDPS.2003.1213180. 0-7695-1926-1,  (8)",
      "_id": "4283376"
    },
    {
      "text": "Hu J and Marculescu R.   Energy-aware mapping for tile-based NoC architectures under performance constraints Proceedings of the 2003 Asia and South Pacific Design Automation Conference,  (233-239)",
      "_id": "4251109"
    },
    {
      "text": "Dumitra\u00c5\u009f T, Kerner S and M\u00c4\u0083rculescu R.   Towards on-chip fault-tolerant communication Proceedings of the 2003 Asia and South Pacific Design Automation Conference,  (225-232)",
      "_id": "4251088"
    },
    {
      "text": "Cho Y, Lee G, Yoo S, Choi K and Zergainoh N.   Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2",
      "_id": "4258446"
    },
    {
      "text": "Ye T, Benini L and De Micheli G.   Packetized On-Chip Interconnect Communication Analysis for MPSoC Proceedings of the conference on Design, Automation and Test in Europe - Volume 1",
      "_id": "4258658"
    },
    {
      "text": "Rijpkema E, Goossens K, Radulescu A, Dielissen J, van Meerbergen J, Wielage P and Waterlander E.   Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip Proceedings of the conference on Design, Automation and Test in Europe - Volume 1",
      "_id": "4258604"
    },
    {
      "text": "Hu J and Marculescu R.   Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures Proceedings of the conference on Design, Automation and Test in Europe - Volume 1",
      "_id": "4258502"
    },
    {
      "text": "Dumitras T and Marculescu R.   On-Chip Stochastic Communication Proceedings of the conference on Design, Automation and Test in Europe - Volume 1",
      "_id": "4258465"
    },
    {
      "text": "Nilsson E, Millberg M, Oberg J and Jantsch A.   Load Distribution with the Proximity Congestion Awareness in a Network on Chip Proceedings of the conference on Design, Automation and Test in Europe - Volume 1",
      "_id": "4258571"
    },
    {
      "text": "Shang L, Peh L and Jha N.   Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks Proceedings of the 9th International Symposium on High-Performance Computer Architecture",
      "_id": "4268631"
    },
    {
      "text": "Ho W and Pinkston T.   A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns Proceedings of the 9th International Symposium on High-Performance Computer Architecture",
      "_id": "4268612"
    },
    {
      "text": "Wang H, Peh L and Malik S.   Power-driven Design of Router Microarchitectures in On-chip Networks Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture",
      "_id": "4291892"
    },
    {
      "text": "Kumar S, Jantsch A, Soininen J, Forsell M, Millberg M, Oberg J, Tiensyrja K and Hemani A.   A network on chip architecture and design methodology IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002. 10.1109/ISVLSI.2002.1016885. 0-7695-1486-3,  (117-124)",
      "_id": "4383766"
    },
    {
      "text": "Varatkar G and Marculescu R.  2002.  Traffic analysis for on-chip networks design of multimedia applications Proceedings of 39th Design Automation Conference. 10.1109/DAC.2002.1012731. 1-58113-461-4,  (795-800)",
      "_id": "4357837"
    },
    {
      "text": "Simunic T and Boyd S.   Managing power consumption in networks on chips 2002 Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2002.998257. 0-7695-1471-5,  (110-116)",
      "_id": "4119269"
    },
    {
      "text": "Goossens K, van Meerbergen J, Peeters A and Wielage R.   Networks on silicon: combining best-effort and guaranteed services 2002 Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2002.998309. 0-7695-1471-5,  (423-425)",
      "_id": "4358199"
    },
    {
      "text": "Benini L and De Micheli G.   Networks on chip: a new paradigm for systems on chip design 2002 Design, Automation and Test in Europe Conference and Exhibition. 10.1109/DATE.2002.998307. 0-7695-1471-5,  (418-419)",
      "_id": "4358267"
    },
    {
      "text": "Varatkar G and Marculescu R.   Traffic analysis for on-chip networks design of multimedia applications Proceedings of the 39th annual Design Automation Conference,  (795-800)",
      "_id": "4357837"
    }
  ],
  "3704101": [
    {
      "text": "Woo-Cheol Kwon, Sung-Min Hong, Sungjoo Yoo, Byeong Min, Kyu-Myung Choi, Soo-Kwan Eo, \"An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1244-1249, 2008.",
      "_id": "3465035"
    },
    {
      "text": "Paul Gratz, Boris Grot, Stephen W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha, \"In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 67-78, 2009.",
      "_id": "3274250"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Express Cube Topologies for on-Chip Interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 163-174, 2009.",
      "_id": "3274264"
    }
  ],
  "3609769": [
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1232-1237, 2008.",
      "_id": "3464947"
    },
    {
      "text": "Mohammad Abdullah Al Faruque, Thomas Ebi, Jorg Henkel, \"Configurable links for runtime adaptive on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 256-261, 2009.",
      "_id": "3254747"
    },
    {
      "text": "Andrew B. Kahng, Bin Li, Li-Shiuan Peh, Kambiz Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "Carles Hern\u00e1ndez, Federico Silla, Jos\u00e9 Duato, \"A methodology for the characterization of process variation in NoC links\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 685-690, 2010.",
      "_id": "3032987"
    },
    {
      "text": "Jianliang Gao, Jianxin Wang, Yinhe Han, Lei Zhang, Xiaowei Li, \"A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 27-32, 2012.",
      "_id": "2548332"
    },
    {
      "text": "Sara Akbari, Ali Shafiee, Mahmoud Fathy, Reza Berangi, \"AFRA: A low cost high performance reliable routing for 3D mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 332-337, 2012.",
      "_id": "2548258"
    }
  ],
  "3215582": [
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    }
  ],
  "4251109": [
    {
      "text": "Jongman Kim, Dongkook Park, T. Theocharides, N. Vijaykrishnan, C.R. Das, \"A low latency router supporting adaptivity for on-chip interconnects\", <i>Design Automation Conference 2005. Proceedings. 42nd</i>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "Daniel Greenfield, Arnab Banerjee, Jeong-Gun Lee, Simon Moore, \"Implications of Rent's Rule for NoC Design and Its Fault-Tolerance\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 283-294, 2007.",
      "_id": "3521026"
    },
    {
      "text": "Di Zhu, Lizhong Chen, Siyu Yue, Massoud Pedram, \"Application mapping for express channel-based networks-on-chip\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001558"
    },
    {
      "text": "Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, Mani Azimi, \"Application-to-core mapping policies to reduce memory system interference in multi-core systems\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 107-118, 2013.",
      "_id": "2305188"
    },
    {
      "text": "Jongman Kim, Dongkook Park, Chrysostomos Nicopoulos, N. Vijaykrishnan, Chita R. Das, \"Design and analysis of an NoC architecture from performance reliability and energy perspective\", <i>Architecture for networking and communications systems 2005. ANCS 2005. Symposium on</i>, pp. 173-182, 2005.",
      "_id": "3981113"
    },
    {
      "text": "Gul N. Khan, Anita Tino, \"Synthesis of NoC Interconnects for Custom MPSoC Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 75-82, 2012.",
      "_id": "2437743"
    },
    {
      "text": "Hung-Lin Chao, Yean-Ru Chen, Sheng-Ya Tung, Pao-Ann Hsiung, Sao-Jie Chen, \"Congestion-aware scheduling for NoC-based reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1561-1566, 2012.",
      "_id": "2548292"
    }
  ],
  "3307437": [
    {
      "text": "Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha, \"In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 67-78, 2009.",
      "_id": "3274250"
    },
    {
      "text": "Lizhong Chen, Timothy M. Pinkston, \"Worm-Bubble Flow Control\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 366-377, 2013.",
      "_id": "2305186"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Yuan-Ying Chang, Yoshi Shih-Chieh Huang, Matthew Poremba, Vijaykrishnan Narayanan, Yuan Xie, Chung-Ta King, \"TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 390-399, 2013.",
      "_id": "2305184"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    }
  ],
  "4100912": [
    {
      "text": "Mazloumi A and Modarressi M.   A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (908-911)",
      "_id": "1711662"
    },
    {
      "text": "Rambo E and Ernst R.   Worst-case communication time analysis of networks-on-chip with shared virtual channels Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (537-542)",
      "_id": "1711699"
    },
    {
      "text": "Abeyratne N, Jeloka S, Kang Y, Blaauw D, Dreslinski R, Das R and Mudge T.   Quality-of-Service for a High-Radix Switch Proceedings of the 51st Annual Design Automation Conference,  (1-6)",
      "_id": "1903752"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Dubois F, Cano J, Coppola M, Flich J and Petrot F.   Spidergon STNoC design flow Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (267-268)",
      "_id": "2685956"
    },
    {
      "text": "Lu Z.   Cross clock-domain TDM virtual circuits for networks on chips Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (209-216)",
      "_id": "2685970"
    },
    {
      "text": "Verbeek F and Schmaltz J.   Automatic verification for deadlock in Networks-on-Chips with adaptive routing and wormhole switching Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (25-32)",
      "_id": "2685978"
    },
    {
      "text": "Nikitin N, Chatterjee S, Cortadella J, Kishinevsky M and Ogras U.   Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (125-134)",
      "_id": "2912719"
    },
    {
      "text": "Sharifi A, Zhao H and Kandemir M.   Feedback control for providing QoS in NoC based multicores Proceedings of the Conference on Design, Automation and Test in Europe,  (1384-1389)",
      "_id": "3033147"
    },
    {
      "text": "Das R, Mutlu O, Moscibroda T and Das C.   Application-aware prioritization mechanisms for on-chip networks Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture,  (280-291)",
      "_id": "3315482"
    },
    {
      "text": "Ogras U, Marculescu R, Marculescu D and Jung E.  2018.  Design and management of voltage-frequency island partitioned networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17:3,  (330-341), Online publication date: 1-Mar-2009.",
      "_id": "3224299"
    },
    {
      "text": "Diemer J and Ernst R.   A link arbitration scheme for quality of service in a latency-optimized network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (574-577)",
      "_id": "3254739"
    },
    {
      "text": "Al Faruque M and Henkel J.   Minimizing virtual channel buffer for routers in on-chip communication architectures Proceedings of the conference on Design, automation and test in Europe,  (1238-1243)",
      "_id": "3464977"
    },
    {
      "text": "Cohen I, Rottenstreich O and Keslassy I.   Statistical Approach to NoC Design Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (171-180)",
      "_id": "3332679"
    },
    {
      "text": "Walter I, Cidon I, Ginosar R and Kolodny A.   Access Regulation to Hot-Modules in Wormhole NoCs Proceedings of the First International Symposium on Networks-on-Chip,  (137-148)",
      "_id": "3521043"
    },
    {
      "text": "Goossens K, Vermeulen B, Steeden R and Bennebroek M.   Transaction-Based Communication-Centric Debug Proceedings of the First International Symposium on Networks-on-Chip,  (95-106)",
      "_id": "3521023"
    },
    {
      "text": "Dobkin R, Ginosar R and Cidon I.   QNoC Asynchronous Router with Dynamic Virtual Channel Allocation Proceedings of the First International Symposium on Networks-on-Chip",
      "_id": "3521020"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.   Routing table minimization for irregular mesh NoCs Proceedings of the conference on Design, automation and test in Europe,  (942-947)",
      "_id": "3654935"
    },
    {
      "text": "Bjerregaard T and Mahadevan S.  2006.  A survey of research and practices of Network-on-chip. ACM Computing Surveys (CSUR), 38:1,  (1-es), Online publication date: 29-Jun-2006.",
      "_id": "3763265"
    },
    {
      "text": "Angiolini F, Meloni P, Carta S, Benini L and Raffo L.   Contrasting a NoC and a traditional interconnect fabric with layout awareness Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (124-129)",
      "_id": "3833969"
    },
    {
      "text": "Wolkotte P, Smit G, Rauwerda G and Smit L.   An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04",
      "_id": "4029938"
    },
    {
      "text": "Mahadevan S, Angiolini F, Storgaard M, Olsen R, Sparso J and Madsen J.   A Network Traffic Generator Model for Fast Network-on-Chip Simulation Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (780-785)",
      "_id": "3994405"
    },
    {
      "text": "Goossens K, Dielissen J, Gangwal O, Pestana S, Radulescu A and Rijpkema E.   A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (1182-1187)",
      "_id": "3994326"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.  2018.  Cost considerations in network on chip. Integration, the VLSI Journal, 38:1,  (19-42), Online publication date: 1-Oct-2004.",
      "_id": "4094282"
    },
    {
      "text": "R\"dulescu A, Dielissen J, Goossens K, Rijpkema E and Wielage P.   An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration Proceedings of the conference on Design, automation and test in Europe - Volume 2",
      "_id": "4134806"
    }
  ],
  "4094295": [
    {
      "text": "Effiong C, Sassatelli G and Gamatie A.   Distributed and Dynamic Shared-Buffer Router for High-Performance Interconnect Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012860"
    },
    {
      "text": "Pham-Quoc C, Heisswolf J, Werner S, Al-Ars Z, Becker J and Bertels K.   Hybrid interconnect design for heterogeneous hardware accelerators Proceedings of the Conference on Design, Automation and Test in Europe,  (843-846)",
      "_id": "2280763"
    },
    {
      "text": "Verbeek F and Schmaltz J.   Automatic verification for deadlock in Networks-on-Chips with adaptive routing and wormhole switching Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (25-32)",
      "_id": "2685978"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.   Synthesis of low-overhead configurable source routing tables for network interfaces Proceedings of the Conference on Design, Automation and Test in Europe,  (262-267)",
      "_id": "3254850"
    },
    {
      "text": "Madduri S, Vadlamani R, Burleson W and Tessier R.   A monitor interconnect and support subsystem for multicore processors Proceedings of the Conference on Design, Automation and Test in Europe,  (761-766)",
      "_id": "3254859"
    },
    {
      "text": "Mak T, Sedcole P, Cheung P, Luk W and Lam K.   A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing Proceedings of the First International Symposium on Networks-on-Chip,  (173-182)",
      "_id": "3521031"
    },
    {
      "text": "Walter I, Cidon I, Ginosar R and Kolodny A.   Access Regulation to Hot-Modules in Wormhole NoCs Proceedings of the First International Symposium on Networks-on-Chip,  (137-148)",
      "_id": "3521043"
    },
    {
      "text": "Lu Z, Liu M and Jantsch A.   Layered switching for networks on chip Proceedings of the 44th annual Design Automation Conference,  (122-127)",
      "_id": "3552895"
    },
    {
      "text": "Bolotin E, Cidon I, Ginosar R and Kolodny A.   Routing table minimization for irregular mesh NoCs Proceedings of the conference on Design, automation and test in Europe,  (942-947)",
      "_id": "3654935"
    },
    {
      "text": "Bjerregaard T and Mahadevan S.  2006.  A survey of research and practices of Network-on-chip. ACM Computing Surveys (CSUR), 38:1,  (1-es), Online publication date: 29-Jun-2006.",
      "_id": "3763265"
    },
    {
      "text": "Genko N, Atienza D, Micheli G, Mendias J, Hermida R and Catthoor F.   A Complete Network-On-Chip Emulation Framework Proceedings of the conference on Design, Automation and Test in Europe - Volume 1,  (246-251)",
      "_id": "3994320"
    }
  ],
  "3880996": [],
  "3609787": [
    {
      "text": "Mohammad Abdullah Al Faruque, Thomas Ebi, Jorg Henkel, \"Configurable links for runtime adaptive on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 256-261, 2009.",
      "_id": "3254747"
    },
    {
      "text": "Carles Hern\u00e1ndez, Federico Silla, Jos\u00e9 Duato, \"A methodology for the characterization of process variation in NoC links\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 685-690, 2010.",
      "_id": "3032987"
    },
    {
      "text": "Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen, \"Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 39-44, 2010.",
      "_id": "3032914"
    },
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.",
      "_id": "2548274"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    }
  ],
  "2346444": [
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Jongmin Won, Gwangsun Kim, John Kim, Ted Jiang, Mike Parker, Steve Scott, \"Overcoming far-end congestion in large-scale networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 415-427, 2015.",
      "_id": "1736114"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    }
  ],
  "3630825": [
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"3-D Topologies for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    }
  ],
  "2624827": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "3465118": [],
  "3215392": [
    {
      "text": "Alain Fourmigue, Giovanni Beltrame, Gabriela Nicolescu, El Mostapha Aboulhamid, Ian O'Connor, \"Multi-granularity thermal evaluation of 3D MPSoC architectures\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2796985"
    }
  ],
  "3874928": [
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    },
    {
      "text": "Sudeep Pasricha, \"Exploring serial vertical interconnects for 3D ICs\", <i>Design Automation Conference 2009. DAC '09. 46th ACM/IEEE</i>, pp. 581-586, 2009.",
      "_id": "3154012"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.",
      "_id": "3254927"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit K. Mishra, Yuan Xie, N. Vijaykrishnan, Chita R. Das, \"MIRA: A Multi-layered On-Chip Interconnect Router Architecture\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 251-261, 2008.",
      "_id": "3509420"
    }
  ],
  "4445955": [
    {
      "text": "K. Goossens, J. van Meerbergen, A. Peeters, R. Wielage, \"Networks on silicon: combining best-effort and guaranteed services\", <i>Design Automation and Test in Europe Conference and Exhibition 2002. Proceedings</i>, pp. 423-425, 2002.",
      "_id": "4358199"
    },
    {
      "text": "T. Simunic, S. Boyd, \"Managing power consumption in networks on chips\", <i>Design Automation and Test in Europe Conference and Exhibition 2002. Proceedings</i>, pp. 110-116, 2002.",
      "_id": "4119269"
    },
    {
      "text": "Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, \"Design of a low power NoC router using Marching Memory Through type\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 111-118, 2014.",
      "_id": "1900893"
    }
  ],
  "4291892": [
    {
      "text": "Hangsheng Wang, Li-Shiuan Peh, S. Malik, \"A technology-aware and energy-oriented topology exploration for on-chip networks\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1238-1243 Vol. 2, 2005.",
      "_id": "3994511"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple virtual channel allocation for high throughput and high frequency on-chip routers\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-11, 2010.",
      "_id": "3050681"
    },
    {
      "text": "Martha Mercaldi Kim, John D. Davis, Mark Oskin, Todd Austin, \"Polymorphic On-Chip Networks\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 101-112, 2008.",
      "_id": "3509407"
    },
    {
      "text": "Li Shang, L. Peh, A. Kumar, N.K. Jha, \"Thermal Modeling Characterization and Management of On-Chip Networks\", <i>Microarchitecture 2004. MICRO-37 2004. 37th International Symposium on</i>, pp. 67-78, 2004.",
      "_id": "4178250"
    },
    {
      "text": "Chrysostomos A. Nicopoulos, Dongkook Park, Jongman Kim, N. Vijaykrishnan, Mazin S. Yousif, Chita R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <i>Microarchitecture 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on</i>, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, \"Statistical Approach to NoC Design\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 171-180, 2008.",
      "_id": "3332679"
    }
  ],
  "3810350": [
    {
      "text": "Umit Y. Ogras, Radu Marculescu, \"Analytical Router Modeling for Networks-on-Chip Performance Analysis\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "Ryan Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, Behrooz Shirazi, \"An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 192-193, 2014.",
      "_id": "1900873"
    },
    {
      "text": "Ran Manevich, Israel Cidon, Avinoam Kolodny, \"Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178003"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Beizer, Deuk Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <i>Application-specific Systems Architectures and Processors (ASAP) 2010 21st IEEE International Conference on</i>, pp. 73-80, 2010.",
      "_id": "3015665"
    }
  ],
  "3990722": [
    {
      "text": "Sahu P and Chattopadhyay S.  2018.  A survey on application mapping strategies for Network-on-Chip design. Journal of Systems Architecture: the EUROMICRO Journal, 59:1,  (60-76), Online publication date: 1-Jan-2013.",
      "_id": "2206378"
    },
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Chao H, Chen Y, Tung S, Hsiung P and Chen S.   Congestion-aware scheduling for NoC-based reconfigurable systems Proceedings of the Conference on Design, Automation and Test in Europe,  (1561-1566)",
      "_id": "2548292"
    },
    {
      "text": "Gill G, Attarde S, Lacourba G and Nowick S.   A low-latency adaptive asynchronous interconnection network using bi-modal router nodes Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (193-200)",
      "_id": "2685962"
    },
    {
      "text": "Horak M, Nowick S, Carlberg M and Vishkin U.   A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (43-50)",
      "_id": "2912709"
    },
    {
      "text": "Al Faruque M and Henkel J.  2008.  Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484848. 978-3-9810801-3-1,  (1238-1243)",
      "_id": "3464977"
    },
    {
      "text": "Palesi M, Longo G, Signorino S, Holsmark R, Kumar S and Catania V.   Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (97-106)",
      "_id": "3332695"
    },
    {
      "text": "Chen G, Li F, Son S and Kandemir M.   Application mapping for chip multiprocessors Proceedings of the 45th annual Design Automation Conference,  (620-625)",
      "_id": "3362996"
    },
    {
      "text": "Wang J, Zeng H, Huang K, Zhang G and Tang Y.   Zero-efficient buffer design for reliable network-on-chip in tiled chip-multi-processor Proceedings of the conference on Design, automation and test in Europe,  (792-795)",
      "_id": "3465168"
    },
    {
      "text": "Al Faruque M and Henkel J.   Minimizing virtual channel buffer for routers in on-chip communication architectures Proceedings of the conference on Design, automation and test in Europe,  (1238-1243)",
      "_id": "3464977"
    },
    {
      "text": "Salminen E, Kulmala A and Hamalainen T.  2007.  On network-on-chip comparison 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341515. 0-7695-2978-X,  (503-510)",
      "_id": "3656982"
    },
    {
      "text": "Grecu C, Ivanov A, Pande P, Jantsch A, Salminen E, Ogras U and Marculescu R.   Towards Open Network-on-Chip Benchmarks Proceedings of the First International Symposium on Networks-on-Chip",
      "_id": "3521025"
    },
    {
      "text": "Benini L.  2006.  Application Specific NoC Design 2006 Design, Automation and Test in Europe. 10.1109/DATE.2006.243857. 3-9810801-1-4,  (1-5)",
      "_id": "3833981"
    },
    {
      "text": "Benini L.   Application specific NoC design Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (491-495)",
      "_id": "3833981"
    },
    {
      "text": "Soteriou V, Wang H and Peh L.   A Statistical Traffic Model for On-Chip Interconnection Networks Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation,  (104-116)",
      "_id": "3885903"
    }
  ],
  "2734388": [],
  "4335232": [
    {
      "text": "Fernando Moraes, Ney Calazans, Aline Mello, Leandro M\u00f6ller, Luciano Ost, \"HERMES: an infrastructure for low area overhead packet-switching networks on chip\", <i>Integration, the VLSI Journal</i>, vol. 38, pp. 69, 2004.",
      "_id": "4094295"
    }
  ],
  "4031174": [],
  "3833379": [
    {
      "text": "Lee D, Parikh R and Bertacco V.   Highly Fault-tolerant NoC Routing with Application-aware Congestion Management Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618247"
    },
    {
      "text": "Ramakrishna M, Gratz P and Sprintson A.  2013.  GCA: Global congestion awareness for load balance in Networks-on-Chip 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558405. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178006"
    },
    {
      "text": "Manevich R, Cidon I and Kolodny A.  2013.  Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs) 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558412. 978-1-4673-6493-5,  (1-8)",
      "_id": "2178003"
    },
    {
      "text": "Rahmani A, Vaddina K, Latif K, Liljeberg P, Plosila J and Tenhunen H.   Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (177-184)",
      "_id": "2437748"
    },
    {
      "text": "Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J and Tenhunen H.   CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks Proceedings of the Conference on Design, Automation and Test in Europe,  (320-325)",
      "_id": "2548321"
    },
    {
      "text": "Kohler A, Schley G and Radetzki M.  2019.  Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:6,  (883-896), Online publication date: 1-Jun-2010.",
      "_id": "2995751"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.  2008.  BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs 2008 Design, Automation and Test in Europe. 10.1109/DATE.2008.4484871. 978-3-9810801-3-1,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Lotfi-Kamran P, Daneshtalab M, Lucas C and Navabi Z.   BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs Proceedings of the conference on Design, automation and test in Europe,  (1408-1413)",
      "_id": "3465057"
    },
    {
      "text": "Schonwald T, Zimmermann J, Bringmann O and Rosenstiel W.  2007.  Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341518. 0-7695-2978-X,  (527-534)",
      "_id": "3656984"
    }
  ],
  "3321026": [
    {
      "text": "Yan Pan, John Kim, Gokhan Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Jung Ho Ahn, Sungwoo Choo, John Kim, \"Network within a network approach to create a scalable high-radix router microarchitecture\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567919"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Paolo Grani, Roberto Proietti, Venkatesh Akella, S. J. Ben Yoo, \"Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 289-300, 2017.",
      "_id": "1120325"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Yigit Demir, Nikos Hardavellas, \"Parka: Thermally Insulated Nanophotonic Interconnects\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618237"
    }
  ],
  "4134087": [
    {
      "text": "Ramrakhyani A and Krishna T.  2017.  Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.44. 978-1-5090-4985-1,  (253-264)",
      "_id": "1120348"
    },
    {
      "text": "Kwon H, Samajdar A and Krishna T.   Rethinking NoCs for Spatial Neural Network Accelerators Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012866"
    },
    {
      "text": "Sahu P and Chattopadhyay S.  2018.  A survey on application mapping strategies for Network-on-Chip design. Journal of Systems Architecture: the EUROMICRO Journal, 59:1,  (60-76), Online publication date: 1-Jan-2013.",
      "_id": "2206378"
    },
    {
      "text": "Modarressi M, Tavakkol A and Sarbazi-Azad H.  2011.  Application-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19:11,  (2010-2022), Online publication date: 1-Nov-2011.",
      "_id": "2764956"
    },
    {
      "text": "Seiculescu C, Murali S, Benini L and De Micheli G.  2010.  A method to remove deadlocks in Networks-on-Chips with Wormhole flow control 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457071. 978-3-9810801-6-2,  (1625-1628)",
      "_id": "3033142"
    },
    {
      "text": "Minje Jun , Sungroh Yoon  and Eui-Young Chung .  2010.  Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457030. 978-3-9810801-6-2,  (1390-1395)",
      "_id": "3033012"
    },
    {
      "text": "Guerre A, Ventroux N, David R and Merigot A.   Hierarchical Network-on-Chip for Embedded Many-Core Architectures Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (189-196)",
      "_id": "2912707"
    },
    {
      "text": "Jun M, Yoon S and Chung E.   Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network Proceedings of the Conference on Design, Automation and Test in Europe,  (1390-1395)",
      "_id": "3033012"
    },
    {
      "text": "Seiculescu C, Murali S, Benini L and De Micheli G.   A method to remove deadlocks in networks-on-chips with wormhole flow control Proceedings of the Conference on Design, Automation and Test in Europe,  (1625-1628)",
      "_id": "3033142"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.   Application-aware deadlock-free oblivious routing Proceedings of the 36th annual international symposium on Computer architecture,  (208-219)",
      "_id": "3303539"
    },
    {
      "text": "Kinsy M, Cho M, Wen T, Suh E, van Dijk M and Devadas S.  2009.  Application-aware deadlock-free oblivious routing. ACM SIGARCH Computer Architecture News, 37:3,  (208-219), Online publication date: 15-Jun-2009.",
      "_id": "3303539"
    },
    {
      "text": "Seiculescu C, Murali S, Benini L and De Micheli G.   NoC topology synthesis for supporting shutdown of voltage islands in SoCs Proceedings of the 46th Annual Design Automation Conference,  (822-825)",
      "_id": "3154025"
    },
    {
      "text": "Murali S, Seiculescu C, Benini L and De Micheli G.   Synthesis of networks on chips for 3D systems on chips Proceedings of the 2009 Asia and South Pacific Design Automation Conference,  (242-247)",
      "_id": "3236157"
    },
    {
      "text": "Gilabert F, Medardoni S, Bertozzi D, Benini L, Gomez M, Lopez P and Duato J.   Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip,  (107-116)",
      "_id": "3332684"
    },
    {
      "text": "Schonwald T, Zimmermann J, Bringmann O and Rosenstiel W.  2007.  Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). 10.1109/DSD.2007.4341518. 0-7695-2978-X,  (527-534)",
      "_id": "3656984"
    },
    {
      "text": "Wu X, Ragheb T, Aziz A and Massoud Y.   Implementing DSP Algorithms with On-Chip Networks Proceedings of the First International Symposium on Networks-on-Chip,  (307-316)",
      "_id": "3521046"
    },
    {
      "text": "Kim D, Kim K, Kim J, Lee S and Yoo H.   Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC Proceedings of the First International Symposium on Networks-on-Chip,  (30-39)",
      "_id": "3521029"
    },
    {
      "text": "Shen W, Chao C, Lien Y and Wu A.   A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network Proceedings of the First International Symposium on Networks-on-Chip,  (317-322)",
      "_id": "3521041"
    },
    {
      "text": "Murali S, Meloni P, Angiolini F, Atienza D, Carta S, Benini L, De Micheli G and Raffo L.  2006.  Designing Application-Specific Networks on Chips with Floorplan Information 2006 IEEE/ACM International Conference on Computer Aided Design. 10.1109/ICCAD.2006.320058. 1-59593-389-1,  (355-362)",
      "_id": "3854914"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A and Goossens K.   Mapping and configuration methods for multi-use-case networks on chips Asia and South Pacific Conference on Design Automation, 2006.. 10.1109/ASPDAC.2006.1594673. 0-7803-9451-8,  (146-151)",
      "_id": "3821097"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A, Goossens K and De Micheli G.   Mapping and configuration methods for multi-use-case networks on chips Proceedings of the 2006 Asia and South Pacific Design Automation Conference,  (146-151)",
      "_id": "3821097"
    },
    {
      "text": "Murali S, Atienza D, Benini L and De Michel G.   A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip Proceedings of the 43rd annual Design Automation Conference,  (845-848)",
      "_id": "3731684"
    },
    {
      "text": "Murali S, Meloni P, Angiolini F, Atienza D, Carta S, Benini L, De Micheli G and Raffo L.   Designing application-specific networks on chips with floorplan information Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design,  (355-362)",
      "_id": "3854914"
    },
    {
      "text": "Bjerregaard T and Mahadevan S.  2006.  A survey of research and practices of Network-on-chip. ACM Computing Surveys (CSUR), 38:1,  (1-es), Online publication date: 29-Jun-2006.",
      "_id": "3763265"
    },
    {
      "text": "Benini L.   Application specific NoC design Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (491-495)",
      "_id": "3833981"
    },
    {
      "text": "Murali S, Coenen M, Radulescu A, Goossens K and De Micheli G.   A methodology for mapping multiple use-cases onto networks on chips Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (118-123)",
      "_id": "3834141"
    },
    {
      "text": "Hansson A, Goossens K and R\u00c7\u008edulescu A.   A unified approach to constrained mapping and routing on network-on-chip architectures Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis,  (75-80)",
      "_id": "3990703"
    },
    {
      "text": "Ogras U and Marculescu R.   Application-specific network-on-chip architecture customization via long-range link insertion Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design,  (246-253)",
      "_id": "4013803"
    },
    {
      "text": "Goossens K, Dielissen J, Gangwal O, Pestana S, Radulescu A and Rijpkema E.   A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification Proceedings of the conference on Design, Automation and Test in Europe - Volume 2,  (1182-1187)",
      "_id": "3994326"
    },
    {
      "text": "Ogras U and Marculescu R.   Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach Proceedings of the conference on Design, Automation and Test in Europe - Volume 1,  (352-357)",
      "_id": "3994440"
    }
  ],
  "4445881": [],
  "4260444": [
    {
      "text": "Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, Mani Azimi, \"Application-to-core mapping policies to reduce memory system interference in multi-core systems\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 107-118, 2013.",
      "_id": "2305188"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"Contention-aware application mapping for Network-on-Chip communication architectures\", <i>Computer Design 2008. ICCD 2008. IEEE International Conference on</i>, pp. 164-169, 2008.",
      "_id": "3486832"
    },
    {
      "text": "Ewerson Luiz de Souza Carvalho, Ney Laert Vilar Calazans, Fernando Gehm Moraes, \"Dynamic Task Mapping for MPSoCs\", <i>Design & Test of Computers IEEE</i>, vol. 27, no. 5, pp. 26-35, 2010.",
      "_id": "2943059"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    }
  ],
  "3715274": [
    {
      "text": "Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, Luca P. Carloni, \"Photonic NoC for DMA Communications in Chip Multiprocessors\", <i>High-Performance Interconnects 2007. HOTI 2007. 15th Annual IEEE Symposium on</i>, pp. 29-38, 2007.",
      "_id": "3671861"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    }
  ],
  "4283376": [
    {
      "text": "George Michelogiannakis, William J. Dally, \"Elastic Buffer Flow Control for On-Chip Networks\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 2, pp. 295-309, 2013.",
      "_id": "3274274"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Xin Wang, Tapani Ahonen, Jari Nurmi, \"Applying CDMA Technique to Network-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 15, no. 10, pp. 1091-1100, 2007.",
      "_id": "3630854"
    },
    {
      "text": "S.G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O.P. Gangwal, \"Cost-performance trade-offs in networks on chip: a simulation-based approach\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 764-769 Vol.2, 2004.",
      "_id": "4134793"
    },
    {
      "text": "A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, P. Wielage, \"An efficient on-chip network interface offering guaranteed services shared-memory abstraction and flexible network configuration\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 878-883 Vol.2, 2004.",
      "_id": "4134806"
    },
    {
      "text": "F. Angiolini, P. Meloni, S. Carta, L. Benini, L. Raffo, \"Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.",
      "_id": "3833969"
    },
    {
      "text": "S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini, \"Serialized Asynchronous Links for NoC\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1003-1008, 2008.",
      "_id": "3465094"
    }
  ],
  "3810372": [
    {
      "text": "Minje Jun, Sungroh Yoon, Eui-Young Chung, \"Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1390-1395, 2010.",
      "_id": "3033012"
    },
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "4298769": [
    {
      "text": "Antonio Pullini, Federico Angiolini, Davide Bertozzi, Luca Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <i>Integrated Circuits and Systems Design 18th Symposium on</i>, pp. 224-229, 2005.",
      "_id": "4051898"
    }
  ],
  "3887184": [
    {
      "text": "Fawaz Alazemi, Arash AziziMazreah, Bella Bose, Lizhong Chen, \"Routerless Network-on-Chip\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 492-503, 2018.",
      "_id": "778678"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <i>Computer Architecture (ISCA) 2017 ACM/IEEE 44th Annual International Symposium on</i>, pp. 703-715, 2017.",
      "_id": "1161549"
    },
    {
      "text": "Mingche Lai, Zhiying Wang, Lei Gao, Hongyi Lu, Kui Dai, \"A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 630-633, 2008.",
      "_id": "3363077"
    },
    {
      "text": "Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, \"Design of a low power NoC router using Marching Memory Through type\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 111-118, 2014.",
      "_id": "1900893"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    }
  ],
  "4335208": [
    {
      "text": "Luis A. Plana, Steve B. Furber, Steve Temple, Mukaram Khan, Yebin Shi, Jian Wu, Shufan Yang, \"A GALS Infrastructure for a Massively Parallel Multiprocessor\", <i>Design & Test of Computers IEEE</i>, vol. 24, no. 5, pp. 454-463, 2007.",
      "_id": "3581351"
    },
    {
      "text": "Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach, \"A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 149-158, 2008.",
      "_id": "3332701"
    },
    {
      "text": "Luis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, Jian Wu, \"An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 215-216, 2008.",
      "_id": "3332697"
    },
    {
      "text": "Wei Song, Doug Edwards, Jose Luis Nunez-Yanez, Sohini Dasgupta, \"Adaptive stochastic routing in fault-tolerant on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 32-37, 2009.",
      "_id": "3129390"
    },
    {
      "text": "Tarik Ono, Mark Greenstreet, \"A modular synchronizing FIFO for NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 224-233, 2009.",
      "_id": "3129387"
    },
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 43-50, 2010.",
      "_id": "2912709"
    },
    {
      "text": "Tushar N. K. Jain, Paul V. Gratz, Alex Sprintson, Gwan Choi, \"Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 51-58, 2010.",
      "_id": "2912710"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <i>Journal of Systems Architecture</i>, vol. 50, pp. 105, 2004.",
      "_id": "4100912"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. Rdulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <i>IEE Proceedings - Computers and Digital Techniques</i>, vol. 150, pp. 294, 2003.",
      "_id": "4258604"
    }
  ],
  "3982562": [
    {
      "text": "E. Beigne, P. Vivet, \"Design of on-chip and off-chip interfaces for a GALS NoC architecture\", <i>Asynchronous Circuits and Systems 2006. 12th IEEE International Symposium on</i>, pp. 10 pp.-183, 2006.",
      "_id": "3821449"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, A. Greiner, \"Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655145"
    },
    {
      "text": "Tobias Bjerregaard, Mikkel Bystrup Stensgaard, Jens Sparso, \"A Scalable Timing-Safe Network-on-Chip Architecture with an Integrated Clock Distribution Method\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654933"
    },
    {
      "text": "S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini, \"Serialized Asynchronous Links for NoC\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1003-1008, 2008.",
      "_id": "3465094"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Developing Mesochronous Synchronizers to Enable 3D NoCs\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1414-1419, 2008.",
      "_id": "3465056"
    },
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 262-267, 2009.",
      "_id": "3254850"
    }
  ],
  "3678172": [
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeff Draper, \"Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 250-255, 2009.",
      "_id": "3129376"
    },
    {
      "text": "Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, Li-Shiuan Peh, \"Design of a High-Throughput Distributed Shared-Buffer NoC Router\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 69-78, 2010.",
      "_id": "2912722"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, H. Jonathan Chao, \"Design of High-Radix Clos Network-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 181-188, 2010.",
      "_id": "2912712"
    },
    {
      "text": "Pablo Abad, Pablo Prieto, Luc\u00eda G. Menezo, Adri\u00b4n Colaso, Valentin Puente, Jos\u00e9-\u00c1ngel Gregorio, \"TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 99-106, 2012.",
      "_id": "2437733"
    },
    {
      "text": "Miguel Gorgues, Dong Xiang, Jos\u00e9 Flich, Zhigang Yu, Jos\u00e9 Duato, \"Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 25-32, 2014.",
      "_id": "1900868"
    },
    {
      "text": "Bo Zhao, Youtao Zhang, Jun Yang, \"A speculative arbiter design to enable high-frequency many-VC router in NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178010"
    },
    {
      "text": "Karthi Duraisamy, Partha Pratim Pande, \"Performance evaluation and design trade-offs for wireless-enabled SMART NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1360-1365, 2017.",
      "_id": "1097603"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    },
    {
      "text": "Wen Zong, Michael Opoku Agyemen, Xiaohang Wang, Terrence Maky, \"Unbiased Regional Congestion Aware Selection Function for NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618263"
    }
  ],
  "2755033": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    }
  ],
  "3795167": [],
  "3836132": [
    {
      "text": "Timo Schonwald, Jochen Zimmermann, Oliver Bringmann, Wolfgang Rosenstiel, \"Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 527-534, 2007.",
      "_id": "3656984"
    },
    {
      "text": "Reetuparna Das, Asit K. Mishra, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Ravishankar Iyer, Mazin S. Yousif, Chita R. Das, \"Performance and power optimization through data compression in Network-on-Chip architectures\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 215-225, 2008.",
      "_id": "3480592"
    },
    {
      "text": "Martin Radetzki, Chaochao Feng, Xueqian Zhao, Axel Jantsch, \"Methods for fault tolerance in networks-on-chip\", <i>ACM Computing Surveys (CSUR)</i>, vol. 46, pp. 1, 2013.",
      "_id": "2166871"
    }
  ],
  "3628564": [
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Khan G and Tino A.   Synthesis of NoC Interconnects for Custom MPSoC Architectures Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (75-82)",
      "_id": "2437743"
    },
    {
      "text": "Modarressi M, Sarbazi-Azad H and Tavakkol A.   Performance and power efficient on-chip communication using adaptive virtual point-to-point connections Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip,  (203-212)",
      "_id": "3129386"
    },
    {
      "text": "Sander O, Glas B, Roth C, Becker J and M\u00c3\u00bcller-Glaser K.   Priority-based packet communication on a bus-shaped structure for FPGA-systems Proceedings of the Conference on Design, Automation and Test in Europe,  (178-183)",
      "_id": "3254917"
    },
    {
      "text": "Chou C, Ogras U and Marculescu R.  2008.  Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27:10,  (1866-1879), Online publication date: 1-Oct-2008.",
      "_id": "3427776"
    },
    {
      "text": "Ogras U, Marculescu R and Marculescu D.   Variation-adaptive feedback control for networks-on-chip with multiple clock domains Proceedings of the 45th annual Design Automation Conference,  (614-619)",
      "_id": "3363112"
    },
    {
      "text": "Ogras U, Marculescu R, Choudhary P and Marculescu D.   Voltage-frequency island partitioning for GALS-based networks-on-chip Proceedings of the 44th annual Design Automation Conference,  (110-115)",
      "_id": "3552909"
    }
  ],
  "3464495": [
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    },
    {
      "text": "Pengju Ren, Qingxin Meng, Xiaowei Ren, Nanning Zheng, \"Fault-tolerant routing for on-chip network without using virtual channels\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903896"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Brisk and limited-impact NoC routing reconfiguration\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001377"
    }
  ],
  "3196814": [],
  "4195046": [
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits\", <i>Proceedings of the IEEE</i>, vol. 97, no. 1, pp. 123-140, 2009.",
      "_id": "3205554"
    },
    {
      "text": "Xiang Wu, Tamer Ragheb, Adnan Aziz, Yehia Massoud, \"Implementing DSP Algorithms with On-Chip Networks\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 307-316, 2007.",
      "_id": "3521046"
    },
    {
      "text": "J. Flich, A. Mejia, P. Lopez, J. Duato, \"Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 183-194, 2007.",
      "_id": "3521021"
    },
    {
      "text": "Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"The Power of Priority: NoC Based Distributed Cache Coherency\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 117-126, 2007.",
      "_id": "3521012"
    },
    {
      "text": "Mikael Millberg, Axel Jantsch, \"A Study of NoC Exit Strategies\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 217-217, 2007.",
      "_id": "3521036"
    },
    {
      "text": "Yury Markovsky, Yatish Patel, John Wawrzynek, \"Using adaptive routing to compensate for performance heterogeneity\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 12-21, 2009.",
      "_id": "3129385"
    },
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8, Evangelia Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 152-160, 2012.",
      "_id": "2437751"
    },
    {
      "text": "Georgios Tsiligiannis, Laurence Pierre, \"A Mixed Verification Strategy Tailored for Networks on Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 161-168, 2012.",
      "_id": "2437753"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"3-D Topologies for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    }
  ],
  "4172514": [
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, Gregory Chen, \"A Reliable Routing Architecture and Algorithm for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    },
    {
      "text": "Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.",
      "_id": "2777171"
    },
    {
      "text": "S. Manolache, P. Eles, Z. Peng, \"Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC\", <i>Design Automation Conference 2005. Proceedings. 42nd</i>, pp. 266-269, 2005.",
      "_id": "3891518"
    },
    {
      "text": "S. Murali, D. Atienza, L. Benini, G. De Micheli, \"A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip\", <i>Design Automation Conference 2006 43rd ACM/IEEE</i>, pp. 845-848, 2006.",
      "_id": "3731684"
    }
  ],
  "4131651": [
    {
      "text": "Mehdi Modarressi, Arash Tavakkol, Hamid Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2010-2022, 2011.",
      "_id": "2764956"
    },
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    }
  ],
  "2513141": [
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    }
  ],
  "2206378": [],
  "3525967": [
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    }
  ],
  "2445947": [
    {
      "text": "Ujjwal Gupta, Umit Y. Ogras, \"Extending networks from chips to flexible and stretchable electronics\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-6, 2016.",
      "_id": "1320580"
    },
    {
      "text": "Md Shahriar Shamim, Jagan Muralidharan, Amlan Ganguly, \"An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618256"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    },
    {
      "text": "Naseef Mansoor, Amlan Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618249"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "4285201": [
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    },
    {
      "text": "J. Henkel, W. Wolf, S. Chakradhar, \"On-chip networks: a scalable communication-centric embedded system design paradigm\", <i>VLSI Design 2004. Proceedings. 17th International Conference on</i>, pp. 845-851, 2004.",
      "_id": "4195022"
    },
    {
      "text": "C. Grecu, A. Ivanov, R. Saleh, E.S. Sogomonyan, Partha Pratim Pande, \"On-line fault detection and location for NoC interconnects\", <i>On-Line Testing Symposium 2006. IOLTS 2006. 12th IEEE International</i>, pp. 6 pp., 2006.",
      "_id": "3872291"
    }
  ],
  "4172309": [
    {
      "text": "Pablo Abad, Pablo Prieto, Luc\u00eda G. Menezo, Adri\u00b4n Colaso, Valentin Puente, Jos\u00e9-\u00c1ngel Gregorio, \"TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 99-106, 2012.",
      "_id": "2437733"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3651299": [
    {
      "text": "Kim D, Yoo S and Lee S.   A Network Congestion-Aware Memory Controller Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (257-264)",
      "_id": "2912713"
    },
    {
      "text": "Diemer J and Ernst R.   A link arbitration scheme for quality of service in a latency-optimized network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (574-577)",
      "_id": "3254739"
    }
  ],
  "3008978": [
    {
      "text": "Werner S, Navaridas J and Lujan M.  2017.  Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.23. 978-1-5090-4985-1,  (265-276)",
      "_id": "1120365"
    },
    {
      "text": "Doppa J, Kim R, Isakov M, Kinsy M, Kwon H and Krishna T.   Adaptive Manycore Architectures for Big Data Computing Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012858"
    },
    {
      "text": "Tala M, Castellari M, Balboni M and Bertozzi D.  2016.  Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579331. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320597"
    },
    {
      "text": "Xu Y, Zhao B, Zhang Y and Yang J.  2015.  Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers. ACM Transactions on Parallel Computing, 2:1,  (1-23), Online publication date: 21-May-2015.",
      "_id": "3050681"
    },
    {
      "text": "Li H, Le Beux S, Thonnart Y and O'Connor I.   Complementary communication path for energy efficient on-chip optical interconnects Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1616052"
    },
    {
      "text": "Hu Q, Liu P, Huang M and Xie X.   Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618243"
    },
    {
      "text": "Abadal S, Nemirovsky M, Alarc\u00c3\u00b3n E and Cabellos-Aparicio A.   Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618232"
    },
    {
      "text": "Balboni M, Obon M, Capotondi A, Tatenguem H, Ghiribaldi A, Ramini L, Vinal V, Marongiu A and Bertozzi D.  2014.  Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008764. 978-1-4799-5347-9,  (72-79)",
      "_id": "1900860"
    },
    {
      "text": "Daya B, Chen C, Subramanian S, Kwon W, Park S, Krishna T, Holt J, Chandrakasan A and Peh L.  2014.  SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853232. 978-1-4799-4394-4,  (25-36)",
      "_id": "2062393"
    },
    {
      "text": "Abadal S, Alarc\u00c3\u00b3n E, Cabellos-Aparicio A, Lemme M and Nemirovsky M.   Graphene-enabled wireless communication for massive multicore architectures. IEEE Communications Magazine. 10.1109/MCOM.2013.6658665, 51:11,  (137-143)",
      "_id": "2161057"
    },
    {
      "text": "Krishna T, Chen C, Kwon W and Peh L.   Breaking the on-chip latency barrier using SMART Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (378-389)",
      "_id": "2305201"
    },
    {
      "text": "Kurian G, Khan O and Devadas S.   The locality-aware adaptive cache coherence protocol Proceedings of the 40th Annual International Symposium on Computer Architecture,  (523-534)",
      "_id": "2342617"
    },
    {
      "text": "Kurian G, Khan O and Devadas S.  2013.  The locality-aware adaptive cache coherence protocol. ACM SIGARCH Computer Architecture News, 41:3,  (523-534), Online publication date: 26-Jun-2013.",
      "_id": "2342617"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks 2012 ACM/IEEE 39th International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2012.6237013. 978-1-4673-0476-4,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Navaridas J, Khan B, Khan S, Faraboschi P and Luj\u00c3\u00a1n M.   Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (91-98)",
      "_id": "2437746"
    },
    {
      "text": "Sun C, Chen C, Kurian G, Wei L, Miller J, Agarwal A, Peh L and Stojanovic V.   DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (201-210)",
      "_id": "2437752"
    },
    {
      "text": "Chang K, Deb S, Ganguly A, Yu X, Sah S, Pande P, Belzer B and Heo D.  2012.  Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems, 8:3,  (1-25), Online publication date: 1-Aug-2012.",
      "_id": "2473602"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.  2012.  Tolerating process variations in nanophotonic on-chip networks. ACM SIGARCH Computer Architecture News, 40:3,  (142-152), Online publication date: 5-Sep-2012.",
      "_id": "2603306"
    },
    {
      "text": "Xu Y, Yang J and Melhem R.   Tolerating process variations in nanophotonic on-chip networks Proceedings of the 39th Annual International Symposium on Computer Architecture,  (142-152)",
      "_id": "2603306"
    },
    {
      "text": "Abousamra A, Melhem R and Jones A.   Two-hop free-space based optical interconnects for chip multiprocessors Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (89-96)",
      "_id": "2685947"
    }
  ],
  "2575625": [
    {
      "text": "L. Bononi, N. Concer, \"Simulation and analysis of network on chip architectures: ring spidergon and 2D mesh\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 2, pp. 6 pp., 2006.",
      "_id": "3833995"
    }
  ],
  "4119278": [
    {
      "text": "Umit Y. Ogras, Radu Marculescu, \"Analytical Router Modeling for Networks-on-Chip Performance Analysis\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi Nikdast, Zhehui Wang, \"A NoC Traffic Suite Based on Real Applications\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 66-71, 2011.",
      "_id": "2860374"
    },
    {
      "text": "V. Soteriou, Hangsheng Wang, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <i>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</i>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "Xiaohang Wang, Mei Yang, Yingtao Jiang, Peng Liu, Masoud Daneshtalab, Maurizio Palesi, Terrence Mak, \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.",
      "_id": "2178008"
    }
  ],
  "4195022": [
    {
      "text": "Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, \"A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 19-24, 2009.",
      "_id": "3308561"
    },
    {
      "text": "Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"The Power of Priority: NoC Based Distributed Cache Coherency\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 117-126, 2007.",
      "_id": "3521012"
    },
    {
      "text": "Zheng Shi, Alan Burns, \"Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 161-170, 2008.",
      "_id": "3332698"
    }
  ],
  "3427739": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Beizer, Deuk Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <i>Application-specific Systems Architectures and Processors (ASAP) 2010 21st IEEE International Conference on</i>, pp. 73-80, 2010.",
      "_id": "3015665"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "Naseef Mansoor, Amlan Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618249"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3854914": [
    {
      "text": "Martha Mercaldi Kim, John D. Davis, Mark Oskin, Todd Austin, \"Polymorphic On-Chip Networks\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 101-112, 2008.",
      "_id": "3509407"
    },
    {
      "text": "Amit Verma, Pritpal S. Multani, Daniel Mueller-Gritschneder, Vladimir Todorov, Ulf Schlichtmann, \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-7, 2013.",
      "_id": "2178007"
    },
    {
      "text": "Vladimir Todorov, Daniel Mueller-Gritschneder, Helmut Reinig, Ulf Schlichtmann, \"A spectral clustering approach to application-specific Network-on-Chip synthesis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1783-1788, 2013.",
      "_id": "2280820"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.",
      "_id": "3254927"
    }
  ],
  "3810329": [
    {
      "text": "S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini, \"Serialized Asynchronous Links for NoC\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1003-1008, 2008.",
      "_id": "3465094"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Developing Mesochronous Synchronizers to Enable 3D NoCs\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1414-1419, 2008.",
      "_id": "3465056"
    },
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    },
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    }
  ],
  "4029938": [
    {
      "text": "Natalie Enright Jerger, Mikko Lipasti, Li-Shiuan Peh, \"Circuit-Switched Coherence\", <i>Computer Architecture Letters</i>, vol. 6, no. 1, pp. 5-8, 2007.",
      "_id": "3332688"
    },
    {
      "text": "Yatin Hoskote, Sriram Vangal, Arvind Singh, Nitin Borkar, Shekhar Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "Pascal T. Wolkotte, Philip K.F. Holzenspies, Gerard J.M. Smit, \"Fast Accurate and Detailed NoC Simulations\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 323-332, 2007.",
      "_id": "3521045"
    },
    {
      "text": "Arnab Banerjee, Robert Mullins, Simon Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 163-172, 2007.",
      "_id": "3521011"
    },
    {
      "text": "Natalie D. Enright Jerger, Li-Shiuan Peh, Mikko H. Lipasti, \"Circuit-Switched Coherence\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "Arnab Banerjee, Simon W. Moore, \"Flow-aware allocation for on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 183-192, 2009.",
      "_id": "3129357"
    },
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8, Evangelia Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 152-160, 2012.",
      "_id": "2437751"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "3486560": [
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3803026": [
    {
      "text": "Dan Zhao, Yi Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Umit Y. Ogras, Paul Bogdan, Radu Marculescu, \"An Analytical Approach for Network-on-Chip Performance Analysis\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 2001-2013, 2010.",
      "_id": "2995792"
    },
    {
      "text": "Abbas Eslami Kiasari, Zhonghai Lu, Axel Jantsch, \"An Analytical Latency Model for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 1, pp. 113-123, 2013.",
      "_id": "2243540"
    }
  ],
  "2207551": [],
  "3221996": [
    {
      "text": "Schoeberl M.  2018.  Design of a time-predictable multicore processor: The T-CREST project 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342138. 978-3-9819263-0-9,  (909-912)",
      "_id": "754688"
    },
    {
      "text": "Spars\u00c3\u00b8 J, Kasapaki E and Schoeberl M.   An area-efficient network interface for a TDM-based network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (1044-1047)",
      "_id": "2280808"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.  2012.  A TDM NoC supporting QoS, multicast, and fast connection set-up 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176690. 978-1-4577-2145-8,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Wang Y and Suh G.   Efficient Timing Channel Protection for On-Chip Networks Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (142-151)",
      "_id": "2437755"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    }
  ],
  "3855094": [
    {
      "text": "Paul Gratz, Boris Grot, Stephen W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Yan Pan, John Kim, Gokhan Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Tushar N. K. Jain, Paul V. Gratz, Alex Sprintson, Gwan Choi, \"Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 51-58, 2010.",
      "_id": "2912710"
    },
    {
      "text": "Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, Li-Shiuan Peh, \"Design of a High-Throughput Distributed Shared-Buffer NoC Router\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 69-78, 2010.",
      "_id": "2912722"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna, Kyung-Hoae Koo, Li-Shiuan Peh, Krishna C. Saraswat, \"Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 173-180, 2010.",
      "_id": "2912702"
    },
    {
      "text": "Armin Runge, Reiner Kolla, \"Using benes networks at fault-tolerant and deflection routing based network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320592"
    },
    {
      "text": "Fawaz Alazemi, Arash AziziMazreah, Bella Bose, Lizhong Chen, \"Routerless Network-on-Chip\", <i>High Performance Computer Architecture (HPCA) 2018 IEEE International Symposium on</i>, pp. 492-503, 2018.",
      "_id": "778678"
    },
    {
      "text": "Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618253"
    },
    {
      "text": "Thomas Moscibroda, Onur Mutlu, \"A case for bufferless routing in on-chip networks\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 196, 2009.",
      "_id": "3303544"
    },
    {
      "text": "Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang, Alok Choudhary, \"Firefly: illuminating future network-on-chip with nanophotonics\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 429, 2009.",
      "_id": "3303547"
    }
  ],
  "3315482": [
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Yuan Yao, Zhonghai Lu, \"DVFS for NoCs in CMPs: A thread voting approach\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 309-320, 2016.",
      "_id": "1436646"
    }
  ],
  "3464350": [
    {
      "text": "Zhu D, Chen L, Yue S and Pedram M.   Application mapping for express channel-based networks-on-chip Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001558"
    },
    {
      "text": "Sahu P and Chattopadhyay S.  2018.  A survey on application mapping strategies for Network-on-Chip design. Journal of Systems Architecture: the EUROMICRO Journal, 59:1,  (60-76), Online publication date: 1-Jan-2013.",
      "_id": "2206378"
    },
    {
      "text": "Weichslgartner A, Wildermann S and Teich J.   Dynamic decentralized mapping of tree-structured applications on NoC architectures Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (201-208)",
      "_id": "2685981"
    },
    {
      "text": "Carvalho E, Calazans N and Moraes F.  2010.  Dynamic Task Mapping for MPSoCs. IEEE Design & Test, 27:5,  (26-35), Online publication date: 1-Sep-2010.",
      "_id": "2943059"
    },
    {
      "text": "Al Faruque M, Ebi T and Henkel J.   Configurable links for runtime adaptive on-chip communication Proceedings of the Conference on Design, Automation and Test in Europe,  (256-261)",
      "_id": "3254747"
    }
  ],
  "4178250": [
    {
      "text": "Jongman Kim, Dongkook Park, T. Theocharides, N. Vijaykrishnan, C.R. Das, \"A low latency router supporting adaptivity for on-chip interconnects\", <i>Design Automation Conference 2005. Proceedings. 42nd</i>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "Chrysostomos A. Nicopoulos, Dongkook Park, Jongman Kim, N. Vijaykrishnan, Mazin S. Yousif, Chita R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <i>Microarchitecture 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on</i>, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "Chih-Hao Chao, Kai-Yuan Jheng, Hao-Yu Wang, Jia-Cheng Wu, An-Yeu Wu, \"Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 223-230, 2010.",
      "_id": "2912701"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 389, 2011.",
      "_id": "2854952"
    }
  ],
  "2166871": [
    {
      "text": "Moriam S and Fettweis G.  2017.  Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7926959. 978-3-9815370-8-6,  (61-66)",
      "_id": "1097733"
    },
    {
      "text": "Runge A and Kolla R.  2016.  Using benes networks at fault-tolerant and deflection routing based network-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579325. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320592"
    },
    {
      "text": "Chen X, Lu Z, Lei Y, Wang Y and Chen S.  2016.  Multi-bit transient fault control for NoC links using 2D fault coding method 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579328. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320578"
    },
    {
      "text": "Rezaei S, Modarressi M, Aminabadi R and Daneshtalab M.   Fault-tolerant 3-D network-on-chip design using dynamic link sharing Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1195-1200)",
      "_id": "1413573"
    },
    {
      "text": "Rambo E, Saidi S and Ernst R.   Providing formal latency guarantees for ARQ-based protocols in networks-on-chip Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (103-108)",
      "_id": "1413571"
    },
    {
      "text": "Abdel-Khalek R and Bertacco V.   Correct runtime operation for NoCs through adaptive-region protection Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1189-1194)",
      "_id": "1413348"
    },
    {
      "text": "Vitkovski A, Soteriou V and Gratz P.   Wear-Aware Adaptive Routing for Networks-on-Chips Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-2)",
      "_id": "1618257"
    },
    {
      "text": "Runge A.   Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618253"
    },
    {
      "text": "Yaghini P, Eghbal A, Yazdi S and Bagherzadeh N.   Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618260"
    },
    {
      "text": "Wunderlich H and Radetzki M.   Multi-Layer Test and Diagnosis for Dependable NoCs Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618258"
    }
  ],
  "3254130": [
    {
      "text": "Parasar M, Farrokhbakht H, Enright Jerger N, Gratz P, Krishna T and San Miguel J.  2020.  DRAIN: Deadlock Removal for Arbitrary Irregular Networks 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA47549.2020.00044. 978-1-7281-6149-5,  (447-460)",
      "_id": "114123"
    },
    {
      "text": "Ansari A, Mishra A, Xu J and Torrellas J.  2014.  Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835953. 978-1-4799-3097-5,  (440-451)",
      "_id": "2025455"
    },
    {
      "text": "Rambo E, Tschiene A, Diemer J, Ahrendts L and Ernst R.  2014.  FMEA-based analysis of a Network-on-Chip for mixed-critical systems 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008759. 978-1-4799-5347-9,  (33-40)",
      "_id": "1900883"
    },
    {
      "text": "Iordanou C, Soteriou V and Aisopos K.  2014.  Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips 2014 32nd IEEE International Conference on Computer Design (ICCD). 10.1109/ICCD.2014.6974715. 978-1-4799-6492-5,  (424-431)",
      "_id": "1900871"
    },
    {
      "text": "Radetzki M, Feng C, Zhao X and Jantsch A.  2013.  Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46:1,  (1-38), Online publication date: 1-Oct-2013.",
      "_id": "2166871"
    },
    {
      "text": "Yu Q, Cano J, Flich J and Ampadu P.   Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (169-176)",
      "_id": "2437756"
    },
    {
      "text": "DeOrio A, Fick D, Bertacco V, Sylvester D, Blaauw D, Hu J and Chen G.  2012.  A Reliable Routing Architecture and Algorithm for NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31:5,  (726-739), Online publication date: 1-May-2012.",
      "_id": "2502657"
    },
    {
      "text": "Kakoee M, Bertacco V and Benini L.  2011.  ReliNoC: A reliable network for priority-based on-chip communication 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763112. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797029"
    },
    {
      "text": "Yu Q, Zhang M and Ampadu P.   Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (105-112)",
      "_id": "2685982"
    },
    {
      "text": "Ababei C, Kia H, Yadav O and Hu J.   Energy and reliability oriented mapping for regular Networks-on-Chip Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (121-128)",
      "_id": "2685946"
    },
    {
      "text": "Meyer B, Hartman A and Thomas D.  2010.  Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). 10.1109/DATE.2010.5457065. 978-3-9810801-6-2,  (1596-1601)",
      "_id": "3033086"
    },
    {
      "text": "Meyer B, Hartman A and Thomas D.   Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs Proceedings of the Conference on Design, Automation and Test in Europe,  (1596-1601)",
      "_id": "3033086"
    }
  ],
  "3321012": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3990703": [
    {
      "text": "Amit Verma, Pritpal S. Multani, Daniel Mueller-Gritschneder, Vladimir Todorov, Ulf Schlichtmann, \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-7, 2013.",
      "_id": "2178007"
    },
    {
      "text": "Shaoteng Liu, Axel Jantsch, Zhonghai Lu, \"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1289-1294, 2012.",
      "_id": "2548394"
    },
    {
      "text": "Markus Winter, Gerhard P. Fettweis, \"Guaranteed service virtual channel allocation in NoCs for run-time task scheduling\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797190"
    },
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    }
  ],
  "3032122": [
    {
      "text": "Schoeberl M.  2018.  One-way shared memory 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2018.8342017. 978-3-9819263-0-9,  (269-272)",
      "_id": "754687"
    },
    {
      "text": "Bhardwaj K, Jiang W and Nowick S.   Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012857"
    },
    {
      "text": "Sorensen R, Pezzarossa L and Sparso J.  2016.  An area-efficient TDM NoC supporting reconfiguration for mode changes 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579324. 978-1-4673-9030-9,  (1-4)",
      "_id": "1320595"
    },
    {
      "text": "Kostrzewa A, Tobuschat S, Ernst R and Saidi S.  2016.  Safe and dynamic traffic rate control for networks-on-chips 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579321. 978-1-4673-9030-9,  (1-8)",
      "_id": "1320586"
    },
    {
      "text": "Kostrzewa A, Saidi S and Ernst R.   Slack-based resource arbitration for real-time networks-on-chip Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1012-1017)",
      "_id": "1413482"
    },
    {
      "text": "Liu S, Lu Z and Jantsch A.   Highway in TDM NoCs Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618248"
    },
    {
      "text": "Kotleas I, Humphreys D, Sorensen R, Kasapaki E, Brandner F and Sparso J.  2014.  A loosely synchronizing asynchronous router for TDM-scheduled NOCs 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008774. 978-1-4799-5347-9,  (151-158)",
      "_id": "1900874"
    },
    {
      "text": "Gomony M, Akesson B and Goossens K.   Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001305"
    },
    {
      "text": "Liu S, Jantsch A and Lu Z.   Parallel probe based dynamic connection setup in TDM NoCs Proceedings of the conference on Design, Automation & Test in Europe,  (1-6)",
      "_id": "2001392"
    },
    {
      "text": "Abousamra A, Jones A and Melhem R.   Proactive circuit allocation in multiplane NoCs Proceedings of the 50th Annual Design Automation Conference,  (1-10)",
      "_id": "2181290"
    },
    {
      "text": "Zhan J, Stoimenov N, Ouyang J, Thiele L, Narayanan V and Xie Y.   Designing energy-efficient NoC for real-time embedded systems through slack optimization Proceedings of the 50th Annual Design Automation Conference,  (1-6)",
      "_id": "2181466"
    },
    {
      "text": "Spars\u00c3\u00b8 J, Kasapaki E and Schoeberl M.   An area-efficient network interface for a TDM-based network-on-chip Proceedings of the Conference on Design, Automation and Test in Europe,  (1044-1047)",
      "_id": "2280808"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.  2012.  A TDM NoC supporting QoS, multicast, and fast connection set-up 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012). 10.1109/DATE.2012.6176690. 978-1-4577-2145-8,  (1283-1288)",
      "_id": "2548496"
    },
    {
      "text": "Schoeberl M, Brandner F, Spars\u00c3\u00b8 J and Kasapaki E.   A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (152-160)",
      "_id": "2437751"
    },
    {
      "text": "Stefan R, Molnos A, Ambrose A and Goossens K.   A TDM NoC supporting QoS, multicast, and fast connection set-up Proceedings of the Conference on Design, Automation and Test in Europe,  (1283-1288)",
      "_id": "2548496"
    }
  ],
  "3834141": [
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1232-1237, 2008.",
      "_id": "3464947"
    },
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000876-000880, 2010.",
      "_id": "3129384"
    },
    {
      "text": "Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <i>Computer-Aided Design 2006. ICCAD '06. IEEE/ACM International Conference on</i>, pp. 355-362, 2006.",
      "_id": "3854914"
    }
  ],
  "4251088": [
    {
      "text": "Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.",
      "_id": "2777171"
    },
    {
      "text": "Dongkook Park, C. Nicopoulos, Jongman Kim, N. Vijaykrishnan, C.R. Das, \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <i>Dependable Systems and Networks 2006. DSN 2006. International Conference on</i>, pp. 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    },
    {
      "text": "Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit K. Mishra, Yuan Xie, N. Vijaykrishnan, Chita R. Das, \"MIRA: A Multi-layered On-Chip Interconnect Router Architecture\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 251-261, 2008.",
      "_id": "3509420"
    }
  ],
  "3654544": [],
  "4033916": [
    {
      "text": "Nithin Michael, Yao Wang, G. Edward Suh, Ao Tang, \"Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-2, 2013.",
      "_id": "2178004"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"Contention-aware application mapping for Network-on-Chip communication architectures\", <i>Computer Design 2008. ICCD 2008. IEEE International Conference on</i>, pp. 164-169, 2008.",
      "_id": "3486832"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, \"A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.",
      "_id": "3834212"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"An automated technique for topology and route generation of application specific on-chip interconnection networks\", <i>Computer-Aided Design 2005. ICCAD-2005. IEEE/ACM International Conference on</i>, pp. 231-237, 2005.",
      "_id": "4013833"
    }
  ],
  "3315485": [
    {
      "text": "Boraten T and Kodi A.   Securing NoCs against timing attacks with non-interference based adaptive routing Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679293"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.  2014.  Unifying on-chip and inter-node switching within the Anton 2 network 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853238. 978-1-4799-4394-4,  (1-12)",
      "_id": "2062434"
    },
    {
      "text": "Abeyratne N, Jeloka S, Kang Y, Blaauw D, Dreslinski R, Das R and Mudge T.  2014.  Quality-of-service for a high-radix switch 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC). 10.1109/DAC.2014.6881490. 978-1-4799-3017-3,  (1-6)",
      "_id": "1903752"
    },
    {
      "text": "Lu Z, Yao Y and Jiang Y.  2014.  Towards stochastic delay bound analysis for Network-on-Chip 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008763. 978-1-4799-5347-9,  (64-71)",
      "_id": "1900877"
    },
    {
      "text": "Kim H, Kim G, Maeng S, Yeo H and Kim J.  2014.  Transportation-network-inspired network-on-chip 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835943. 978-1-4799-3097-5,  (332-343)",
      "_id": "2025480"
    },
    {
      "text": "Abeyratne N, Jeloka S, Kang Y, Blaauw D, Dreslinski R, Das R and Mudge T.   Quality-of-Service for a High-Radix Switch Proceedings of the 51st Annual Design Automation Conference,  (1-6)",
      "_id": "1903752"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.  2014.  Unifying on-chip and inter-node switching within the Anton 2 network. ACM SIGARCH Computer Architecture News, 42:3,  (1-12), Online publication date: 16-Oct-2014.",
      "_id": "2062434"
    },
    {
      "text": "Towles B, Grossman J, Greskamp B and Shaw D.   Unifying on-chip and inter-node switching within the Anton 2 network Proceeding of the 41st annual international symposium on Computer architecuture,  (1-12)",
      "_id": "2062434"
    },
    {
      "text": "Das R, Ausavarungnirun R, Mutlu O, Kumar A and Azimi M.   Application-to-core mapping policies to reduce memory system interference in multi-core systems Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA),  (107-118)",
      "_id": "2305188"
    },
    {
      "text": "Wang Y and Suh G.   Efficient Timing Channel Protection for On-Chip Networks Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip,  (142-151)",
      "_id": "2437755"
    }
  ],
  "3222780": [
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3427776": [
    {
      "text": "Ewerson Luiz de Souza Carvalho, Ney Laert Vilar Calazans, Fernando Gehm Moraes, \"Dynamic Task Mapping for MPSoCs\", <i>Design & Test of Computers IEEE</i>, vol. 27, no. 5, pp. 26-35, 2010.",
      "_id": "2943059"
    },
    {
      "text": "Yury Markovsky, Yatish Patel, John Wawrzynek, \"Using adaptive routing to compensate for performance heterogeneity\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 12-21, 2009.",
      "_id": "3129385"
    },
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "3296790": [
    {
      "text": "Javier Navaridas, Behram Khan, Salman Khan, Paolo Faraboschi, Mikel Luj\u00b4n, \"Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 91-98, 2012.",
      "_id": "2437746"
    },
    {
      "text": "Prasanna Venkatesh Rengasamy, Madhu Mutyam, \"Using packet information for efficient communication in NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 143-150, 2014.",
      "_id": "1900887"
    },
    {
      "text": "Sergi Abadal, Ra\u00fal Mart\u00ednez, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, \"Scalability-oriented multicast traffic characterization\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 180-181, 2014.",
      "_id": "1900857"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    },
    {
      "text": "Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li, \"An abacus turn model for time/space-efficient reconfigurable routing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 259, 2011.",
      "_id": "2854937"
    }
  ],
  "3525968": [
    {
      "text": "Zhao X, Adileh A, Yu Z, Wang Z, Jaleel A and Eeckhout L.   Adaptive memory-side last-level GPU caching Proceedings of the 46th International Symposium on Computer Architecture,  (411-423)",
      "_id": "452806"
    }
  ],
  "4258006": [
    {
      "text": "Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, \"Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 17, no. 11, pp. 1626-1639, 2009.",
      "_id": "3224226"
    },
    {
      "text": "Brett Stanley Feero, Partha Pratim Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <i>Computers IEEE Transactions on</i>, vol. 58, no. 1, pp. 32-45, 2009.",
      "_id": "3215392"
    },
    {
      "text": "Mikkel Bystrup Stensgaard, Jens Spars\u00f8, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 55-64, 2008.",
      "_id": "3332699"
    }
  ],
  "3885903": [
    {
      "text": "Wang Zuo, Shi Feng, Zuo Qi, Ji Weixing, Li Jiaxin, Deng Ning, Xue Licheng, Tan Yuan, Qiao Baojun, \"Group-caching for NoC based multicore cache coherent systems\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 755-760, 2009.",
      "_id": "3254984"
    },
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    },
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi Nikdast, Zhehui Wang, \"A NoC Traffic Suite Based on Real Applications\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 66-71, 2011.",
      "_id": "2860374"
    },
    {
      "text": "Bin Li, Li-Shiuan Peh, Priyadarsan Patra, \"Impact of Process and Temperature Variations on Network-on-Chip Design Exploration\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 117-126, 2008.",
      "_id": "3332690"
    },
    {
      "text": "Min Zhang, Chiu-Sing Choy, \"Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 207-208, 2008.",
      "_id": "3332704"
    },
    {
      "text": "Daniel Gebhardt, Junbok You, Kenneth S. Stevens, \"Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "Paul Bogdan, Miray Kas, Radu Marculescu, Onur Mutlu, \"QuaLe: A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 241-248, 2010.",
      "_id": "2912700"
    },
    {
      "text": "Zhonghai Lu, Yuan Yao, Yuming Jiang, \"Towards stochastic delay bound analysis for Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 64-71, 2014.",
      "_id": "1900877"
    },
    {
      "text": "Sergi Abadal, Ra\u00fal Mart\u00ednez, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, \"Scalability-oriented multicast traffic characterization\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 180-181, 2014.",
      "_id": "1900857"
    },
    {
      "text": "Wen Zong, Michael Opoku Agyemen, Xiaohang Wang, Terrence Maky, \"Unbiased Regional Congestion Aware Selection Function for NoCs\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618263"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    },
    {
      "text": "Mario Badr, Natalie Enright Jerger, \"SynFull: synthetic traffic models capturing cache coherent behaviour\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 109, 2014.",
      "_id": "2062383"
    }
  ],
  "2478232": [
    {
      "text": "Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, Trevor Mudge, \"Quality-of-service for a high-radix switch\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903752"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Brian Towles, J.P. Grossman, Brian Greskamp, David E. Shaw, \"Unifying on-chip and inter-node switching within the Anton 2 network\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 1-12, 2014.",
      "_id": "2062434"
    },
    {
      "text": "Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, D. E. Shaw, John Kim, William J. Dally, \"A detailed and flexible cycle-accurate Network-on-Chip simulator\", <i>Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on</i>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "Ali Bakhoda, John Kim, Tor M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <i>Microarchitecture (MICRO) 2010 43rd Annual IEEE/ACM International Symposium on</i>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "Jonas Diemer, Rolf Ernst, \"Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 155-162, 2010.",
      "_id": "2912705"
    },
    {
      "text": "Yao Wang, G. Edward Suh, \"Efficient Timing Channel Protection for On-Chip Networks\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 142-151, 2012.",
      "_id": "2437755"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Dennis Abts, Natalie D. Enright Jerger, John Kim, Dan Gibson, Mikko H. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 451, 2009.",
      "_id": "3303522"
    },
    {
      "text": "Brian Towles, J. P. Grossman, Brian Greskamp, David E. Shaw, \"Unifying on-chip and inter-node switching within the Anton 2 network\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 42, pp. 1, 2014.",
      "_id": "2062434"
    },
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood, \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 583, 2013.",
      "_id": "2342652"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 401, 2011.",
      "_id": "2854942"
    }
  ],
  "3833995": [
    {
      "text": "Nicola Concer, Salvatore Iamundo, Luciano Bononi, \"aEqualized: A novel routing algorithm for the Spidergon Network On Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 749-754, 2009.",
      "_id": "3254727"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    }
  ],
  "3581351": [],
  "2305639": [],
  "3315492": [
    {
      "text": "Wang L, Wang Y and Wang X.  2020.  An Approximate Multiplane Network-on-Chip 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE48585.2020.9116377. 978-3-9819263-4-7,  (234-239)",
      "_id": "106530"
    },
    {
      "text": "Feng C, Liao Z, Zhao Z and He X.   A low-overhead multicast bufferless router with reconfigurable Banyan network Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679299"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.  2017.  Machine learning enabled power-aware Network-on-Chip design 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE.2017.7927203. 978-3-9815370-8-6,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "Lotfi-Kamran P, Modarressi M and Sarbazi-Azad H.  2017.  Near-Ideal Networks-on-Chip for Servers 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.16. 978-1-5090-4985-1,  (277-288)",
      "_id": "1120338"
    },
    {
      "text": "DiTomaso D, Sikder A, Kodi A and Louri A.   Machine learning enabled power-aware network-on-chip design Proceedings of the Conference on Design, Automation & Test in Europe,  (1354-1359)",
      "_id": "1097600"
    },
    {
      "text": "Mische J, Mellwig C, Stegmeier A, Frieb M and Ungerer T.   Minimally buffered deflection routing with in-order delivery in a torus Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012870"
    },
    {
      "text": "Li Z, Miguel J and Jerger N.  2016.  The runahead network-on-chip 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2016.7446076. 978-1-4673-9211-2,  (333-344)",
      "_id": "1436617"
    },
    {
      "text": "Chen L, Zhu D, Pedram M and Pinkston T.  2015.  Power punch: Towards non-blocking power-gating of NoC routers 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2015.7056048. 978-1-4799-8930-0,  (378-389)",
      "_id": "1736072"
    },
    {
      "text": "Runge A.   Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618253"
    },
    {
      "text": "Fattah M, Airola A, Ausavarungnirun R, Mirzaei N, Liljeberg P, Plosila J, Mohammadi S, Pahikkala T, Mutlu O and Tenhunen H.   A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618238"
    },
    {
      "text": "Kim H, Kim C, Kim M, Won K and Kim J.  2014.  Extending bufferless on-chip networks to high-throughput workloads 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008756. 978-1-4799-5347-9,  (9-16)",
      "_id": "1900872"
    },
    {
      "text": "DiTomaso D, Kodi A and Louri A.  2014.  QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835942. 978-1-4799-3097-5,  (320-331)",
      "_id": "2025461"
    },
    {
      "text": "Chen L, Zhao L, Wang R and Pinkston T.  2014.  MP3: Minimizing performance penalty for power-gating of Clos network-on-chip 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2014.6835940. 978-1-4799-3097-5,  (296-307)",
      "_id": "2025459"
    },
    {
      "text": "Hassan S and Yalamanchili S.  2014.  Bubble sharing: Area and energy efficient adaptive routers using centralized buffers 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008770. 978-1-4799-5347-9,  (119-126)",
      "_id": "1900870"
    },
    {
      "text": "Jonna G, Jose J, Radhakrishnan R and Mutyam M.   Minimally buffered single-cycle deflection router Proceedings of the conference on Design, Automation & Test in Europe,  (1-4)",
      "_id": "2001338"
    },
    {
      "text": "Hassan S and Yalamanchili S.  2013.  Centralized buffer router: A low latency, low power router for high radix NOCs 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NoCS.2013.6558397. 978-1-4673-6493-5,  (1-8)",
      "_id": "2177999"
    },
    {
      "text": "Michelogiannakis G and Dally W.  2013.  Elastic Buffer Flow Control for On-Chip Networks. IEEE Transactions on Computers, 62:2,  (295-309), Online publication date: 1-Feb-2013.",
      "_id": "3274274"
    },
    {
      "text": "Park S, Qazi M, Peh L and Chandrakasan A.   40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS Proceedings of the Conference on Design, Automation and Test in Europe,  (1637-1642)",
      "_id": "2280759"
    },
    {
      "text": "Fallin C, Craik C and Mutlu O.  2011.  CHIPPER: A low-complexity bufferless deflection router 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2011.5749724. 978-1-4244-9432-3,  (144-155)",
      "_id": "2820520"
    }
  ],
  "3315502": [
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    },
    {
      "text": "Xia Zhao, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang, \"A low-cost conflict-free NoC for GPGPUs\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319780"
    },
    {
      "text": "Zimo Li, Joshua San Miguel, Natalie Enright Jerger, \"The runahead network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "Shalimar Rasheed, Paul V. Gratz, Srinivas Shakkottai, Jiang Hu, \"STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 176-177, 2014.",
      "_id": "1900885"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    }
  ],
  "3721846": [
    {
      "text": "Jih-Sheng Shen, Chun-Hsian Huang, Pao-Ann Hsiung, \"Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 381-386, 2010.",
      "_id": "3033149"
    },
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "4119269": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "T. Simunic, S.P. Boyd, P. Glynn, \"Managing power consumption in networks on chips\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 12, no. 1, pp. 96-107, 2004.",
      "_id": "4119269"
    },
    {
      "text": "Guangyu Chen, Feihui Li, S. W. Son, M. Kandemir, \"Application mapping for chip multiprocessors\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 620-625, 2008.",
      "_id": "3362996"
    },
    {
      "text": "Dongkun Shin, Jihong Kim, \"Power-aware communication optimization for networks-on-chips with voltage scalable links\", <i>Hardware/Software Codesign and System Synthesis 2004. CODES + ISSS 2004. International Conference on</i>, pp. 170-175, 2004.",
      "_id": "4131686"
    }
  ],
  "4937901": [],
  "2231949": [
    {
      "text": "Ryan Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, Behrooz Shirazi, \"An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 192-193, 2014.",
      "_id": "1900873"
    },
    {
      "text": "Naseef Mansoor, Amlan Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618249"
    }
  ],
  "3486832": [
    {
      "text": "Mohammad Fattah, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <i>Design Automation Conference (DAC) 2013 50th ACM/EDAC/IEEE</i>, pp. 1-6, 2013.",
      "_id": "2181334"
    }
  ],
  "4013803": [
    {
      "text": "Mohammad Abdullah Al Faruque, Thomas Ebi, Jorg Henkel, \"Configurable links for runtime adaptive on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 256-261, 2009.",
      "_id": "3254747"
    },
    {
      "text": "Mehdi Modarressi, Hamid Sarbazi-Azad, Mohammad Arjomand, \"A hybrid packet-circuit switched on-chip network based on SDM\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 566-569, 2009.",
      "_id": "3254873"
    }
  ],
  "3671861": [
    {
      "text": "Huaxi Gu, Jiang Xu, Wei Zhang, \"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "Pranay Koka, Michael O. McCracken, Herb Schwetman, Chia-Hsin Owen Chen, Xuezhe Zheng, Ron Ho, Kannan Raj, Ashok V. Krishnamoorthy, \"A micro-architectural analysis of switched photonic multi-chip interconnects\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 153-164, 2012.",
      "_id": "2603280"
    }
  ],
  "3525958": [
    {
      "text": "Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.",
      "_id": "2777171"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tsutomu Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "Sudeep Pasricha, Yong Zou, \"A low overhead fault tolerant routing scheme for 3D Networks-on-Chip\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-8, 2011.",
      "_id": "2859434"
    },
    {
      "text": "Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick, \"Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer\", <i>Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip</i>, pp. 1, 2017.",
      "_id": "1012857"
    }
  ],
  "4113487": [
    {
      "text": "S. Pandey, M. Glesner, \"Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint\", <i>Design Automation Conference 2006 43rd ACM/IEEE</i>, pp. 663-668, 2006.",
      "_id": "3731698"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "Young-Pyo Joo, Sungchan Kim, Soonhoi Ha, \"On-chip communication architecture exploration for processor-pool-based MPSoC\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 466-471, 2009.",
      "_id": "3254806"
    },
    {
      "text": "Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <i>Computer-Aided Design 2006. ICCAD '06. IEEE/ACM International Conference on</i>, pp. 355-362, 2006.",
      "_id": "3854914"
    }
  ],
  "2560776": [
    {
      "text": "Raparti V and Pasricha S.   Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296453"
    },
    {
      "text": "Wang B, Lu Z and Chen S.   ANN Based Admission Control for On-Chip Networks Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296487"
    },
    {
      "text": "Yoon Y, Mantovani P and Carloni L.   System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-6)",
      "_id": "1012876"
    }
  ],
  "3821096": [
    {
      "text": "Arnab Banerjee, Robert Mullins, Simon Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 163-172, 2007.",
      "_id": "3521011"
    },
    {
      "text": "Pablo Abad, Valentin Puente, Jose Angel Gregorio, \"Reducing the Interconnection Network Cost of Chip Multiprocessors\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 183-192, 2008.",
      "_id": "3332677"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeff Draper, \"Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 250-255, 2009.",
      "_id": "3129376"
    },
    {
      "text": "Marta Ortin, Dario Su\u00e2rez, Maria Villarroya, Cruz Izu, Victor Vinals, \"Dynamic construction of circuits for reactive traffic in homogeneous CMPs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.",
      "_id": "2001433"
    },
    {
      "text": "Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, Niraj K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <i>Computer Design 2007. ICCD 2007. 25th International Conference on</i>, pp. 63-70, 2007.",
      "_id": "3678172"
    }
  ],
  "2975920": [
    {
      "text": "Joo-Young Kim, Minsu Kim, Seungjin Lee, Jinwook Oh, Kwanho Kim, Hoi-Jun Yoo, \"A 201.4 GOPS 496 mW Real-Time Multi-Object Recognition Processor With Bio-Inspired Neural Perception Engine\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 45, no. 1, pp. 32-45, 2010.",
      "_id": "2975920"
    }
  ],
  "2943059": [
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Terrence Mak, Hong Li, \"Bubble budgeting: throughput optimization for dynamic workloads by exploiting dark cores in many core systems\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320600"
    },
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Hong Li, Terrence Mak, \"Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems\", <i>Computers IEEE Transactions on</i>, vol. 67, no. 2, pp. 178-192, 2018.",
      "_id": "1320600"
    },
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "1688279": [
    {
      "text": "Biswajit Bhowmik, Jantindra Kumar Deka, Santosh Biswas, \"Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 214-219, 2017.",
      "_id": "1097563"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3715256": [
    {
      "text": "Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1408-1413, 2010.",
      "_id": "3032892"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, \"Statistical Approach to NoC Design\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 171-180, 2008.",
      "_id": "3332679"
    },
    {
      "text": "Keun Sup Shim, Myong Hyon Cho, Michel Kinsy, Tina Wen, Mieszko Lis, G. Edward Suh, Srinivas Devadas, \"Static virtual channel allocation in oblivious routing\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 38-43, 2009.",
      "_id": "3129389"
    },
    {
      "text": "Michel A. Kinsy, Myong Hyon Cho, Tina Wen, Edward Suh, Marten van Dijk, Srinivas Devadas, \"Application-aware deadlock-free oblivious routing\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 208, 2009.",
      "_id": "3303539"
    }
  ],
  "4210800": [
    {
      "text": "Partha Pratim Pande, C. Grecu, M. Jones, A. Ivanov, R. Saleh, \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <i>Computers IEEE Transactions on</i>, vol. 54, no. 8, pp. 1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "Dan Zhao, Yi Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "A.M. Amory, E. Briao, E. Cota, M. Lubaszewski, F.G. Moraes, \"A scalable test strategy for network-on-chip routers\", <i>Test Conference 2005. Proceedings. ITC 2005. IEEE International</i>, pp. 9 pp.-599, 2005.",
      "_id": "4036465"
    },
    {
      "text": "C. Grecu, P. Pande, A. Ivanov, R. Saleh, \"BIST for network-on-chip interconnect infrastructures\", <i>VLSI Test Symposium 2006. Proceedings. 24th IEEE</i>, pp. 6 pp.-35, 2006.",
      "_id": "3909047"
    },
    {
      "text": "Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach, \"A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 149-158, 2008.",
      "_id": "3332701"
    },
    {
      "text": "Marcos Herve, Erika Cota, Fernanda Lima Kastensmidt, Marcelo Lubaszewski, \"Diagnosis of interconnect shorts in mesh NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 256-265, 2009.",
      "_id": "3129372"
    }
  ],
  "4357837": [
    {
      "text": "S.G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O.P. Gangwal, \"Cost-performance trade-offs in networks on chip: a simulation-based approach\", <i>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</i>, vol. 2, pp. 764-769 Vol.2, 2004.",
      "_id": "4134793"
    },
    {
      "text": "Li Shang, Li-Shiuan Peh, N.K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <i>High-Performance Computer Architecture 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on</i>, pp. 91-102, 2003.",
      "_id": "4268631"
    },
    {
      "text": "Yuho Jin, Eun Jung Kim, Ki Hwan Yum, \"A Domain-Specific On-Chip Network Design for Large Scale Cache Systems\", <i>High Performance Computer Architecture 2007. HPCA 2007. IEEE 13th International Symposium on</i>, pp. 318-327, 2007.",
      "_id": "3671918"
    },
    {
      "text": "C. Grecu, A. Ivanov, R. Saleh, E.S. Sogomonyan, Partha Pratim Pande, \"On-line fault detection and location for NoC interconnects\", <i>On-Line Testing Symposium 2006. IOLTS 2006. 12th IEEE International</i>, pp. 6 pp., 2006.",
      "_id": "3872291"
    },
    {
      "text": "Chrysostomos A. Nicopoulos, Dongkook Park, Jongman Kim, N. Vijaykrishnan, Mazin S. Yousif, Chita R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <i>Microarchitecture 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on</i>, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "M. Bakhouya, S. Suboh, J. Gaber, T. El-Ghazawi, \"Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 74-79, 2009.",
      "_id": "3129356"
    }
  ],
  "3909063": [],
  "4051888": [
    {
      "text": "Akhlaghi V, Kamal M, Afzali-Kusha A and Pedram M.  2018.  An efficient network on-chip architecture based on isolating local and non-local communications. Computers and Electrical Engineering, 45:C,  (430-444), Online publication date: 1-Jul-2015.",
      "_id": "2280530"
    },
    {
      "text": "Indrusiak L and dos Santos O.  2011.  Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763179. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797023"
    },
    {
      "text": "Kakoee M, Bertacco V and Benini L.  2011.  ReliNoC: A reliable network for priority-based on-chip communication 2011 Design, Automation & Test in Europe. 10.1109/DATE.2011.5763112. 978-3-9810801-8-6,  (1-6)",
      "_id": "2797029"
    },
    {
      "text": "Gilabert F, G\u00c3\u00b3mez M, Medardoni S and Bertozzi D.   Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (165-172)",
      "_id": "2912727"
    },
    {
      "text": "Palesi M, Holsmark R, Kumar S and Catania V.  2009.  Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20:3,  (316-330), Online publication date: 1-Mar-2009.",
      "_id": "3222780"
    },
    {
      "text": "Banerjee A, Mullins R and Moore S.   A Power and Energy Exploration of Network-on-Chip Architectures Proceedings of the First International Symposium on Networks-on-Chip,  (163-172)",
      "_id": "3521011"
    }
  ],
  "3308561": [
    {
      "text": "Pranay Koka, Michael O. McCracken, Herb Schwetman, Chia-Hsin Owen Chen, Xuezhe Zheng, Ron Ho, Kannan Raj, Ashok V. Krishnamoorthy, \"A micro-architectural analysis of switched photonic multi-chip interconnects\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 153-164, 2012.",
      "_id": "2603280"
    }
  ],
  "4013833": [
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "L. Benini, \"Application Specific NoC Design\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-5, 2006.",
      "_id": "3833981"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, \"A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures\", <i>Design Automation and Test in Europe 2006. DATE '06. Proceedings </i>, vol. 1, pp. 1-6, 2006.",
      "_id": "3834212"
    },
    {
      "text": "Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Routing Table Minimization for Irregular Mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654935"
    },
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 262-267, 2009.",
      "_id": "3254850"
    },
    {
      "text": "Minje Jun, Sungroh Yoon, Eui-Young Chung, \"Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1390-1395, 2010.",
      "_id": "3033012"
    },
    {
      "text": "Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <i>Computer-Aided Design 2006. ICCAD '06. IEEE/ACM International Conference on</i>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali, Luigi Raffo, Giovanni De Micheli, Luca Benini, \"NoC Design and Implementation in 65nm Technology\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "J. Flich, A. Mejia, P. Lopez, J. Duato, \"Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 183-194, 2007.",
      "_id": "3521021"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, \"Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 233-242, 2007.",
      "_id": "3521027"
    }
  ],
  "3097264": [
    {
      "text": "Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim, \"Extending bufferless on-chip networks to high-throughput workloads\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 9-16, 2014.",
      "_id": "1900872"
    },
    {
      "text": "Yaniv Ben-Itzhak, Eitan Zahavi, Israel Cidon, Avinoam Kolodny, \"HNOCS: Modular open-source simulator for Heterogeneous NoCs\", <i>Embedded Computer Systems (SAMOS) 2012 International Conference on</i>, pp. 51-57, 2012.",
      "_id": "2634087"
    },
    {
      "text": "Hyunjun Jang, Jinchun Kim, Paul Gratz, Ki Hwan Yum, Eun Jung Kim, \"Bandwidth-efficient on-chip interconnect designs for GPGPUs\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616029"
    },
    {
      "text": "Mohammad Sadrosadati, Amirhossein Mirhosseini, Shahin Roozkhosh, Hazhir Bakhishi, Hamid Sarbazi-Azad, \"Effective cache bank placement for GPUs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 31-36, 2017.",
      "_id": "1097786"
    },
    {
      "text": "Xia Zhao, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang, \"A low-cost conflict-free NoC for GPGPUs\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319780"
    },
    {
      "text": "Jason Cong, Michael Gill, Yuchen Hao, Glenn Reinman, Bo Yuan, \"On-chip interconnection network for accelerator-rich architectures\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1615994"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 389-399, 2011.",
      "_id": "2854952"
    },
    {
      "text": "Amir Kavyan Ziabari, Jos&#233; L. Abell&#225;n, Yenai Ma, Ajay Joshi, David Kaeli, \"Asymmetric NoC Architectures for GPU Systems\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618262"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 389, 2011.",
      "_id": "2854952"
    }
  ],
  "3102345": [
    {
      "text": "Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 177-184, 2012.",
      "_id": "2437748"
    }
  ],
  "3656984": [
    {
      "text": "Sudeep Pasricha, Yong Zou, \"A low overhead fault tolerant routing scheme for 3D Networks-on-Chip\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-8, 2011.",
      "_id": "2859434"
    },
    {
      "text": "Adan Kohler, Martin Radetzki, \"Fault-tolerant architecture and deflection routing for degradable NoC switches\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 22-31, 2009.",
      "_id": "3129378"
    }
  ],
  "4134900": [
    {
      "text": "Dong Wu, B.M. Al-Hashimi, M.T. Schmitz, \"Improving routing efficiency for network-on-chip through contention-aware input selection\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821154"
    },
    {
      "text": "Abelardo Jara-Berrocal, Ann Gordon-Ross, \"SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 268-273, 2009.",
      "_id": "3254802"
    },
    {
      "text": "Leonardo Kunz, Gustavo Gir\u00e3o, Fl\u00e1vio R. Wagner, \"Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797056"
    },
    {
      "text": "Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"A Low-Latency and Memory-Efficient On-chip Network\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 99-106, 2010.",
      "_id": "2912704"
    }
  ],
  "2995809": [],
  "3833981": [
    {
      "text": "Mikkel Bystrup Stensgaard, Jens Spars\u00f8, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 55-64, 2008.",
      "_id": "3332699"
    }
  ],
  "3196541": [
    {
      "text": "Edith Beigne, Fabien Clermidy, H\u00c9l\u00c8ne Lhermet, Sylvain Miermont, Yvain Thonnart, Xuan-Tu Tran, Alexandre Valentian, Didier Varreau, Pascal Vivet, Xavier Popon, Hugo Lebreton, \"An Asynchronous Power Aware and Adaptive NoC Based Circuit\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 44, no. 4, pp. 1167-1177, 2009.",
      "_id": "3196541"
    }
  ],
  "3982565": [
    {
      "text": "E. Beigne, P. Vivet, \"Design of on-chip and off-chip interfaces for a GALS NoC architecture\", <i>Asynchronous Circuits and Systems 2006. 12th IEEE International Symposium on</i>, pp. 10 pp.-183, 2006.",
      "_id": "3821449"
    },
    {
      "text": "Igor Loi, Federico Angiolini, Luca Benini, \"Developing Mesochronous Synchronizers to Enable 3D NoCs\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1414-1419, 2008.",
      "_id": "3465056"
    },
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Tushar N. K. Jain, Paul V. Gratz, Alex Sprintson, Gwan Choi, \"Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 51-58, 2010.",
      "_id": "2912710"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Davide Bertozzi, Luca Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <i>Integrated Circuits and Systems Design 18th Symposium on</i>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "Alberto Ghiribaldi, Davide Bertozzi, Steven M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 332-337, 2013.",
      "_id": "2280618"
    }
  ],
  "4256264": [
    {
      "text": "Qiaoyan Yu, Paul Ampadu, \"Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 145-154, 2010.",
      "_id": "2912730"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeffrey Draper, \"Fault-Tolerant Flow Control in On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 79-86, 2010.",
      "_id": "2912711"
    },
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "S. Murali, D. Atienza, L. Benini, G. De Micheli, \"A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip\", <i>Design Automation Conference 2006 43rd ACM/IEEE</i>, pp. 845-848, 2006.",
      "_id": "3731684"
    },
    {
      "text": "Dongkook Park, C. Nicopoulos, Jongman Kim, N. Vijaykrishnan, C.R. Das, \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <i>Dependable Systems and Networks 2006. DSN 2006. International Conference on</i>, pp. 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, G. Konjevod, \"Linear programming based techniques for synthesis of network-on-chip architectures\", <i>Computer Design: VLSI in Computers and Processors 2004. ICCD 2004. Proceedings. IEEE International Conference on</i>, pp. 422-429, 2004.",
      "_id": "3810372"
    }
  ],
  "3224299": [
    {
      "text": "Paul Bogdan, Radu Marculescu, Siddharth Jain, Rafael Tornero Gavila, \"An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 35-42, 2012.",
      "_id": "2437735"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Robert Hesse, Natalie Enright Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618242"
    }
  ],
  "3303622": [
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "3981113": [],
  "3715245": [
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Daihan Wang, \"Run-time power gating of on-chip routers using look-ahead routing\", <i>Design Automation Conference 2008. ASPDAC 2008. Asia and South Pacific</i>, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "Andrew B. Kahng, Bin Li, Li-Shiuan Peh, Kambiz Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "Ahmad Samih, Ren Wang, Anil Krishna, Christian Maciocco, Charlie Tai, Yan Solihin, \"Energy-efficient interconnect via Router Parking\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, Timothy Mark Pinkston, \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 13-22, 2008.",
      "_id": "3332689"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, Hideharu Amano, \"Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 23-32, 2008.",
      "_id": "3332693"
    },
    {
      "text": "Mikkel Bystrup Stensgaard, Jens Spars\u00f8, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 55-64, 2008.",
      "_id": "3332699"
    },
    {
      "text": "Arnab Banerjee, Simon W. Moore, \"Flow-aware allocation for on-chip networks\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 183-192, 2009.",
      "_id": "3129357"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeff Draper, \"Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 250-255, 2009.",
      "_id": "3129376"
    },
    {
      "text": "Dmitri Vainbrand, Ran Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 135-144, 2010.",
      "_id": "2912726"
    },
    {
      "text": "Dan Zhao, Yi Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    }
  ],
  "4131686": [
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Mohammad Abdullah Al Faruque, Jorg Henkel, \"Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1238-1243, 2008.",
      "_id": "3464977"
    },
    {
      "text": "Guangyu Chen, Feihui Li, S. W. Son, M. Kandemir, \"Application mapping for chip multiprocessors\", <i>Design Automation Conference 2008. DAC 2008. 45th ACM/IEEE</i>, pp. 620-625, 2008.",
      "_id": "3362996"
    }
  ],
  "3521692": [
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple virtual channel allocation for high throughput and high frequency on-chip routers\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-11, 2010.",
      "_id": "3050681"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Ali Bakhoda, John Kim, Tor M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <i>Microarchitecture (MICRO) 2010 43rd Annual IEEE/ACM International Symposium on</i>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "Prabhat Kumar, Yan Pan, John Kim, Gokhan Memik, Alok Choudhary, \"Exploring concentration and channel slicing in on-chip network router\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 276-285, 2009.",
      "_id": "3129381"
    },
    {
      "text": "Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna, Kyung-Hoae Koo, Li-Shiuan Peh, Krishna C. Saraswat, \"Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 173-180, 2010.",
      "_id": "2912702"
    },
    {
      "text": "Jonas Diemer, Rolf Ernst, \"Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 155-162, 2010.",
      "_id": "2912705"
    },
    {
      "text": "Ahmed K. Abousamra, Rami G. Melhem, Alex K. Jones, \"D\u00e9j\u00e0 Vu Switching for Multiplane NoCs\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 11-18, 2012.",
      "_id": "2437734"
    },
    {
      "text": "Jos\u00e9 V. Escamilla, Jos\u00e9 Flich, Pedro Javier Garc\u00eda, \"ICARO: Congestion isolation in networks-on-chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 159-166, 2014.",
      "_id": "1900866"
    },
    {
      "text": "Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang, \"Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers\", <i>ACM Transactions on Parallel Computing</i>, vol. 2, pp. 1, 2015.",
      "_id": "3050681"
    },
    {
      "text": "Thomas Moscibroda, Onur Mutlu, \"A case for bufferless routing in on-chip networks\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 37, pp. 196, 2009.",
      "_id": "3303544"
    }
  ],
  "3715272": [
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Tarik Ono, Mark Greenstreet, \"A modular synchronizing FIFO for NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 224-233, 2009.",
      "_id": "3129387"
    },
    {
      "text": "Daniele Ludovici, Alessandro Strano, Davide Bertozzi, Luca Benini, Georgi N. Gaydadjiev, \"Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 244-249, 2009.",
      "_id": "3129383"
    }
  ],
  "1370742": [],
  "3102361": [
    {
      "text": "Chris Fallin, Chris Craik, Onur Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Supporting efficient collective communication in NoCs\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567938"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Hanjoon Kim, Gwangsun Kim, Seungryoul Maeng, Hwasoo Yeo, John Kim, \"Transportation-network-inspired network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 332-343, 2014.",
      "_id": "2025480"
    },
    {
      "text": "Nikolaos Chrysos, Cyriel Minkenberg, Mark Rudquist, Claude Basso, Brian Vanderpool, \"SCOC: High-radix switches made of bufferless clos networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 402-414, 2015.",
      "_id": "1736073"
    },
    {
      "text": "Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungnirun, Onur Mutlu, \"MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim, \"Extending bufferless on-chip networks to high-throughput workloads\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 9-16, 2014.",
      "_id": "1900872"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 413, 2011.",
      "_id": "2854947"
    }
  ],
  "3200145": [],
  "4036465": [
    {
      "text": "Mohammad Hosseinabady, Atefe Dalirsani, Zainalabedin Navabi, \"Using the Inter- and Intra-Switch Regularity in NoC Switch Testing\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655016"
    },
    {
      "text": "Kim Petersen, Johnny Oberg, \"Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655113"
    },
    {
      "text": "A. Strano, C. G\u00f3mez, D. Ludovici, M. Favalli, M. E. G\u00f3mez, D. Bertozzi, \"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797162"
    }
  ],
  "3315514": [
    {
      "text": "Yuan Yao, Zhonghai Lu, \"DVFS for NoCs in CMPs: A thread voting approach\", <i>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</i>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"SuperNet: Multimode interconnect architecture for manycore chips\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1615970"
    },
    {
      "text": "Haseeb Bokhari, Haris Javaid, Muhammad Shafique, J\u00f6rg Henkel, Sri Parameswaran, \"darkNoC: Designing energy-efficient network-on-chip with multi-Vt cells for dark silicon\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903769"
    },
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    }
  ],
  "4134092": [
    {
      "text": "Hung-Lin Chao, Yean-Ru Chen, Sheng-Ya Tung, Pao-Ann Hsiung, Sao-Jie Chen, \"Congestion-aware scheduling for NoC-based reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1561-1566, 2012.",
      "_id": "2548292"
    },
    {
      "text": "Jih-Sheng Shen, Chun-Hsian Huang, Pao-Ann Hsiung, \"Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 381-386, 2010.",
      "_id": "3033149"
    },
    {
      "text": "Chen-Ling Chou, Umit Y. Ogras, Radu Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1232-1237, 2008.",
      "_id": "3464947"
    }
  ],
  "2161057": [
    {
      "text": "Sergi Abadal, Ra\u00fal Mart\u00ednez, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, \"Scalability-oriented multicast traffic characterization\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 180-181, 2014.",
      "_id": "1900857"
    },
    {
      "text": "Sergi Abadal, Mario Nemirovsky, Eduard Alarc&#243;n, Albert Cabellos-Aparicio, \"Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618232"
    }
  ],
  "2728709": [
    {
      "text": "Werner S, Navaridas J and Lujan M.  2017.  Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 10.1109/HPCA.2017.23. 978-1-5090-4985-1,  (265-276)",
      "_id": "1120365"
    },
    {
      "text": "Thakkar I, Chittamuru S and Pasricha S.  2016.  Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). 10.1109/NOCS.2016.7579327. 978-1-4673-9030-9,  (1-4)",
      "_id": "1320598"
    },
    {
      "text": "Li H, Le Beux S, Thonnart Y and O'Connor I.   Complementary communication path for energy efficient on-chip optical interconnects Proceedings of the 52nd Annual Design Automation Conference,  (1-6)",
      "_id": "1616052"
    },
    {
      "text": "Li H, Fourmigue A, Le Beux S, Letartre X, O'Connor I and Nicolescu G.   Thermal aware design method for VCSEL-based on-chip optical interconnect Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition,  (1120-1125)",
      "_id": "1711635"
    }
  ],
  "3205554": [],
  "3609760": [
    {
      "text": "Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe Sun, \"Latency criticality aware on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 1052-1057, 2009.",
      "_id": "3254845"
    },
    {
      "text": "Yi Xu, Yu Du, Bo Zhao, Xiuyi Zhou, Youtao Zhang, Jun Yang, \"A low-radix and low-diameter 3D interconnection network design\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 30-42, 2009.",
      "_id": "3274287"
    },
    {
      "text": "Sheng Ma, Natalie Enright Jerger, Zhiying Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <i>High Performance Computer Architecture (HPCA) 2012 IEEE 18th International Symposium on</i>, pp. 1-12, 2012.",
      "_id": "2567939"
    },
    {
      "text": "Lizhong Chen, Timothy M. Pinkston, \"Worm-Bubble Flow Control\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 366-377, 2013.",
      "_id": "2305186"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, Umit Ogras, \"In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 43-50, 2012.",
      "_id": "2437738"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    }
  ],
  "3097278": [
    {
      "text": "Raparti V and Pasricha S.   Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing Proceedings of the 56th Annual Design Automation Conference 2019,  (1-6)",
      "_id": "296453"
    },
    {
      "text": "Mische J, Mellwig C, Stegmeier A, Frieb M and Ungerer T.   Minimally buffered deflection routing with in-order delivery in a torus Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1012870"
    },
    {
      "text": "Rezaei S, Modarressi M, Aminabadi R and Daneshtalab M.   Fault-tolerant 3-D network-on-chip design using dynamic link sharing Proceedings of the 2016 Conference on Design, Automation & Test in Europe,  (1195-1200)",
      "_id": "1413573"
    },
    {
      "text": "JS R, Ancajas D, Chakraborty K and Roy S.   Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618254"
    },
    {
      "text": "Rasheed S, Gratz P, Shakkottai S and Hu J.  2014.  STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008781. 978-1-4799-5347-9,  (176-177)",
      "_id": "1900885"
    },
    {
      "text": "Michelogiannakis G and Shalf J.  2014.  Variable-width datapath for on-chip network static power reduction 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS). 10.1109/NOCS.2014.7008767. 978-1-4799-5347-9,  (96-103)",
      "_id": "1900879"
    },
    {
      "text": "Badr M and Jerger N.  2014.  SynFull: Synthetic traffic models capturing cache coherent behaviour 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853236. 978-1-4799-4394-4,  (109-120)",
      "_id": "2062383"
    },
    {
      "text": "Iordanou C, Soteriou V and Aisopos K.  2014.  Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips 2014 32nd IEEE International Conference on Computer Design (ICCD). 10.1109/ICCD.2014.6974715. 978-1-4799-6492-5,  (424-431)",
      "_id": "1900871"
    },
    {
      "text": "Nitta C, Farrens M, Macdonald K and Akella V.   Inferring packet dependencies to improve trace based simulation of on-chip networks Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (153-160)",
      "_id": "2685973"
    }
  ],
  "3254197": [],
  "3715248": [
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    }
  ],
  "2860374": [
    {
      "text": "Rasmus Bo Sorensen, Luca Pezzarossa, Jens Sparso, \"An area-efficient TDM NoC supporting reconfiguration for mode changes\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-4, 2016.",
      "_id": "1320595"
    }
  ],
  "3236157": [],
  "3821449": [
    {
      "text": "Didier Lattard, Edith Beigne, Fabien Clermidy, Yves Durand, Romain Lemaire, Pascal Vivet, Friedbert Berens, \"A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 43, no. 1, pp. 223-235, 2008.",
      "_id": "3410475"
    },
    {
      "text": "Cedric Koch-Hofer, Marc Renaudin, Yvain Thonnart, Pascal Vivet, \"ASC a SystemC Extension for Modeling Asynchronous Systems and Its Application to an Asynchronous NoC\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 295-306, 2007.",
      "_id": "3521030"
    },
    {
      "text": "Ivan Miro Panades, Alain Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 83-94, 2007.",
      "_id": "3521038"
    },
    {
      "text": "E. Beign\u00e9, F. Clermidy, S. Miermont, P. Vivet, \"Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 129-138, 2008.",
      "_id": "3332678"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Anh T. Tran, Dean N. Truong, Bevan M. Baas, \"A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 214-223, 2009.",
      "_id": "3129392"
    }
  ],
  "2231954": [
    {
      "text": "Behrad Niazmand, Siavoosh Payandeh Azad, Jose Flich, Jaan Raik, Gert Jervan, Thomas Hollstein, \"Logic-based implementation of fault-tolerant routing in 3D network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320591"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <i>Computer Architecture (ISCA) 2017 ACM/IEEE 44th Annual International Symposium on</i>, pp. 703-715, 2017.",
      "_id": "1161549"
    },
    {
      "text": "Ayse K. Coskun, Anjun Gu, Warren Jin, Ajay Joshi, Andrew B. Kahng, Jonathan Klamkin, Yenai Ma, John Recchio, Vaishnav Srinivas, Tiansheng Zhang, \"Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1309-1314, 2016.",
      "_id": "1413400"
    },
    {
      "text": "Alexandre Coelho, Amir Charif, Nacer-Eddine Zergainoh, Juan Fraire, Raoul Velazco, \"A soft-error resilient route computation unit for 3D Networks-on-Chips\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 1357-1362, 2018.",
      "_id": "754510"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3224226": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    }
  ],
  "2634087": [
    {
      "text": "Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, \"Delay analysis of wormhole based heterogeneous NoC\", <i>Electrical & Electronics Engineers in Israel (IEEEI) 2012 IEEE 27th Convention of</i>, pp. 1-4, 2012.",
      "_id": "2685949"
    },
    {
      "text": "Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"Designing Low-Power Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 265-276, 2017.",
      "_id": "1120365"
    },
    {
      "text": "Adam Kostrzewa, Sebastian Tobuschat, Rolf Ernst, Selma Saidi, \"Safe and dynamic traffic rate control for networks-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320586"
    }
  ],
  "3833411": [
    {
      "text": "Jos\u00e9 V. Escamilla, Jos\u00e9 Flich, Pedro Javier Garc\u00eda, \"ICARO: Congestion isolation in networks-on-chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 159-166, 2014.",
      "_id": "1900866"
    },
    {
      "text": "Paul Gratz, Boris Grot, Stephen W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <i>High Performance Computer Architecture 2008. HPCA 2008. IEEE 14th International Symposium on</i>, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    },
    {
      "text": "J.W. van den Brand, C. Ciordas, K. Goossens, T. Basten, \"Congestion-Controlled Best-Effort Communication for Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654944"
    },
    {
      "text": "Isask'har Walter, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Access Regulation to Hot-Modules in Wormhole NoCs\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 137-148, 2007.",
      "_id": "3521043"
    }
  ],
  "4094282": [
    {
      "text": "Weichslgartner A, Wildermann S and Teich J.   Dynamic decentralized mapping of tree-structured applications on NoC architectures Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip,  (201-208)",
      "_id": "2685981"
    },
    {
      "text": "Vainbrand D and Ginosar R.   Network-on-Chip Architectures for Neural Networks Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (135-144)",
      "_id": "2912726"
    },
    {
      "text": "Srinivasan K, Chatha K and Konjevod G.  2018.  Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14:4,  (407-420), Online publication date: 1-Apr-2006.",
      "_id": "3810372"
    },
    {
      "text": "Lee H, Ogras U, Marculescu R and Chang N.   Design space exploration and prototyping for on-chip multimedia applications Proceedings of the 43rd annual Design Automation Conference,  (137-142)",
      "_id": "3731657"
    }
  ],
  "3933512": [
    {
      "text": "Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania, \"Application Specific Routing Algorithms for Networks on Chip\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 316-330, 2009.",
      "_id": "3222780"
    }
  ],
  "3833969": [
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    },
    {
      "text": "Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <i>Computer-Aided Design 2006. ICCAD '06. IEEE/ACM International Conference on</i>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Paolo Meloni, David Atienza, Srinivasan Murali, Luigi Raffo, Giovanni De Micheli, Luca Benini, \"NoC Design and Implementation in 65nm Technology\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "4051898": [
    {
      "text": "Daniele Ludovicix, Alessandro Stranoy, Georgi N. Gaydadjievx, Luca Beniniyy, Davide Bertozziy, \"Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 679-684, 2010.",
      "_id": "3033067"
    },
    {
      "text": "D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M.E. Gomez, P. Lopez, G.N. Gaydadjiev, D. Bertozzi, \"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 562-565, 2009.",
      "_id": "3254857"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Woo-Cheol Kwon, Sung-Min Hong, Sungjoo Yoo, Byeong Min, Kyu-Myung Choi, Soo-Kwan Eo, \"An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1244-1249, 2008.",
      "_id": "3465035"
    },
    {
      "text": "Antonio Pullini, Federico Angiolini, Srinivasan Murali, David Atienza, Giovanni De Micheli, Luca Benini, \"Bringing NoCs to 65 nm\", <i>Micro IEEE</i>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "F. Gilabert, M. E. G\u00f3mez, S. Medardoni, D. Bertozzi, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 165-172, 2010.",
      "_id": "2912727"
    }
  ],
  "2755156": [
    {
      "text": "Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, Ajay Joshi, \"Sharing and placement of on-chip laser sources in silicon-photonic NoCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 88-95, 2014.",
      "_id": "1900863"
    }
  ],
  "3465599": [
    {
      "text": "Pradip Kumar Sahu, Santanu Chattopadhyay, \"A survey on application mapping strategies for Network-on-Chip design\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 60, 2013.",
      "_id": "2206378"
    }
  ],
  "4253555": [
    {
      "text": "Coenen M, Murali S, Ruadulescu A, Goossens K and De Micheli G.   A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control Proceedings of the 4th international conference on Hardware/software codesign and system synthesis,  (130-135)",
      "_id": "3830515"
    },
    {
      "text": "Stuijk S, Basten T, Mesman B and Geilen M.   Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip Proceedings of the conference on Design, Automation and Test in Europe - Volume 1,  (254-255)",
      "_id": "3994487"
    },
    {
      "text": "Stuijk S, Basten T, Mesman B and Geilen M.   Predictable embedding of large data structures in multiprocessor networks-on-chip Proceedings of the 8th Euromicro Conference on Digital System Design,  (388-396)",
      "_id": "3994487"
    }
  ],
  "4192008": [
    {
      "text": "D. Rostislav, V. Vishnyakov, E. Friedman, R. Ginosar, \"An asynchronous router for multiple service levels networks on chip\", <i>Asynchronous Circuits and Systems 2005. ASYNC 2005. Proceedings. 11th IEEE International Symposium on</i>, pp. 44-53, 2005.",
      "_id": "3982565"
    },
    {
      "text": "K. Goossens, J. Dielissen, O.P. Gangwal, S.G. Pestana, A. Radulescu, E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "T. Bjerregaard, J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1226-1231 Vol. 2, 2005.",
      "_id": "3994262"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, A. Greiner, \"Systematic Comparison between the Asynchronous and the Multi-Synchronous Implementations of a Network on Chip Architecture\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655145"
    },
    {
      "text": "Jae W. Lee, Man Cheuk Ng, Krste Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <i>Computer Architecture 2008. ISCA '08. 35th International Symposium on</i>, pp. 89-100, 2008.",
      "_id": "3509412"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"The design and implementation of a low-latency on-chip network\", <i>Design Automation 2006. Asia and South Pacific Conference on</i>, pp. 6 pp., 2006.",
      "_id": "3821096"
    },
    {
      "text": "Syed Rameez Naqvi, Andreas Steininger, \"A tree arbiter cell for high speed resource sharing in asynchronous environments\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001418"
    }
  ],
  "2732989": [
    {
      "text": "Abeyratne N, Jeloka S, Kang Y, Blaauw D, Dreslinski R, Das R and Mudge T.   Quality-of-Service for a High-Radix Switch Proceedings of the 51st Annual Design Automation Conference,  (1-6)",
      "_id": "1903752"
    }
  ],
  "2995792": [
    {
      "text": "Nikita Nikitin, Javier de_San Pedro, Josep Carmona, Jordi Cortadella, \"Analytical Performance Modeling of Hierarchical Interconnect Fabrics\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 107-114, 2012.",
      "_id": "2437747"
    },
    {
      "text": "David \u00d6hmann, Erik Fischer, Gerhard Fettweis, \"Transient queuing models for input-buffered routers in Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 57-63, 2014.",
      "_id": "1900881"
    },
    {
      "text": "Zhonghai Lu, Yuan Yao, Yuming Jiang, \"Towards stochastic delay bound analysis for Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 64-71, 2014.",
      "_id": "1900877"
    },
    {
      "text": "Amit Verma, Pritpal S. Multani, Daniel Mueller-Gritschneder, Vladimir Todorov, Ulf Schlichtmann, \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-7, 2013.",
      "_id": "2178007"
    },
    {
      "text": "Abbas Eslami Kiasari, Zhonghai Lu, Axel Jantsch, \"An Analytical Latency Model for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 1, pp. 113-123, 2013.",
      "_id": "2243540"
    },
    {
      "text": "Paul Bogdan, \"Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618234"
    }
  ],
  "3630854": [
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    }
  ],
  "3715253": [
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Cristina Silvano, \"MPSoCs run-time monitoring through Networks-on-Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 558-561, 2009.",
      "_id": "3254750"
    },
    {
      "text": "Jo\u00ebl Porquet, Alain Greiner, Christian Schwarz, \"NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797125"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic, Valerio Catalano, Cristina Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    }
  ],
  "3632246": [],
  "2995751": [
    {
      "text": "Armin Runge, Reiner Kolla, \"Using benes networks at fault-tolerant and deflection routing based network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320592"
    },
    {
      "text": "Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, Gregory Chen, \"A Reliable Routing Architecture and Algorithm for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    },
    {
      "text": "Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618253"
    },
    {
      "text": "Martin Radetzki, Chaochao Feng, Xueqian Zhao, Axel Jantsch, \"Methods for fault tolerance in networks-on-chip\", <i>ACM Computing Surveys (CSUR)</i>, vol. 46, pp. 1, 2013.",
      "_id": "2166871"
    }
  ],
  "3274251": [
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Jie Xu, Michael Huang, Hui Wu, \"A case for globally shared-medium on-chip interconnect\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 271-281, 2011.",
      "_id": "2854929"
    }
  ],
  "2624826": [
    {
      "text": "Yuankun Xue, Zhiliang Qian, Guopeng Wei, Paul Bogdan, Chi-Ying Tsui, Radu Marculescu, \"An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 17-24, 2014.",
      "_id": "1900892"
    },
    {
      "text": "I. Kotleas, D. Humphreys, R.B. S\u00f8rensen, E. Kasapaki, F. Brandner, J. Spars\u00f8, \"A loosely synchronizing asynchronous router for TDM-scheduled NOCs\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 151-158, 2014.",
      "_id": "1900874"
    },
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood, \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 41, pp. 583, 2013.",
      "_id": "2342652"
    }
  ],
  "3821154": [],
  "3933488": [
    {
      "text": "Oliver Sander, Benjamin Glas, Christoph Roth, Jurgen Becker, Klaus D. Muller-Glaser, \"Priority-based packet communication on a bus-shaped structure for FPGA-systems\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 178-183, 2009.",
      "_id": "3254917"
    },
    {
      "text": "Abelardo Jara-Berrocal, Ann Gordon-Ross, \"SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 268-273, 2009.",
      "_id": "3254802"
    },
    {
      "text": "Thilo Pionteck, Roman Koch, Carsten Albrecht, \"Applying Partial Reconfiguration to Networks-On-Chips\", <i>Field Programmable Logic and Applications 2006. FPL '06. International Conference on</i>, pp. 1-6, 2006.",
      "_id": "3843372"
    },
    {
      "text": "Ernesto Villegas Castillo, Gabriele Miorandi, Wang Jiang Chau, \"DyAFNoC: Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 190-191, 2014.",
      "_id": "1900862"
    }
  ],
  "3172575": [],
  "3534697": [],
  "4505566": [],
  "3821097": [
    {
      "text": "Andreas Hansson, Martijn Coenen, Kees Goossens, \"Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655013"
    },
    {
      "text": "Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, \"Statistical Approach to NoC Design\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 171-180, 2008.",
      "_id": "3332679"
    },
    {
      "text": "Nicola Concer, Luciano Bononi, Michael Soulie, Riccardo Locatelli, Luca P. Carloni, \"CTC: An end-to-end flow control protocol for multi-core systems-on-chip\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 193-202, 2009.",
      "_id": "3129363"
    },
    {
      "text": "Chen-Ling Chou, Umit Y. Ogras, Radu Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Asit K. Mishra, N. Vijaykrishnan, Chita R. Das, \"A case for heterogeneous on-chip interconnects for CMPs\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 389-399, 2011.",
      "_id": "2854952"
    },
    {
      "text": "Radu Stefan, Anca Molnos, Angelo Ambrose, Kees Goossens, \"A TDM NoC supporting QoS multicast and fast connection set-up\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1283-1288, 2012.",
      "_id": "2548496"
    },
    {
      "text": "Chen-Ling Chou, Radu Marculescu, \"User-centric design space exploration for heterogeneous Network-on-Chip platforms\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 15-20, 2009.",
      "_id": "3254723"
    }
  ],
  "2473602": [
    {
      "text": "Vashist A, Ganguly A and Indovina M.   Testing WiNoC-enabled multicore chips with BIST for wireless interconnects Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679314"
    },
    {
      "text": "Shamim M, Muralidharan J and Ganguly A.   An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618256"
    },
    {
      "text": "Mansoor N and Ganguly A.   Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism Proceedings of the 9th International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "1618249"
    },
    {
      "text": "Deb S, Chang K, Yu X, Sah S, Cosic M, Ganguly A, Pande P, Belzer B and Heo D.  2013.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects. IEEE Transactions on Computers, 62:12,  (2382-2396), Online publication date: 1-Dec-2013.",
      "_id": "2231949"
    },
    {
      "text": "Wettin P, Murray J, Pande P, Shirazi B and Ganguly A.   Energy-efficient multicore chip design through cross-layer approach Proceedings of the Conference on Design, Automation and Test in Europe,  (725-730)",
      "_id": "2280846"
    },
    {
      "text": "Deb S, Ganguly A, Pande P, Belzer B and Heo D.   Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 10.1109/JETCAS.2012.2193835, 2:2,  (228-239)",
      "_id": "2445947"
    }
  ],
  "4190723": [
    {
      "text": "Morris Jr. R and Kodi A.   Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip,  (207-214)",
      "_id": "2912718"
    }
  ],
  "3909047": [
    {
      "text": "Mohammad Hosseinabady, Atefe Dalirsani, Zainalabedin Navabi, \"Using the Inter- and Intra-Switch Regularity in NoC Switch Testing\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655016"
    },
    {
      "text": "A. Strano, C. G\u00f3mez, D. Ludovici, M. Favalli, M. E. G\u00f3mez, D. Bertozzi, \"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797162"
    },
    {
      "text": "Marcos Herve, Erika Cota, Fernanda Lima Kastensmidt, Marcelo Lubaszewski, \"Diagnosis of interconnect shorts in mesh NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 256-265, 2009.",
      "_id": "3129372"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "4287873": [
    {
      "text": "C. Grecu, P. Pande, A. Ivanov, R. Saleh, \"BIST for network-on-chip interconnect infrastructures\", <i>VLSI Test Symposium 2006. Proceedings. 24th IEEE</i>, pp. 6 pp.-35, 2006.",
      "_id": "3909047"
    },
    {
      "text": "Michael Richter, Krishnendu Chakrabarty, \"Test pin count reduction for NoC-based Test delivery in multicore SOCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 787-792, 2012.",
      "_id": "2548466"
    }
  ],
  "4002603": [],
  "4056405": [
    {
      "text": "Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <i>Design Automation Conference 2009. ASP-DAC 2009. Asia and South Pacific</i>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits\", <i>Proceedings of the IEEE</i>, vol. 97, no. 1, pp. 123-140, 2009.",
      "_id": "3205554"
    },
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"3-D Topologies for Networks-on-Chip\", <i>SOC Conference 2006 IEEE International</i>, pp. 285-288, 2006.",
      "_id": "3630825"
    },
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.",
      "_id": "3254927"
    },
    {
      "text": "Vasilis F. Pavlidis, Eby G. Friedman, \"3-D Topologies for Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    }
  ],
  "2769256": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Ahmad Samih, Ren Wang, Anil Krishna, Christian Maciocco, Charlie Tai, Yan Solihin, \"Energy-efficient interconnect via Router Parking\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Computer Design (ICCD) 2014 32nd IEEE International Conference on</i>, pp. 424-431, 2014.",
      "_id": "1900871"
    },
    {
      "text": "Qiaoyan Yu, Jos\u00e9 Cano, Jos\u00e9 Flich, Paul Ampadu, \"Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 169-176, 2012.",
      "_id": "2437756"
    },
    {
      "text": "Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, Elena Kakoulli, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 178-179, 2014.",
      "_id": "1900871"
    },
    {
      "text": "Rimpy Bishnoi, Vijay Laxmi, Manoj Singh Gaur, Jos\u00e9 Flich, \"d2-LBDR: Distance-driven routing to handle permanent failures in 2D mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 800-805, 2015.",
      "_id": "1711494"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618247"
    },
    {
      "text": "Mohammad Fattah, Antti Airola, Rachata Ausavarungnirun, Nima Mirzaei, Pasi Liljeberg, Juha Plosila, Siamak Mohammadi, Tapio Pahikkala, Onur Mutlu, Hannu Tenhunen, \"A Low-Overhead Fully-Distributed Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618238"
    },
    {
      "text": "Martin Radetzki, Chaochao Feng, Xueqian Zhao, Axel Jantsch, \"Methods for fault tolerance in networks-on-chip\", <i>ACM Computing Surveys (CSUR)</i>, vol. 46, pp. 1, 2013.",
      "_id": "2166871"
    }
  ],
  "3834212": [
    {
      "text": "Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"A method to remove deadlocks in Networks-on-Chips with Wormhole flow control\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1625-1628, 2010.",
      "_id": "3033142"
    },
    {
      "text": "Mehdi Modarressi, Hamid Sarbazi-Azad, Arash Tavakkol, \"Performance and power efficient on-chip communication using adaptive virtual point-to-point connections\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 203-212, 2009.",
      "_id": "3129386"
    },
    {
      "text": "Gul N. Khan, Anita Tino, \"Synthesis of NoC Interconnects for Custom MPSoC Architectures\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 75-82, 2012.",
      "_id": "2437743"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Mehdi Modarressi, Arash Tavakkol, Hamid Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2010-2022, 2011.",
      "_id": "2764956"
    }
  ],
  "2764956": [
    {
      "text": "Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"Near-Ideal Networks-on-Chip for Servers\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 277-288, 2017.",
      "_id": "1120338"
    },
    {
      "text": "Xiaohang Wang, Terrence Mak, Mei Yang, Yingtao Jiang, Masoud Daneshtalab, Maurizio Palesi, \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178008"
    },
    {
      "text": "Abbas Mazloumi, Mehdi Modarressi, \"A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 908-911, 2015.",
      "_id": "1711662"
    },
    {
      "text": "Wolfgang B\u00fcter, Christof Osewold, Daniel Gregorek, Alberto Garc\u00eda-Ortiz, \"DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.",
      "_id": "2001234"
    },
    {
      "text": "Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramanian, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SMART: A single-cycle reconfigurable NoC for SoC applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 338-343, 2013.",
      "_id": "2280580"
    },
    {
      "text": "Arash Firuzan, Mehdi Modarressi, Masoud Daneshtalab, Midia Reshadi, \"Reconfigurable Network-on-Chip for 3D Neural Network Accelerators\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679300"
    },
    {
      "text": "Xiaohang Wang, Mei Yang, Yingtao Jiang, Peng Liu, Masoud Daneshtalab, Maurizio Palesi, Terrence Mak, \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.",
      "_id": "2178008"
    }
  ],
  "4445961": [],
  "3447704": [
    {
      "text": "Ritesh Parikh, Reetuparna Das, Valeria Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "Lizhong Chen, Lihang Zhao, Ruisheng Wang, Timothy M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "Lizhong Chen, Di Zhu, Massoud Pedram, Timothy M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "Hiroki Matsutani, Michihiro Koibuchi, Daisuke Ikebuchi, Kimiyoshi Usami, Hiroshi Nakamura, Hideharu Amano, \"Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 61-68, 2010.",
      "_id": "2912715"
    },
    {
      "text": "Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, Shaahin Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320579"
    },
    {
      "text": "Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie, \"DimNoC: A dim silicon approach towards power-efficient on-chip network\", <i>Design Automation Conference (DAC) 2015 52nd ACM/EDAC/IEEE</i>, pp. 1-6, 2015.",
      "_id": "1616156"
    },
    {
      "text": "Jia Zhan, Yuan Xie, Guangyu Sun, \"NoC-sprinting: Interconnect for fine-grained sprinting in the dark silicon era\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903954"
    }
  ],
  "2777171": [
    {
      "text": "Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"Towards graceful aging degradation in NoCs through an adaptive routing algorithm\", <i>Design Automation Conference (DAC) 2012 49th ACM/EDAC/IEEE</i>, pp. 382-391, 2012.",
      "_id": "2448558"
    },
    {
      "text": "Mohammad Fattah, Maurizio Palesi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"SHiFA: System-level hierarchy in run-time fault-aware management of many-core systems\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903804"
    }
  ],
  "3032234": [],
  "2820366": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, David Matolak, Savas Kaya, Soumyasanta Laha, William Rayess, \"Energy-efficient adaptive wireless NoCs architecture\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177994"
    },
    {
      "text": "Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    },
    {
      "text": "Naseef Mansoor, Amlan Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618249"
    }
  ],
  "3632245": [],
  "3843372": [],
  "3889739": [
    {
      "text": "Faizal A. Samman, Thomas Hollstein, Manfred Glesner, \"Multicast Parallel Pipeline Router Architecture for Network-on-Chip\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1396-1401, 2008.",
      "_id": "3465121"
    },
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "Jo\u00ebl Porquet, Alain Greiner, Christian Schwarz, \"NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797125"
    },
    {
      "text": "Ivan Miro Panades, Alain Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 83-94, 2007.",
      "_id": "3521038"
    },
    {
      "text": "Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, Alain Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 139-148, 2008.",
      "_id": "3332696"
    }
  ],
  "3907426": [
    {
      "text": "Erno Salminen, Ari Kulmala, Timo D. Hamalainen, \"On network-on-chip comparison\", <i>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</i>, pp. 503-510, 2007.",
      "_id": "3656982"
    },
    {
      "text": "Dongkook Park, C. Nicopoulos, Jongman Kim, N. Vijaykrishnan, C.R. Das, \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <i>Dependable Systems and Networks 2006. DSN 2006. International Conference on</i>, pp. 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000876-000880, 2010.",
      "_id": "3129384"
    },
    {
      "text": "Feihui Li, C. Nicopoulos, T. Richardson, Yuan Xie, V. Narayanan, M. Kandemir, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <i>Computer Architecture 2006. ISCA '06. 33rd International Symposium on</i>, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "Natalie D. Enright Jerger, Li-Shiuan Peh, Mikko H. Lipasti, \"Circuit-Switched Coherence\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "Ran Manevich, Isask'har Walter, Israel Cidon, Avinoam Kolodny, \"Best of both worlds: A bus enhanced NoC (BENoC)\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 173-182, 2009.",
      "_id": "3129384"
    },
    {
      "text": "Takahiro Kagami, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, \"Headfirst sliding routing: A time-based routing scheme for bus-NoC hybrid 3-D architecture\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2178000"
    }
  ],
  "4190713": [
    {
      "text": "Loi I, Angiolini F and Benini L.  2009.  Synthesis of low-overhead configurable source routing tables for network interfaces 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09). 10.1109/DATE.2009.5090668. 978-1-4244-3781-8,  (262-267)",
      "_id": "3254850"
    },
    {
      "text": "Palesi M, Holsmark R, Kumar S and Catania V.  2009.  Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20:3,  (316-330), Online publication date: 1-Mar-2009.",
      "_id": "3222780"
    },
    {
      "text": "Murali S, Seiculescu C, Benini L and De Micheli G.   Synthesis of networks on chips for 3D systems on chips Proceedings of the 2009 Asia and South Pacific Design Automation Conference,  (242-247)",
      "_id": "3236157"
    },
    {
      "text": "Loi I, Angiolini F and Benini L.   Synthesis of low-overhead configurable source routing tables for network interfaces Proceedings of the Conference on Design, Automation and Test in Europe,  (262-267)",
      "_id": "3254850"
    },
    {
      "text": "Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G and Benini L.   Bringing NoCs to 65 nm. IEEE Micro. 10.1109/MM.2007.4378785, 27:5,  (75-85)",
      "_id": "3609788"
    },
    {
      "text": "Pullini A, Angiolini F, Meloni P, Atienza D, Murali S, Raffo L, De Micheli G and Benini L.   NoC Design and Implementation in 65nm Technology Proceedings of the First International Symposium on Networks-on-Chip,  (273-282)",
      "_id": "3521039"
    },
    {
      "text": "Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G and Benini L.  2007.  Bringing NoCs to 65 nm. IEEE Micro, 27:5,  (75-85), Online publication date: 1-Sep-2007.",
      "_id": "3609788"
    },
    {
      "text": "Murali S, Meloni P, Angiolini F, Atienza D, Carta S, Benini L, De Micheli G and Raffo L.  2006.  Designing Application-Specific Networks on Chips with Floorplan Information 2006 IEEE/ACM International Conference on Computer Aided Design. 10.1109/ICCAD.2006.320058. 1-59593-389-1,  (355-362)",
      "_id": "3854914"
    },
    {
      "text": "Murali S, Meloni P, Angiolini F, Atienza D, Carta S, Benini L, De Micheli G and Raffo L.   Designing application-specific networks on chips with floorplan information Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design,  (355-362)",
      "_id": "3854914"
    },
    {
      "text": "Bjerregaard T and Mahadevan S.  2006.  A survey of research and practices of Network-on-chip. ACM Computing Surveys (CSUR), 38:1,  (1-es), Online publication date: 29-Jun-2006.",
      "_id": "3763265"
    },
    {
      "text": "Benini L.   Application specific NoC design Proceedings of the conference on Design, automation and test in Europe: Proceedings,  (491-495)",
      "_id": "3833981"
    }
  ],
  "2211760": [
    {
      "text": "Michihiro Koibuchi, Lambert Leong, Tomohiro Totoki, Naoya Niwa, Hiroki Matsutani, Hideharu Amano, Henri Casanova, \"Sparse 3-D NoCs with Inductive Coupling\", <i>Design Automation Conference (DAC) 2019 56th ACM/IEEE</i>, pp. 1-6, 2019.",
      "_id": "296395"
    }
  ],
  "2502657": [
    {
      "text": "Marco Balboni, Jos\u00e9 Flich, Davide Bertozzi, \"Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2015</i>, pp. 806-811, 2015.",
      "_id": "1711483"
    },
    {
      "text": "Doowon Lee, Ritesh Parikh, Valeria Bertacco, \"Brisk and limited-impact NoC routing reconfiguration\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001377"
    },
    {
      "text": "Eduardo Wachter, Augusto Erichsen, Alexandre Amory, Fernando Moraes, \"Topology-agnostic fault-tolerant NoC routing method\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1595-1600, 2013.",
      "_id": "2280830"
    }
  ],
  "4257985": [],
  "2876601": [
    {
      "text": "Hemanta Kumar Mondal, Sri Harsha Gade, Raghav Kishore, Sujay Deb, \"Adaptive multi-voltage scaling in wireless NoC for high performance low power applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 1315-1320, 2016.",
      "_id": "1413525"
    },
    {
      "text": "Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001411"
    },
    {
      "text": "Dominic DiTomaso, Avinash Kodi, David Matolak, Savas Kaya, Soumyasanta Laha, William Rayess, \"Energy-efficient adaptive wireless NoCs architecture\", <i>Networks on Chip (NoCS) 2013 Seventh IEEE/ACM International Symposium on</i>, pp. 1-8, 2013.",
      "_id": "2177994"
    },
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, \"Cycle-Accurate Network on Chip Simulation with Noxim\", <i>ACM Transactions on Modeling and Computer Simulation (TOMACS)</i>, vol. 27, pp. 1, 2017.",
      "_id": "1370742"
    }
  ],
  "3427639": [
    {
      "text": "Jo\u00ebl Porquet, Alain Greiner, Christian Schwarz, \"NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.",
      "_id": "2797125"
    },
    {
      "text": "Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Fort-NoCs: Mitigating the threat of a compromised NoC\", <i>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</i>, pp. 1-6, 2014.",
      "_id": "1903760"
    },
    {
      "text": "Brian Lebiednik, Sergi Abadal, Hyoukjun Kwon, Tushar Krishna, \"Architecting a Secure Wireless Network-on-Chip\", <i>Networks-on-Chip (NOCS) 2018 Twelfth IEEE/ACM International Symposium on</i>, pp. 1-8, 2018.",
      "_id": "679306"
    },
    {
      "text": "Rajesh JS, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618254"
    }
  ],
  "3656959": [
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mar\u00eda Engracia Gomez, Pedro Lopez, Jos\u00e9 Duato, \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "Ruizhe Wu, Yi Wang, Dan Zhao, \"A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 199-206, 2010.",
      "_id": "2912729"
    }
  ],
  "3656982": [
    {
      "text": "Alexandre Guerre, Nicolas Ventroux, Rapha\u00ebl David, Alain Merigot, \"Hierarchical Network-on-Chip for Embedded Many-Core Architectures\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 189-196, 2010.",
      "_id": "2912707"
    },
    {
      "text": "Florentine Dubois, Jose Cano, Marcello Coppola, Jose Flich, Frederic Petrot, \"Spidergon STNoC design flow\", <i>Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</i>, pp. 267-268, 2011.",
      "_id": "2685956"
    },
    {
      "text": "Sahar Foroutan, Yvain Thonnart, Richard Hersemeule, Ahmed Jerraya, \"An analytical method for evaluating Network-on-Chip performance\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1629-1632, 2010.",
      "_id": "3032959"
    }
  ],
  "730348": [
    {
      "text": "Wang B, Zhou J, Wong W and Peh L.  2020.  Shenjing: A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE48585.2020.9116516. 978-3-9819263-4-7,  (240-245)",
      "_id": "106533"
    },
    {
      "text": "Mirmahaleh S, Reshadi M, Shabani H, Guo X and Bagherzadeh N.   Flow mapping and data distribution on mesh-based deep learning accelerator Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "320634"
    },
    {
      "text": "Zhao X, Adileh A, Yu Z, Wang Z, Jaleel A and Eeckhout L.   Adaptive memory-side last-level GPU caching Proceedings of the 46th International Symposium on Computer Architecture,  (411-423)",
      "_id": "452806"
    },
    {
      "text": "Firuzan A, Modarressi M, Daneshtalab M and Reshadi M.   Reconfigurable network-on-chip for 3D neural network accelerators Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip,  (1-8)",
      "_id": "679300"
    }
  ],
  "1858757": [],
  "3410475": [
    {
      "text": "Camille Jalier, Didier Lattard, Ahmed Amine Jerraya, Gilles Sassatelli, Pascal Benoit, Lionel Torres, \"Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 184-189, 2010.",
      "_id": "3033004"
    },
    {
      "text": "Naoya Onizawa, Atsushi Matsumoto, Takahiro Hanyu, \"Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.",
      "_id": "2797110"
    },
    {
      "text": "Edith Beigne, Fabien Clermidy, H\u00c9l\u00c8ne Lhermet, Sylvain Miermont, Yvain Thonnart, Xuan-Tu Tran, Alexandre Valentian, Didier Varreau, Pascal Vivet, Xavier Popon, Hugo Lebreton, \"An Asynchronous Power Aware and Adaptive NoC Based Circuit\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 44, no. 4, pp. 1167-1177, 2009.",
      "_id": "3196541"
    }
  ],
  "3015665": [
    {
      "text": "Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, Deukhyoun Heo, \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    },
    {
      "text": "Kshitij Bhardwaj, Steven M. Nowick, \"Achieving lightweight multicast in asynchronous Networks-on-Chip using local speculation\", <i>Design Automation Conference (DAC) 2016 53nd ACM/EDAC/IEEE</i>, pp. 1-6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.",
      "_id": "2001411"
    }
  ],
  "3609738": [
    {
      "text": "Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, Chita R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</i>, pp. 1-12, 2010.",
      "_id": "3050675"
    },
    {
      "text": "Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.",
      "_id": "2305174"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Ovunc Kocabas, Michael Huang, Hui Wu, \"Enhancing effective throughput for transmission line-based bus\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 165-176, 2012.",
      "_id": "2603269"
    },
    {
      "text": "Aaron Carpenter, Jianyun Hu, Jie Xu, Michael Huang, Hui Wu, \"A case for globally shared-medium on-chip interconnect\", <i>Computer Architecture (ISCA) 2011 38th Annual International Symposium on</i>, pp. 271-281, 2011.",
      "_id": "2854929"
    }
  ],
  "2547742": [
    {
      "text": "Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios Pnevmatikatos, \"Design trade-offs in energy efficient NoC architectures\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 186-187, 2014.",
      "_id": "1900882"
    },
    {
      "text": "Miguel Gorgues, Dong Xiang, Jos\u00e9 Flich, Zhigang Yu, Jos\u00e9 Duato, \"Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 25-32, 2014.",
      "_id": "1900868"
    },
    {
      "text": "Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, Li-Shiuan Peh, \"SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <i>Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on</i>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, Li-Shiuan Peh, \"Breaking the on-chip latency barrier using SMART\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "Sunghyun Park, Masood Qazi, Li-Shiuan Peh, Anantha P. Chandrakasan, \"40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1637-1642, 2013.",
      "_id": "2280759"
    }
  ],
  "3654569": [
    {
      "text": "Christopher Nitta, Matthew Farrens, Venkatesh Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <i>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on</i>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Huaxi Gu, Jiang Xu, Wei Zhang, \"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Michele Petracca, Benjamin G. Lee, Keren Bergman, Luca P. Carloni, \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <i>High Performance Interconnects 2008. HOTI '08. 16th IEEE Symposium on</i>, pp. 31-40, 2008.",
      "_id": "3480526"
    },
    {
      "text": "Assaf Shacham, Keren Bergman, Luca P. Carloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    }
  ],
  "4032128": [
    {
      "text": "Hazem Moussa, Olivier Muller, Amer Baghdadi, Michel Jezequel, \"Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3655083"
    },
    {
      "text": "Carlo Condo, Maurizio Martina, Guido Masera, \"A Network-on-Chip-based turbo/LDPC decoder architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1525-1530, 2012.",
      "_id": "2548305"
    }
  ],
  "3321034": [
    {
      "text": "Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.",
      "_id": "2025461"
    },
    {
      "text": "Robert Hesse, Jeff Nicholls, Natalie Enright Jerger, \"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 132-141, 2012.",
      "_id": "2437741"
    },
    {
      "text": "George Michelogiannakis, John Shalf, \"Variable-width datapath for on-chip network static power reduction\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 96-103, 2014.",
      "_id": "1900879"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1521-1533, 2011.",
      "_id": "2932254"
    },
    {
      "text": "Wooyoung Jang, David Z. Pan, \"Application-aware NoC design for efficient SDRAM access\", <i>Design Automation Conference (DAC) 2010 47th ACM/IEEE</i>, pp. 453-456, 2010.",
      "_id": "2932254"
    }
  ],
  "3872291": [
    {
      "text": "Dominique Borrione, Amr Helmy, Laurence Pierre, Julien Schmaltz, \"A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 127-136, 2007.",
      "_id": "3521013"
    },
    {
      "text": "Adan Kohler, Martin Radetzki, \"Fault-tolerant architecture and deflection routing for degradable NoC switches\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 22-31, 2009.",
      "_id": "3129378"
    },
    {
      "text": "Marcos Herve, Erika Cota, Fernanda Lima Kastensmidt, Marcelo Lubaszewski, \"Diagnosis of interconnect shorts in mesh NoCs\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 256-265, 2009.",
      "_id": "3129372"
    },
    {
      "text": "Ad\u00e1n Kohler, Gert Schley, Martin Radetzki, \"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "Martin Radetzki, Chaochao Feng, Xueqian Zhao, Axel Jantsch, \"Methods for fault tolerance in networks-on-chip\", <i>ACM Computing Surveys (CSUR)</i>, vol. 46, pp. 1, 2013.",
      "_id": "2166871"
    }
  ],
  "3464329": [],
  "2765056": [],
  "3533212": [
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8, Evangelia Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 152-160, 2012.",
      "_id": "2437751"
    },
    {
      "text": "Meng Liu, Matthias Becker, Moris Behnam, Thomas Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Martin Schoeberl, \"Design of a time-predictable multicore processor: The T-CREST project\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 909-912, 2018.",
      "_id": "754688"
    }
  ],
  "4194987": [
    {
      "text": "Antonio Pullini, Federico Angiolini, Davide Bertozzi, Luca Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <i>Integrated Circuits and Systems Design 18th Symposium on</i>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "K. Goossens, J. Dielissen, O.P. Gangwal, S.G. Pestana, A. Radulescu, E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <i>Design Automation and Test in Europe 2005. Proceedings</i>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    }
  ],
  "2243540": [
    {
      "text": "Lulwah Alhubail, Nader Bagherzadeh, \"Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 634-637, 2019.",
      "_id": "382840"
    }
  ],
  "3480526": [
    {
      "text": "Luca P. Carloni, Partha Pande, Yuan Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "Gilbert Hendry, Shoaib Kamil, Aleksandr Biberman, Johnnie Chan, Benjamin G. Lee, Marghoob Mohiyuddin, Ankit Jain, Keren Bergman, Luca P. Carloni, John Kubiatowicz, Leonid Oliker, John Shalf, \"Analysis of photonic networks for a chip multiprocessor using scientific applications\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 104-113, 2009.",
      "_id": "3129371"
    },
    {
      "text": "Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic, \"Silicon-photonic clos networks for global on-chip communication\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Aleksandr Biberman, Kyle Preston, Gilbert Hendry, Nicol&#225;s Sherwood-Droz, Johnnie Chan, Jacob S. Levy, Michal Lipson, Keren Bergman, \"Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors\", <i>ACM Journal on Emerging Technologies in Computing Systems (JETC)</i>, vol. 7, pp. 1, 2011.",
      "_id": "2728709"
    },
    {
      "text": "Pranay Koka, Michael O. McCracken, Herb Schwetman, Xuezhe Zheng, Ron Ho, Ashok V. Krishnamoorthy, \"Silicon-photonic network architectures for scalable power-efficient multi-chip systems\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 38, pp. 117, 2010.",
      "_id": "3083681"
    }
  ],
  "3973908": [
    {
      "text": "Yury Markovsky, Yatish Patel, John Wawrzynek, \"Using adaptive routing to compensate for performance heterogeneity\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 12-21, 2009.",
      "_id": "3129385"
    },
    {
      "text": "David Wolpert, Bo Fu, Paul Ampadu, \"Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 107-114, 2010.",
      "_id": "2912728"
    },
    {
      "text": "Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, Yatin Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "Dani\u00cbl Schinkel, Eisse Mensink, Eric A. M. Klumperink, Ed van Tuijl, Bram Nauta, \"Low-Power High-Speed Transceivers for Network-on-Chip Communication\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 17, no. 1, pp. 12-21, 2009.",
      "_id": "3224318"
    },
    {
      "text": "Alireza Ejlali, Bashir M. Al-Hashimi, Paul Rosinger, Seyed Ghassem Miremadi, \"Joint Consideration of Fault-Tolerance Energy-Efficiency and Performance in On-Chip Networks\", <i>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</i>, pp. 1-6, 2007.",
      "_id": "3654979"
    },
    {
      "text": "Medardoni Simone, Marcello Lajolo, Davide Bertozzi, \"Variation tolerant NoC design by means of self-calibrating links\", <i>Design Automation and Test in Europe 2008. DATE '08</i>, pp. 1402-1407, 2008.",
      "_id": "3465070"
    },
    {
      "text": "Bo Fu, David Wolpert, Paul Ampadu, \"Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links\", <i>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</i>, pp. 54-63, 2009.",
      "_id": "3129367"
    }
  ],
  "3464445": [
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, Vassos Soteriou, \"Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "Amin Ansari, Asit Mishra, Jianping Xu, Josep Torrellas, \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted energy-efficient on-chip networks\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 440-451, 2014.",
      "_id": "2025455"
    },
    {
      "text": "Davide Zoni, William Fornaciari, \"Sensor-wise methodology to face NBTI stress of NoC buffers\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1038-1043, 2013.",
      "_id": "2280882"
    },
    {
      "text": "Paul Wettin, Jacob Murray, Partha Pande, Behrooz Shirazi, Amlan Ganguly, \"Energy-efficient multicore chip design through cross-layer approach\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 725-730, 2013.",
      "_id": "2280846"
    },
    {
      "text": "Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, Umit Ogras, \"In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 43-50, 2012.",
      "_id": "2437738"
    }
  ],
  "4131667": [],
  "3830515": [
    {
      "text": "Zhonghai Lu, Yuan Yao, Yuming Jiang, \"Towards stochastic delay bound analysis for Network-on-Chip\", <i>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</i>, pp. 64-71, 2014.",
      "_id": "1900877"
    },
    {
      "text": "Kees Goossens, Martijn Bennebroek, Jae Young Hur, Muhammad Aqeel Wahlah, \"rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects\", <i>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</i>, pp. 45-54, 2008.",
      "_id": "3332685"
    },
    {
      "text": "Isask'har Walter, Israel Cidon, Ran Ginosar, Avinoam Kolodny, \"Access Regulation to Hot-Modules in Wormhole NoCs\", <i>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</i>, pp. 137-148, 2007.",
      "_id": "3521043"
    }
  ],
  "3224318": [
    {
      "text": "Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, Giovanni De Micheli, \"CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 67-74, 2012.",
      "_id": "2437754"
    },
    {
      "text": "Boris Grot, Joel Hestness, Stephen W. Keckler, Onur Mutlu, \"Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 39, pp. 401, 2011.",
      "_id": "2854942"
    }
  ],
  "3185257": [],
  "2859434": [
    {
      "text": "Behrad Niazmand, Siavoosh Payandeh Azad, Jose Flich, Jaan Raik, Gert Jervan, Thomas Hollstein, \"Logic-based implementation of fault-tolerant routing in 3D network-on-chips\", <i>Networks-on-Chip (NOCS) 2016 Tenth IEEE/ACM International Symposium on</i>, pp. 1-8, 2016.",
      "_id": "1320591"
    },
    {
      "text": "Venkata Yaswanth Raparti, Nishit Kapadia, Sudeep Pasricha, \"ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors\", <i>Multi-Scale Computing Systems IEEE Transactions on</i>, vol. 3, no. 2, pp. 72-85, 2017.",
      "_id": "1618246"
    },
    {
      "text": "Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, \"Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1601-1604, 2013.",
      "_id": "2280601"
    },
    {
      "text": "Li Jiang, Qiang Xu, \"Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.",
      "_id": "1618244"
    }
  ],
  "3609788": [
    {
      "text": "Andreas Hansson, Mahesh Subburaman, Kees Goossens, \"Aelite: A flit-synchronous Network on Chip with composable and predictable services\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 250-255, 2009.",
      "_id": "3254784"
    },
    {
      "text": "D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M.E. Gomez, P. Lopez, G.N. Gaydadjiev, D. Bertozzi, \"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 562-565, 2009.",
      "_id": "3254857"
    },
    {
      "text": "Nikolaos Chrysos, Cyriel Minkenberg, Mark Rudquist, Claude Basso, Brian Vanderpool, \"SCOC: High-radix switches made of bufferless clos networks\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 402-414, 2015.",
      "_id": "1736073"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "Giorgos Passas, Manolis Katevenis, Dionisis Pnevmatikatos, \"A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 87-95, 2010.",
      "_id": "2912721"
    }
  ]
}