{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@130:159@HdlStmProcess", "\n  // - for start synchronized, wait until the DMA has valid data on both channels\n  // - for non synchronized channels the start of transmission gets the 2 data\n  // paths randomly ready, only when using data buffers\n\n  always @(posedge dac_clk) begin\n    if (interpolation_ratio == 0 || interpolation_ratio == 1) begin\n      dac_int_ready <= dac_filt_int_valid;\n    end else begin\n      if (dac_filt_int_valid &\n          (!start_sync_channels & dma_valid |\n          (dma_valid & dma_valid_adjacent))) begin\n        if (interpolation_counter < interpolation_ratio) begin\n          interpolation_counter <= interpolation_counter + 1;\n          dac_int_ready <= 1'b0;\n        end else begin\n          interpolation_counter <= 0;\n          dac_int_ready <= 1'b1;\n        end\n      end else begin\n        dac_int_ready <= 1'b0;\n        interpolation_counter <= 0;\n      end\n    end\n  end\n\n  always @(posedge dac_clk) begin\n    if (dma_transfer_suspend == 1'b0) begin\n      transfer <= trigger ? 1'b1 : transfer | !trigger_active;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[136, "    if (interpolation_ratio == 0 || interpolation_ratio == 1) begin\n"]], "Add": [[136, "    if (interpolation_ratio == 0) begin\n"]]}}