Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Fri Mar 31 20:08:30 2023
| Host              : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xcvp1802-lsvc4072
| Speed File        : -2MP  PRODUCTION 2.00 2023-01-31
| Temperature Grade : E
| Design State      : Routed
| GCLK Deskew       : Off
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Device Cell Placement Summary for Global Clock g34
44. Clock Region Cell Placement per Global Clock: Region X3Y0
45. Clock Region Cell Placement per Global Clock: Region X4Y0
46. Clock Region Cell Placement per Global Clock: Region X1Y1
47. Clock Region Cell Placement per Global Clock: Region X2Y1
48. Clock Region Cell Placement per Global Clock: Region X3Y1
49. Clock Region Cell Placement per Global Clock: Region X4Y1
50. Clock Region Cell Placement per Global Clock: Region X5Y1
51. Clock Region Cell Placement per Global Clock: Region X6Y1
52. Clock Region Cell Placement per Global Clock: Region X7Y1
53. Clock Region Cell Placement per Global Clock: Region X8Y1
54. Clock Region Cell Placement per Global Clock: Region X9Y1
55. Clock Region Cell Placement per Global Clock: Region X1Y2
56. Clock Region Cell Placement per Global Clock: Region X2Y2
57. Clock Region Cell Placement per Global Clock: Region X3Y2
58. Clock Region Cell Placement per Global Clock: Region X4Y2
59. Clock Region Cell Placement per Global Clock: Region X5Y2
60. Clock Region Cell Placement per Global Clock: Region X6Y2
61. Clock Region Cell Placement per Global Clock: Region X7Y2
62. Clock Region Cell Placement per Global Clock: Region X8Y2
63. Clock Region Cell Placement per Global Clock: Region X9Y2
64. Clock Region Cell Placement per Global Clock: Region X1Y3
65. Clock Region Cell Placement per Global Clock: Region X2Y3
66. Clock Region Cell Placement per Global Clock: Region X3Y3
67. Clock Region Cell Placement per Global Clock: Region X4Y3
68. Clock Region Cell Placement per Global Clock: Region X5Y3
69. Clock Region Cell Placement per Global Clock: Region X6Y3
70. Clock Region Cell Placement per Global Clock: Region X7Y3
71. Clock Region Cell Placement per Global Clock: Region X8Y3
72. Clock Region Cell Placement per Global Clock: Region X9Y3
73. Clock Region Cell Placement per Global Clock: Region X0Y4
74. Clock Region Cell Placement per Global Clock: Region X1Y4
75. Clock Region Cell Placement per Global Clock: Region X2Y4
76. Clock Region Cell Placement per Global Clock: Region X3Y4
77. Clock Region Cell Placement per Global Clock: Region X4Y4
78. Clock Region Cell Placement per Global Clock: Region X5Y4
79. Clock Region Cell Placement per Global Clock: Region X6Y4
80. Clock Region Cell Placement per Global Clock: Region X7Y4
81. Clock Region Cell Placement per Global Clock: Region X8Y4
82. Clock Region Cell Placement per Global Clock: Region X9Y4
83. Clock Region Cell Placement per Global Clock: Region X1Y5
84. Clock Region Cell Placement per Global Clock: Region X2Y5
85. Clock Region Cell Placement per Global Clock: Region X3Y5
86. Clock Region Cell Placement per Global Clock: Region X4Y5
87. Clock Region Cell Placement per Global Clock: Region X5Y5
88. Clock Region Cell Placement per Global Clock: Region X6Y5
89. Clock Region Cell Placement per Global Clock: Region X7Y5
90. Clock Region Cell Placement per Global Clock: Region X8Y5
91. Clock Region Cell Placement per Global Clock: Region X9Y5
92. Clock Region Cell Placement per Global Clock: Region X0Y6
93. Clock Region Cell Placement per Global Clock: Region X1Y6
94. Clock Region Cell Placement per Global Clock: Region X2Y6
95. Clock Region Cell Placement per Global Clock: Region X3Y6
96. Clock Region Cell Placement per Global Clock: Region X4Y6
97. Clock Region Cell Placement per Global Clock: Region X5Y6
98. Clock Region Cell Placement per Global Clock: Region X6Y6
99. Clock Region Cell Placement per Global Clock: Region X7Y6
100. Clock Region Cell Placement per Global Clock: Region X8Y6
101. Clock Region Cell Placement per Global Clock: Region X9Y6
102. Clock Region Cell Placement per Global Clock: Region X0Y7
103. Clock Region Cell Placement per Global Clock: Region X1Y7
104. Clock Region Cell Placement per Global Clock: Region X2Y7
105. Clock Region Cell Placement per Global Clock: Region X3Y7
106. Clock Region Cell Placement per Global Clock: Region X4Y7
107. Clock Region Cell Placement per Global Clock: Region X5Y7
108. Clock Region Cell Placement per Global Clock: Region X6Y7
109. Clock Region Cell Placement per Global Clock: Region X7Y7
110. Clock Region Cell Placement per Global Clock: Region X8Y7
111. Clock Region Cell Placement per Global Clock: Region X9Y7
112. Clock Region Cell Placement per Global Clock: Region X1Y8
113. Clock Region Cell Placement per Global Clock: Region X2Y8
114. Clock Region Cell Placement per Global Clock: Region X3Y8
115. Clock Region Cell Placement per Global Clock: Region X4Y8
116. Clock Region Cell Placement per Global Clock: Region X5Y8
117. Clock Region Cell Placement per Global Clock: Region X6Y8
118. Clock Region Cell Placement per Global Clock: Region X7Y8
119. Clock Region Cell Placement per Global Clock: Region X8Y8
120. Clock Region Cell Placement per Global Clock: Region X9Y8
121. Clock Region Cell Placement per Global Clock: Region X0Y9
122. Clock Region Cell Placement per Global Clock: Region X1Y9
123. Clock Region Cell Placement per Global Clock: Region X2Y9
124. Clock Region Cell Placement per Global Clock: Region X3Y9
125. Clock Region Cell Placement per Global Clock: Region X4Y9
126. Clock Region Cell Placement per Global Clock: Region X5Y9
127. Clock Region Cell Placement per Global Clock: Region X6Y9
128. Clock Region Cell Placement per Global Clock: Region X7Y9
129. Clock Region Cell Placement per Global Clock: Region X8Y9
130. Clock Region Cell Placement per Global Clock: Region X9Y9
131. Clock Region Cell Placement per Global Clock: Region X0Y10
132. Clock Region Cell Placement per Global Clock: Region X1Y10
133. Clock Region Cell Placement per Global Clock: Region X2Y10
134. Clock Region Cell Placement per Global Clock: Region X3Y10
135. Clock Region Cell Placement per Global Clock: Region X4Y10
136. Clock Region Cell Placement per Global Clock: Region X5Y10
137. Clock Region Cell Placement per Global Clock: Region X6Y10
138. Clock Region Cell Placement per Global Clock: Region X7Y10
139. Clock Region Cell Placement per Global Clock: Region X8Y10
140. Clock Region Cell Placement per Global Clock: Region X9Y10
141. Clock Region Cell Placement per Global Clock: Region X1Y11
142. Clock Region Cell Placement per Global Clock: Region X2Y11
143. Clock Region Cell Placement per Global Clock: Region X3Y11
144. Clock Region Cell Placement per Global Clock: Region X4Y11
145. Clock Region Cell Placement per Global Clock: Region X5Y11
146. Clock Region Cell Placement per Global Clock: Region X6Y11
147. Clock Region Cell Placement per Global Clock: Region X7Y11
148. Clock Region Cell Placement per Global Clock: Region X8Y11
149. Clock Region Cell Placement per Global Clock: Region X9Y11
150. Clock Region Cell Placement per Global Clock: Region X0Y12
151. Clock Region Cell Placement per Global Clock: Region X1Y12
152. Clock Region Cell Placement per Global Clock: Region X2Y12
153. Clock Region Cell Placement per Global Clock: Region X3Y12
154. Clock Region Cell Placement per Global Clock: Region X4Y12
155. Clock Region Cell Placement per Global Clock: Region X5Y12
156. Clock Region Cell Placement per Global Clock: Region X6Y12
157. Clock Region Cell Placement per Global Clock: Region X7Y12
158. Clock Region Cell Placement per Global Clock: Region X8Y12
159. Clock Region Cell Placement per Global Clock: Region X9Y12
160. Clock Region Cell Placement per Global Clock: Region X0Y13
161. Clock Region Cell Placement per Global Clock: Region X1Y13
162. Clock Region Cell Placement per Global Clock: Region X2Y13
163. Clock Region Cell Placement per Global Clock: Region X3Y13
164. Clock Region Cell Placement per Global Clock: Region X4Y13
165. Clock Region Cell Placement per Global Clock: Region X5Y13
166. Clock Region Cell Placement per Global Clock: Region X6Y13
167. Clock Region Cell Placement per Global Clock: Region X7Y13
168. Clock Region Cell Placement per Global Clock: Region X8Y13
169. Clock Region Cell Placement per Global Clock: Region X9Y13

1. Clock Primitive Utilization
------------------------------

+------------------+------+-----------+-----+--------------+--------+
| Type             | Used | Available | LOC | Clock Region | Pblock |
+------------------+------+-----------+-----+--------------+--------+
| (M)BUFGCE        |    1 |       312 |   0 |            0 |      0 |
| (M)BUFGCE_DIV    |    0 |        44 |   0 |            0 |      0 |
| (M)BUFGCTRL      |    0 |        88 |   0 |            0 |      0 |
| BUFG_FABRIC      |   33 |      1248 |   0 |            0 |      0 |
| (M)BUFG_GT       |    0 |       480 |   0 |            0 |      0 |
| (M)BUFG_PS       |    1 |        72 |   0 |            0 |      0 |
| DPLL             |    0 |        51 |   0 |            0 |      0 |
|   DPLL (BUFGCE)  |    0 |        13 |   0 |            0 |      0 |
|   DPLL (BUFG_GT) |    0 |        38 |   0 |            0 |      0 |
| MMCM             |    1 |        13 |   0 |            0 |      0 |
| XPLL             |    3 |        26 |   3 |            0 |      2 |
+------------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+--------------------+--------------+------+-------------+-------------------+-------------------+-------------+-----------------+--------------+-------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site               | Clock Region | Root | GCLK Deskew | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock             | Driver Pin                                                                                 | Net                                                           |
+-----------+-----------+-----------------+------------+--------------------+--------------+------+-------------+-------------------+-------------------+-------------+-----------------+--------------+-------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X4Y3        | X4Y0         | X3Y7 | Off         |                   |               124 |     1022243 |               0 |        5.000 | clkout2_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O                      | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g1        | src1      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y25  | X3Y2         | X3Y1 | Off         | n/a               |                 2 |           0 |              46 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_102/O           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1   |
| g2        | src2      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y12  | X3Y1         | X3Y1 | Off         | n/a               |                 7 |           0 |           13563 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g3        | src3      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y116 | X3Y5         | X3Y5 | Off         | n/a               |                 6 |           0 |           10618 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g4        | src4      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y34  | X3Y2         | X3Y1 | Off         | n/a               |                 6 |           0 |           10474 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_18_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g5        | src5      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y117 | X3Y5         | X3Y5 | Off         | n/a               |                 4 |           0 |           14908 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
| g6        | src6      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y96  | X7Y5         | X7Y5 | Off         | n/a               |                 4 |           0 |           15080 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
| g7        | src7      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y24  | X5Y2         | X5Y2 | Off         | n/a               |                 7 |           0 |           13265 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8        | src8      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y73  | X5Y4         | X5Y2 | Off         | n/a               |                 8 |           0 |           15011 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g9        | src9      | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y108 | X3Y5         | X3Y3 | Off         | n/a               |                 6 |           0 |           15405 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_38_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g10       | src10     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y98  | X7Y5         | X7Y3 | Off         | n/a               |                 7 |           0 |           14143 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_39_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
| g11       | src11     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y73  | X3Y4         | X3Y3 | Off         | n/a               |                 8 |           0 |           11860 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_44_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
| g12       | src12     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y97  | X7Y5         | X7Y5 | Off         | n/a               |                 8 |           0 |           16118 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_49_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g13       | src13     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y168 | X3Y8         | X3Y8 | Off         | n/a               |                 8 |           0 |           16645 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_50_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g14       | src14     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y74  | X3Y4         | X3Y2 | Off         | n/a               |                 7 |           0 |           10244 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_51_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
| g15       | src15     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y168 | X7Y8         | X7Y8 | Off         | n/a               |                 4 |           0 |           12486 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_52_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
| g16       | src16     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y180 | X3Y8         | X3Y8 | Off         | n/a               |                 3 |           0 |           11793 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_54_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359 |
| g17       | src17     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y169 | X5Y8         | X5Y8 | Off         | n/a               |                 8 |           0 |           12511 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_56_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
| g18       | src18     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y180 | X5Y8         | X5Y8 | Off         | n/a               |                 5 |           0 |           15332 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_58_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
| g19       | src19     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y157 | X3Y7         | X3Y8 | Off         | n/a               |                 5 |           0 |           13441 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
| g20       | src20     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y132 | X5Y6         | X5Y7 | Off         | n/a               |                 4 |           0 |           13437 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_61_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21       | src21     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y120 | X5Y6         | X5Y6 | Off         | n/a               |                 8 |           0 |           17370 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_62_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g22       | src22     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X0Y121 | X1Y6         | X1Y6 | Off         | n/a               |                 8 |           0 |           13546 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_63_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g23       | src23     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y36  | X7Y2         | X7Y1 | Off         | n/a               |                 7 |           0 |           15800 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6_bufg_place/O  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g24       | src24     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y131 | X3Y6         | X3Y6 | Off         | n/a               |                10 |           0 |           16515 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_64_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g25       | src25     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X0Y146 | X1Y7         | X1Y7 | Off         | n/a               |                 4 |           0 |           10022 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_65_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
| g26       | src26     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y106 | X5Y5         | X5Y5 | Off         | n/a               |                10 |           0 |           13479 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_67_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
| g27       | src27     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y156 | X3Y7         | X3Y7 | Off         | n/a               |                 5 |           0 |           17083 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_68_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g28       | src28     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y121 | X3Y6         | X3Y7 | Off         | n/a               |                 4 |           0 |           12225 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_69_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
| g29       | src29     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y120 | X3Y6         | X3Y6 | Off         | n/a               |                 8 |           0 |           15745 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_70_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
| g30       | src30     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y24  | X3Y2         | X3Y1 | Off         | n/a               |                 4 |           0 |           13314 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8_bufg_place/O  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g31       | src31     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X2Y59  | X3Y3         | X3Y2 | Off         | n/a               |                 9 |           0 |           15742 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9_bufg_place/O  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
| g32       | src32     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X4Y34  | X7Y2         | X7Y1 | Off         | n/a               |                 8 |           0 |           13129 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
| g33       | src33     | BUFG_FABRIC/O   | None       | BUFG_FABRIC_X3Y45  | X5Y2         | X5Y1 | Off         | n/a               |                 7 |           0 |           12687 |          n/a | n/a               | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14_bufg_place/O | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
| g34       | src34     | BUFG_PS/O       | None       | BUFG_PS_X0Y6       | X1Y1         | X1Y1 | Off         | n/a               |                 1 |           0 |               1 |       10.140 | clk_pl_0          | design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |
+-----------+-----------+-----------------+------------+--------------------+--------------+------+-------------+-------------------+-------------------+-------------+-----------------+--------------+-------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** In GCLK Deskew column, symbol '*' indicates non-default GCLK Deskew value using GCLK_DESKEW property on net


3. Global Clock Source Details
------------------------------

+-----------+-----------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin   | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock      | Driver Pin                                                                       | Net                                                                      |
+-----------+-----------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------+
| src0      | g0        | MMCME5/CLKOUT1    | None       | MMCM_X4Y0      | X4Y0         |           1 |               0 |               5.000 | clkout2_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1            | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive      |
| src1      | g1        | FDRE/Q            | None       | SLICE_X164Y140 | X4Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_103/Q | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2              |
| src2      | g2        | FDRE/Q            | None       | SLICE_X162Y69  | X3Y1         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106_bufg_place |
| src3      | g3        | FDRE/Q            | None       | SLICE_X195Y400 | X4Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119_bufg_place |
| src4      | g4        | FDRE/Q            | None       | SLICE_X152Y186 | X3Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_18/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125_bufg_place |
| src5      | g5        | FDRE/Q            | None       | SLICE_X169Y388 | X4Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136_bufg_place |
| src6      | g6        | FDRE/Q            | None       | SLICE_X294Y384 | X7Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144_bufg_place |
| src7      | g7        | FDRE/Q            | None       | SLICE_X225Y162 | X5Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163_bufg_place |
| src8      | g8        | FDRE/Q            | None       | SLICE_X226Y298 | X5Y4         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170_bufg_place |
| src9      | g9        | FDRE/Q            | None       | SLICE_X140Y397 | X3Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_38/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254_bufg_place |
| src10     | g10       | FDRE/Q            | None       | SLICE_X315Y389 | X7Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_39/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262_bufg_place |
| src11     | g11       | FDRE/Q            | None       | SLICE_X177Y290 | X4Y4         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_44/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295_bufg_place |
| src12     | g12       | FDRE/Q            | None       | SLICE_X321Y424 | X7Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_49/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323_bufg_place |
| src13     | g13       | FDRE/Q            | None       | SLICE_X150Y697 | X3Y8         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_50/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332_bufg_place |
| src14     | g14       | FDRE/Q            | None       | SLICE_X192Y327 | X4Y4         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_51/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341_bufg_place |
| src15     | g15       | FDRE/Q            | None       | SLICE_X312Y641 | X7Y8         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_52/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347_bufg_place |
| src16     | g16       | FDRE/Q            | None       | SLICE_X132Y639 | X3Y8         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_54/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359_bufg_place |
| src17     | g17       | FDRE/Q            | None       | SLICE_X230Y646 | X5Y8         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_56/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370_bufg_place |
| src18     | g18       | FDRE/Q            | None       | SLICE_X224Y623 | X5Y8         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_58/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382_bufg_place |
| src19     | g19       | FDRE/Q            | None       | SLICE_X169Y554 | X4Y7         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_60/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395_bufg_place |
| src20     | g20       | FDRE/Q            | None       | SLICE_X252Y507 | X6Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_61/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402_bufg_place |
| src21     | g21       | FDRE/Q            | None       | SLICE_X242Y446 | X5Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_62/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409_bufg_place |
| src22     | g22       | FDRE/Q            | None       | SLICE_X95Y493  | X2Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_63/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418_bufg_place |
| src23     | g23       | FDRE/Q            | None       | SLICE_X306Y96  | X7Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42_bufg_place  |
| src24     | g24       | FDRE/Q            | None       | SLICE_X160Y436 | X3Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_64/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425_bufg_place |
| src25     | g25       | FDRE/Q            | None       | SLICE_X84Y534  | X2Y7         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_65/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434_bufg_place |
| src26     | g26       | FDRE/Q            | None       | SLICE_X207Y405 | X5Y5         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_67/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445_bufg_place |
| src27     | g27       | FDRE/Q            | None       | SLICE_X157Y563 | X3Y7         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_68/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452_bufg_place |
| src28     | g28       | FDRE/Q            | None       | SLICE_X194Y483 | X4Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_69/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461_bufg_place |
| src29     | g29       | FDRE/Q            | None       | SLICE_X153Y495 | X3Y6         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_70/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468_bufg_place |
| src30     | g30       | FDRE/Q            | None       | SLICE_X140Y143 | X3Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59_bufg_place  |
| src31     | g31       | FDRE/Q            | None       | SLICE_X196Y192 | X4Y3         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66_bufg_place  |
| src32     | g32       | FDRE/Q            | None       | SLICE_X309Y176 | X7Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87_bufg_place  |
| src33     | g33       | FDRE/Q            | None       | SLICE_X240Y99  | X5Y2         |           1 |               0 |                     |                   | design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99_bufg_place  |
| src34     | g34       | PS9/PMCRCLKCLK[0] | PS9_X0Y0   | PS9_X0Y0       | X0Y1         |           1 |               0 |              10.140 | clk_pl_0          | design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]                | design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]             |
+-----------+-----------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-----------------+------------+----------------+--------------+-------------+-----------------+--------------+-------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL       | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                   | Driver Pin                                                                      | Net                                                                               |
+----------+-----------------+------------+----------------+--------------+-------------+-----------------+--------------+-------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
| 0        | XPLL/CLKOUT2    | XPLL_X2Y0  | XPLL_X2Y0/XPLL | X1Y0         |          24 |               0 |        1.250 | bank1_xpll0_fifo_rd_clk | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk |
| 1        | XPLL/CLKOUT1    | XPLL_X2Y0  | XPLL_X2Y0/XPLL | X1Y0         |           1 |               0 |        1.250 | mc_clk_xpll             | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll             |
+----------+-----------------+------------+----------------+--------------+-------------+-----------------+--------------+-------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |   (M)BUFGCE   | (M)BUFGCE_DIV |  (M)BUFGCTRL  |   (M)BUFG_GT  |   (M)BUFG_PS  |      MMCM     | DPLL (non-GT) |   DPLL (GT)   |      XPLL     |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X3Y0              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X4Y0              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X6Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X9Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X10Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X11Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X12Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
| X1Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
| X0Y5              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y6              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y7              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y8              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y8              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y8              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y9              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y11             |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |        NOC       |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      1 |       1 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X4Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X10Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X11Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X12Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      3 |      24 |   4131 |   52992 |      0 |   13248 |     46 |      46 |      0 |      23 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y1              |      5 |      24 |  10452 |   58880 |      0 |   14720 |     84 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y1              |      6 |      24 |   8544 |   58880 |      0 |   14720 |     84 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      1 |       4 |
| X4Y1              |      5 |      24 |   9898 |   58880 |      0 |   14720 |     66 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y1              |      5 |      24 |   8612 |   58880 |      0 |   14720 |     20 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y1              |      5 |      24 |   7582 |   58880 |      0 |   14720 |     30 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      5 |      24 |   9190 |   58880 |      0 |   14720 |     74 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y1              |      3 |      24 |   8183 |   41216 |      0 |   10304 |     80 |     140 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y1              |      3 |      24 |   3214 |   41216 |      0 |   10304 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |   2911 |   55296 |      0 |   13824 |     30 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y2              |      5 |      24 |   9724 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y2              |      6 |      24 |  11236 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y2              |      5 |      24 |  10399 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y2              |      5 |      24 |  10662 |   61440 |      0 |   15360 |     82 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y2              |      5 |      24 |   7999 |   61440 |      0 |   15360 |     60 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      5 |      24 |  10030 |   61440 |      0 |   15360 |     68 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y2              |      4 |      24 |   7267 |   43008 |      0 |   10752 |    122 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y2              |      4 |      24 |   3955 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      3 |      24 |   5747 |   55296 |      0 |   13824 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y3              |      4 |      24 |   8906 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y3              |      5 |      24 |  12487 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y3              |      3 |      24 |  10512 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y3              |      2 |      24 |  10691 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y3              |      4 |      24 |  10908 |   61440 |      0 |   15360 |     70 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      3 |      24 |   8368 |   61440 |      0 |   15360 |     30 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y3              |      3 |      24 |   6421 |   43008 |      0 |   10752 |    100 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y3              |      3 |      24 |   5027 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y4              |      1 |      24 |    565 |   21504 |      0 |    5376 |     22 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X1Y4              |      2 |      24 |   5157 |   43008 |      0 |   10752 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       2 |
| X2Y4              |      3 |      24 |   4684 |   30720 |      0 |    7680 |     48 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y4              |      3 |      24 |   3830 |   30720 |      0 |    7680 |     48 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X4Y4              |      2 |      24 |   2438 |   30720 |      1 |    7680 |     48 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y4              |      2 |      24 |   2583 |   30720 |      0 |    7680 |     44 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X6Y4              |      1 |      24 |   1932 |   30720 |      0 |    7680 |     26 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      2 |      24 |   4142 |   30720 |      0 |    7680 |     18 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X8Y4              |      2 |      24 |   3824 |   21504 |      0 |    5376 |     68 |      72 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y4              |      2 |      24 |   2226 |   21504 |      0 |    5376 |      0 |       0 |      0 |      12 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y5              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y5              |      2 |      24 |   5827 |   55296 |      0 |   13824 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y5              |      3 |      24 |  10933 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y5              |      4 |      24 |  10612 |   61440 |      0 |   15360 |     94 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y5              |      5 |      24 |  11911 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y5              |      4 |      24 |  11239 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y5              |      5 |      24 |   5438 |   61440 |      0 |   15360 |     80 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      5 |      24 |  10527 |   61440 |      0 |   15360 |     72 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y5              |      3 |      24 |   7156 |   43008 |      0 |   10752 |     76 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y5              |      3 |      24 |   6216 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y6              |      2 |      24 |   4218 |   43008 |      0 |   10752 |     10 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y6              |      4 |      24 |   8283 |   67584 |      0 |   16896 |     38 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      1 |       4 |
| X2Y6              |      4 |      24 |   8775 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y6              |      5 |      24 |  11030 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y6              |      5 |      24 |  11704 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y6              |      4 |      24 |  10851 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y6              |      5 |      24 |   9080 |   61440 |      0 |   15360 |     92 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      5 |      24 |  11838 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y6              |      3 |      24 |   7261 |   43008 |      0 |   10752 |    120 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y6              |      3 |      24 |   4624 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y7              |      3 |      24 |   3865 |   43008 |      0 |   10752 |     48 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y7              |      5 |      24 |   8471 |   67584 |      0 |   16896 |     46 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y7              |      6 |      24 |  10421 |   61440 |      0 |   15360 |     80 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y7              |      6 |      24 |  11464 |   61440 |      0 |   15360 |     94 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y7              |      4 |      24 |  11291 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y7              |      3 |      24 |   8507 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y7              |      4 |      24 |   9576 |   61440 |      0 |   15360 |     84 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      4 |      24 |   9993 |   61440 |      0 |   15360 |     80 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y7              |      3 |      24 |   7058 |   43008 |      0 |   10752 |     90 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y7              |      3 |      24 |   6347 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y8              |      3 |      24 |   6650 |   55296 |      0 |   13824 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y8              |      4 |      24 |  10478 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y8              |      4 |      24 |  10009 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y8              |      5 |      24 |  10749 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y8              |      5 |      24 |  10633 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y8              |      4 |      24 |  11483 |   61440 |      0 |   15360 |     92 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y8              |      4 |      24 |   7943 |   61440 |      0 |   15360 |     74 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y8              |      3 |      24 |   9681 |   43008 |      0 |   10752 |    122 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y8              |      2 |      24 |   3442 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y9              |      1 |      24 |   3160 |   43008 |      0 |   10752 |      8 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y9              |      1 |      24 |   8423 |   67584 |      0 |   16896 |     48 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y9              |      2 |      24 |  10203 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y9              |      2 |      24 |  11955 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      1 |       4 |
| X4Y9              |      3 |      24 |  13146 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y9              |      3 |      24 |   8509 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y9              |      2 |      24 |  10907 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y9              |      2 |      24 |  10904 |   61440 |      0 |   15360 |     82 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y9              |      1 |      24 |   6675 |   43008 |      0 |   10752 |     96 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y9              |      1 |      24 |   6752 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y10             |      1 |      24 |   2370 |   43008 |      0 |   10752 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y10             |      1 |      24 |   8101 |   67584 |      0 |   16896 |     40 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y10             |      1 |      24 |  10782 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y10             |      1 |      24 |  10327 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y10             |      1 |      24 |   9878 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |   9676 |   61440 |      0 |   15360 |     94 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y10             |      1 |      24 |   9671 |   61440 |      0 |   15360 |     72 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y10             |      1 |      24 |   8254 |   61440 |      0 |   15360 |     58 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y10             |      1 |      24 |   6055 |   43008 |      0 |   10752 |    126 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y10             |      1 |      24 |   7636 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y11             |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y11             |      1 |      24 |   5714 |   55296 |      0 |   13824 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y11             |      1 |      24 |  12347 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y11             |      1 |      24 |  11845 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y11             |      1 |      24 |   9476 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |  12126 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y11             |      1 |      24 |  11129 |   61440 |      0 |   15360 |     72 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y11             |      1 |      24 |   9150 |   61440 |      0 |   15360 |     64 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y11             |      1 |      24 |   7237 |   43008 |      0 |   10752 |     94 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y11             |      1 |      24 |   3881 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y12             |      1 |      24 |   3860 |   43008 |      0 |   10752 |     10 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y12             |      1 |      24 |  11688 |   67584 |      0 |   16896 |     48 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y12             |      1 |      24 |  10314 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y12             |      1 |      24 |  13907 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y12             |      1 |      24 |  11659 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y12             |      1 |      24 |  10983 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      1 |       4 |
| X6Y12             |      1 |      24 |  11956 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y12             |      1 |      24 |  10169 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y12             |      1 |      24 |   7706 |   43008 |      0 |   10752 |    140 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y12             |      1 |      24 |   3420 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y13             |      1 |      24 |   2282 |   43008 |      0 |   10752 |     30 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y13             |      1 |      24 |   6323 |   67584 |      0 |   16896 |     48 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y13             |      1 |      24 |   9255 |   61440 |      0 |   15360 |     94 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y13             |      1 |      24 |  10277 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y13             |      1 |      24 |  11066 |   61440 |      0 |   15360 |     90 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y13             |      1 |      24 |  10819 |   61440 |      0 |   15360 |     96 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y13             |      1 |      24 |  11074 |   61440 |      0 |   15360 |     88 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y13             |      1 |      24 |   9007 |   61440 |      0 |   15360 |     76 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y13             |      1 |      24 |   2838 |   43008 |      0 |   10752 |     58 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y13             |      1 |      24 |   3101 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+----+----+----+----+----+----+----+----+----+
| Y13 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y12 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y11 |  0 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y10 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y9  |  1 |  1 |  2 |  2 |  3 |  3 |  2 |  2 |  1 |  1 |
| Y8  |  0 |  3 |  4 |  4 |  5 |  5 |  4 |  4 |  3 |  2 |
| Y7  |  3 |  5 |  6 |  8 |  4 |  5 |  4 |  4 |  3 |  3 |
| Y6  |  2 |  4 |  4 |  7 |  5 |  6 |  5 |  5 |  3 |  3 |
| Y5  |  0 |  2 |  3 |  6 |  5 |  4 |  5 |  6 |  3 |  3 |
| Y4  |  1 |  2 |  3 |  4 |  2 |  3 |  1 |  2 |  2 |  2 |
| Y3  |  0 |  3 |  4 |  5 |  3 |  4 |  4 |  3 |  3 |  3 |
| Y2  |  0 |  2 |  5 |  7 |  5 |  6 |  5 |  5 |  4 |  4 |
| Y1  |  0 |  4 |  5 |  7 |  5 |  5 |  5 |  5 |  3 |  3 |
| Y0  |  0 |  0 |  0 |  1 |  2 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X4Y0              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y0              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X10Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X11Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X12Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |     0 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y1              |    0 |    12 |  0.00 |    6 |    24 | 25.00 |    5 |    24 | 20.83 |    6 |    24 | 25.00 |
| X4Y1              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y1              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y1              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y1              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y1              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y1              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |     0 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y2              |    0 |    12 |  0.00 |    6 |    24 | 25.00 |    6 |    24 | 25.00 |    7 |    24 | 29.17 |
| X4Y2              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y2              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X6Y2              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y2              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y2              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y2              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |     0 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y3              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |
| X4Y3              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y3              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y3              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X8Y3              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y3              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y4              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |
| X4Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X8Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y5              |    0 |     0 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y5              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X4Y5              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y5              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y5              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y5              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X8Y5              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y5              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y6              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y6              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X4Y6              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y6              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X6Y6              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y6              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y6              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y6              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X2Y7              |    0 |    12 |  0.00 |    6 |    24 | 25.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y7              |    0 |    12 |  0.00 |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |
| X4Y7              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X6Y7              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y7              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y8              |    0 |     0 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y8              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X4Y8              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y8              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X6Y8              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y8              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X8Y8              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y8              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y9              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y9              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y9              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y9              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y9              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y9              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y9              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y10             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y11             |    0 |     0 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y11             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y12             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y13             |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g0        | BUFGCE/O        | X4Y0              | clkout2_primitive |       5.000 | {0.000 2.500} | X3Y7     |     1022243 |        0 |              0 |        0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+--------+--------+-----------+--------+--------+--------+--------+-------+-------+
|     | X0    | X1     | X2     | X3        | X4     | X5     | X6     | X7     | X8    | X9    |
+-----+-------+--------+--------+-----------+--------+--------+--------+--------+-------+-------+
| Y13 |  2297 |   6347 |   9302 |     10325 |  11111 |  10867 |  11118 |   9045 |  2867 |  3101 |
| Y12 |  3865 |  11712 |  10362 |     13955 |  11707 |  11032 |  12004 |  10217 |  7776 |  3420 |
| Y11 |     0 |   5738 |  12395 |     11893 |   9524 |  12174 |  11165 |   9182 |  7284 |  3881 |
| Y10 |  2370 |   8121 |  10830 |     10375 |   9926 |   9723 |   9707 |   8283 |  6118 |  7636 |
| Y9  |  3164 |   8447 |  10251 |     12004 |  13194 |   8557 |  10955 |  10945 |  6723 |  6752 |
| Y8  |     0 |   6674 |  10526 |     10057 |  10797 |  10681 |  11529 |   7980 |  9742 |  3442 |
| Y7  |  3889 |   8494 |  10461 | (R) 11511 |  11339 |   8555 |   9618 |  10033 |  7103 |  6347 |
| Y6  |  4223 |   8303 |   8823 |     11078 |  11752 |  10899 |   9126 |  11886 |  7321 |  4624 |
| Y5  |     0 |   5851 |  10981 |     10659 |  11959 |  11287 |   5478 |  10563 |  7194 |  6216 |
| Y4  |   576 |   5169 |   4708 |      3854 |   2463 |   2605 |   1945 |   4151 |  3858 |  2226 |
| Y3  |     0 |   5771 |   8954 |     12535 |  10560 |  10739 |  10943 |   8383 |  6471 |  5027 |
| Y2  |     0 |   2926 |   9772 |     11284 |  10447 |  10703 |   8029 |  10064 |  7328 |  3955 |
| Y1  |     0 |   4154 |  10494 |      8587 |   9931 |   8622 |   7597 |   9227 |  8223 |  3214 |
| Y0  |     0 |      0 |      0 |         0 |  (D) 0 |      0 |      0 |      0 |     0 |     0 |
+-----+-------+--------+--------+-----------+--------+--------+--------+--------+-------+-------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g1        | BUFG_FABRIC/O   | X3Y2              |       |             |               | X3Y1     |          46 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+-----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3     | X4  | X5 | X6 | X7 | X8 | X9 |
+-----+----+----+----+--------+-----+----+----+----+----+----+
| Y13 |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  (D) 0 |  33 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  (R) 0 |  13 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |      0 |   0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+--------+-----+----+----+----+----+----+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g2        | BUFG_FABRIC/O   | X3Y1              |       |             |               | X3Y1     |       13563 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+--------------+-------+------+----+----+----+----+
|     | X0 | X1 | X2  | X3           | X4    | X5   | X6 | X7 | X8 | X9 |
+-----+----+----+-----+--------------+-------+------+----+----+----+----+
| Y13 |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |   0 |            3 |    22 |    2 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  74 | (R) (D) 4760 |  7954 |  748 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |   0 |            0 |     0 |    0 |  0 |  0 |  0 |  0 |
+-----+----+----+-----+--------------+-------+------+----+----+----+----+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g3        | BUFG_FABRIC/O   | X3Y5              |       |             |               | X3Y5     |       10618 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-----------+-------+-------+-------+------+----+----+
|     | X0 | X1 | X2 | X3        | X4    | X5    | X6    | X7   | X8 | X9 |
+-----+----+----+----+-----------+-------+-------+-------+------+----+----+
| Y13 |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |         0 |     0 |     0 |     1 |    1 |  0 |  0 |
| Y5  |  0 |  0 |  0 | (R) (D) 0 |  1891 |  7005 |  1170 |  550 |  0 |  0 |
| Y4  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |         0 |     0 |     0 |     0 |    0 |  0 |  0 |
+-----+----+----+----+-----------+-------+-------+-------+------+----+----+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g4        | BUFG_FABRIC/O   | X3Y2              |       |             |               | X3Y1     |       10474 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-------+-----------+----+----+----+----+----+----+
|     | X0 | X1   | X2    | X3        | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+------+-------+-----------+----+----+----+----+----+----+
| Y13 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  298 |  7151 |  (D) 1656 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  140 |  1077 |   (R) 152 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |    0 |     0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+------+-------+-----------+----+----+----+----+----+----+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g5        | BUFG_FABRIC/O   | X3Y5              |       |             |               | X3Y5     |       14908 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------------+-------+----+----+----+----+----+
|     | X0 | X1 | X2    | X3           | X4    | X5 | X6 | X7 | X8 | X9 |
+-----+----+----+-------+--------------+-------+----+----+----+----+----+
| Y13 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  1871 | (R) (D) 7150 |  5879 |  8 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+-------+--------------+-------+----+----+----+----+----+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g6        | BUFG_FABRIC/O   | X7Y5              |       |             |               | X7Y5     |       15080 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-----+--------------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6  | X7           | X8    | X9    |
+-----+----+----+----+----+----+----+-----+--------------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  51 | (R) (D) 6657 |  5290 |  3082 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
+-----+----+----+----+----+----+----+-----+--------------+-------+-------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g7        | BUFG_FABRIC/O   | X5Y2              |       |             |               | X5Y2     |       13265 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------------+-------+-------+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5           | X6    | X7    | X8 | X9 |
+-----+----+----+----+----+----+--------------+-------+-------+----+----+
| Y13 |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |            0 |     6 |     0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 | (R) (D) 6149 |  3659 |  1233 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          922 |  1114 |   182 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |            0 |     0 |     0 |  0 |  0 |
+-----+----+----+----+----+----+--------------+-------+-------+----+----+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g8        | BUFG_FABRIC/O   | X5Y4              |       |             |               | X5Y2     |       15011 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----+-------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | X6  | X7    | X8    | X9    |
+-----+----+----+----+----+----+--------+-----+-------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |   0 |     0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |  10 |  3819 |  4137 |  2084 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  (R) 0 |   9 |  1837 |  1741 |  1374 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
+-----+----+----+----+----+----+--------+-----+-------+-------+-------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g9        | BUFG_FABRIC/O   | X3Y5              |       |             |               | X3Y3     |       15405 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------+-------+---------+----+----+----+----+----+----+
|     | X0 | X1    | X2    | X3      | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+-------+-------+---------+----+----+----+----+----+----+
| Y13 |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |     0 |     0 |   (D) 0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  4724 |  4339 |      90 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  2565 |  3534 | (R) 153 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |     0 |     0 |       0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+-------+-------+---------+----+----+----+----+----+----+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g10       | BUFG_FABRIC/O   | X7Y5              |       |             |               | X7Y3     |       14143 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8    | X9    |
+-----+----+----+----+----+----+----+----+----------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    (D) 0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     3092 |  3207 |  1285 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  7 | (R) 2284 |  2278 |  1990 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
+-----+----+----+----+----+----+----+----+----------+-------+-------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g11       | BUFG_FABRIC/O   | X3Y4              |       |             |               | X3Y3     |       11860 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-----------+-------+------+----+----+----+----+
|     | X0 | X1 | X2   | X3        | X4    | X5   | X6 | X7 | X8 | X9 |
+-----+----+----+------+-----------+-------+------+----+----+----+----+
| Y13 |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  129 |  (D) 2541 |   968 |  201 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |   83 |  (R) 4557 |  3063 |  318 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |    0 |         0 |     0 |    0 |  0 |  0 |  0 |  0 |
+-----+----+----+------+-----------+-------+------+----+----+----+----+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g12       | BUFG_FABRIC/O   | X7Y5              |       |             |               | X7Y5     |       16118 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+------+--------------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7           | X8    | X9    |
+-----+----+----+----+----+----+----+------+--------------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  129 |         5359 |  3673 |  1966 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |   25 | (R) (D) 2457 |  1714 |   795 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |     0 |
+-----+----+----+----+----+----+----+------+--------------+-------+-------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g13       | BUFG_FABRIC/O   | X3Y8              |       |             |               | X3Y8     |       16645 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+--------------+-------+-----+----+----+----+----+
|     | X0 | X1 | X2   | X3           | X4    | X5  | X6 | X7 | X8 | X9 |
+-----+----+----+------+--------------+-------+-----+----+----+----+----+
| Y13 |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  242 |         5728 |  5473 |  11 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  145 | (R) (D) 2484 |  2560 |   2 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |    0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
+-----+----+----+------+--------------+-------+-----+----+----+----+----+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g14       | BUFG_FABRIC/O   | X3Y4              |       |             |               | X3Y2     |       10244 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+----------+------+----+----+----+----+----+
|     | X0 | X1 | X2  | X3       | X4   | X5 | X6 | X7 | X8 | X9 |
+-----+----+----+-----+----------+------+----+----+----+----+----+
| Y13 |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |   0 |    (D) 0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  1 |  99 |     6713 |  468 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  64 | (R) 2732 |  167 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |   0 |        0 |    0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+-----+----------+------+----+----+----+----+----+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g15       | BUFG_FABRIC/O   | X7Y8              |       |             |               | X7Y8     |       12486 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-----+--------------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6  | X7           | X8    | X9    |
+-----+----+----+----+----+----+----+-----+--------------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  73 | (R) (D) 4745 |  6261 |  1407 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |            0 |     0 |     0 |
+-----+----+----+----+----+----+----+-----+--------------+-------+-------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g16       | BUFG_FABRIC/O   | X3Y8              |       |             |               | X3Y8     |       11793 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------+-------+------------+----+----+----+----+----+----+
|     | X0 | X1    | X2    | X3         | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+-------+-------+------------+----+----+----+----+----+----+
| Y13 |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  4263 |  7436 | (R) (D) 94 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |     0 |     0 |          0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+-------+-------+------------+----+----+----+----+----+----+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g17       | BUFG_FABRIC/O   | X5Y8              |       |             |               | X5Y8     |       12511 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+--------------+-------+------+----+----+
|     | X0 | X1 | X2 | X3 | X4   | X5           | X6    | X7   | X8 | X9 |
+-----+----+----+----+----+------+--------------+-------+------+----+----+
| Y13 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  747 |         1117 |  4597 |  254 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  491 | (R) (D) 2016 |  3111 |  178 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |    0 |            0 |     0 |    0 |  0 |  0 |
+-----+----+----+----+----+------+--------------+-------+------+----+----+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g18       | BUFG_FABRIC/O   | X5Y8              |       |             |               | X5Y8     |       15332 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------+--------------+-------+------+----+----+
|     | X0 | X1 | X2 | X3 | X4    | X5           | X6    | X7   | X8 | X9 |
+-----+----+----+----+----+-------+--------------+-------+------+----+----+
| Y13 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  1032 | (R) (D) 7256 |  6851 |  187 |  6 |  0 |
| Y7  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
+-----+----+----+----+----+-------+--------------+-------+------+----+----+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g19       | BUFG_FABRIC/O   | X3Y7              |       |             |               | X3Y8     |       13441 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+----------+-------+-----+----+----+----+----+
|     | X0 | X1 | X2   | X3       | X4    | X5  | X6 | X7 | X8 | X9 |
+-----+----+----+------+----------+-------+-----+----+----+----+----+
| Y13 |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  2 |  981 | (R) 7042 |  5374 |  42 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |    0 |    (D) 0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |    0 |        0 |     0 |   0 |  0 |  0 |  0 |  0 |
+-----+----+----+------+----------+-------+-----+----+----+----+----+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g20       | BUFG_FABRIC/O   | X5Y6              |       |             |               | X5Y7     |       13437 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----+-------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | X6  | X7    | X8    | X9    |
+-----+----+----+----+----+----+--------+-----+-------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (R) 0 |  35 |  5510 |  4175 |  3717 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |   0 |     0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |   0 |     0 |     0 |     0 |
+-----+----+----+----+----+----+--------+-----+-------+-------+-------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g21       | BUFG_FABRIC/O   | X5Y6              |       |             |               | X5Y6     |       17370 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-----------+------+-------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5        | X6   | X7    | X8    | X9    |
+-----+----+----+----+----+----+-----------+------+-------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |         0 |  147 |  2503 |  2128 |  1543 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) (D) 0 |  107 |  5981 |  3565 |  1396 |
| Y5  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |         0 |    0 |     0 |     0 |     0 |
+-----+----+----+----+----+----+-----------+------+-------+-------+-------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g22       | BUFG_FABRIC/O   | X1Y6              |       |             |               | X1Y6     |       13546 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+--------------+-------+----+----+----+----+----+----+----+
|     | X0    | X1           | X2    | X3 | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+-------+--------------+-------+----+----+----+----+----+----+----+
| Y13 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  1085 |         1994 |  1176 |  5 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  2051 | (R) (D) 4842 |  2392 |  1 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+-------+--------------+-------+----+----+----+----+----+----+----+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g23       | BUFG_FABRIC/O   | X7Y2              |       |             |               | X7Y1     |       15800 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8    | X9    |
+-----+----+----+----+----+----+----+----+----------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    (D) 4 |     1 |     3 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  9 | (R) 6845 |  7167 |  1771 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |     0 |
+-----+----+----+----+----+----+----+----+----------+-------+-------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g24       | BUFG_FABRIC/O   | X3Y6              |       |             |               | X3Y6     |       16515 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------------+-------+-----+----+----+----+----+
|     | X0 | X1 | X2    | X3           | X4    | X5  | X6 | X7 | X8 | X9 |
+-----+----+----+-------+--------------+-------+-----+----+----+----+----+
| Y13 |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |     1 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  2 |  1062 | (R) (D) 4922 |  4674 |  15 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  2 |   702 |         2838 |  2297 |   0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |     0 |            0 |     0 |   0 |  0 |  0 |  0 |  0 |
+-----+----+----+-------+--------------+-------+-----+----+----+----+----+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g25       | BUFG_FABRIC/O   | X1Y7              |       |             |               | X1Y7     |       10022 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+--------------+-------+----+----+----+----+----+----+----+
|     | X0    | X1           | X2    | X3 | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+-------+--------------+-------+----+----+----+----+----+----+----+
| Y13 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  1108 | (R) (D) 5225 |  3688 |  1 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+-------+--------------+-------+----+----+----+----+----+----+----+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g26       | BUFG_FABRIC/O   | X5Y5              |       |             |               | X5Y5     |       13479 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------+--------------+-------+------+----+----+
|     | X0 | X1 | X2 | X3 | X4    | X5           | X6    | X7   | X8 | X9 |
+-----+----+----+----+----+-------+--------------+-------+------+----+----+
| Y13 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  2 |  1360 |         3375 |  3356 |  147 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  1 |   922 | (R) (D) 3123 |  1073 |  120 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |     0 |            0 |     0 |    0 |  0 |  0 |
+-----+----+----+----+----+-------+--------------+-------+------+----+----+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g27       | BUFG_FABRIC/O   | X3Y7              |       |             |               | X3Y7     |       17083 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+-------+--------------+-------+----+----+----+----+----+
|     | X0 | X1  | X2    | X3           | X4    | X5 | X6 | X7 | X8 | X9 |
+-----+----+-----+-------+--------------+-------+----+----+----+----+----+
| Y13 |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  17 |  3766 | (R) (D) 7269 |  6029 |  2 |  0 |  0 |  0 |  0 |
| Y6  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |   0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+-----+-------+--------------+-------+----+----+----+----+----+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g28       | BUFG_FABRIC/O   | X3Y6              |       |             |               | X3Y7     |       12225 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+-------+-------+-------+-----+----+----+
|     | X0 | X1 | X2 | X3     | X4    | X5    | X6    | X7  | X8 | X9 |
+-----+----+----+----+--------+-------+-------+-------+-----+----+----+
| Y13 |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  (R) 0 |  1716 |  5422 |  4998 |  89 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  (D) 0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |      0 |     0 |     0 |     0 |   0 |  0 |  0 |
+-----+----+----+----+--------+-------+-------+-------+-----+----+----+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g29       | BUFG_FABRIC/O   | X3Y6              |       |             |               | X3Y6     |       15745 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------------+-------+----+----+----+----+----+
|     | X0 | X1 | X2    | X3           | X4    | X5 | X6 | X7 | X8 | X9 |
+-----+----+----+-------+--------------+-------+----+----+----+----+----+
| Y13 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  2 |  1234 |         3454 |  1698 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  1 |  1197 | (R) (D) 4093 |  4066 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |     0 |            0 |     0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+-------+--------------+-------+----+----+----+----+----+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g30       | BUFG_FABRIC/O   | X3Y2              |       |             |               | X3Y1     |       13314 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------+-------+----------+----+----+----+----+----+----+
|     | X0 | X1    | X2    | X3       | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+-------+-------+----------+----+----+----+----+----+----+
| Y13 |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |     0 |     1 |    (D) 0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  2168 |  9293 | (R) 1852 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |     0 |     0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+-------+-------+----------+----+----+----+----+----+----+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g31       | BUFG_FABRIC/O   | X3Y3              |       |             |               | X3Y2     |       15742 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+----------+-------+------+----+----+----+----+
|     | X0 | X1 | X2  | X3       | X4    | X5   | X6 | X7 | X8 | X9 |
+-----+----+----+-----+----------+-------+------+----+----+----+----+
| Y13 |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |   0 |    (D) 5 |     0 |    0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  20 | (R) 5673 |  7604 |  532 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |   7 |      746 |  1096 |   59 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |   0 |        0 |     0 |    0 |  0 |  0 |  0 |  0 |
+-----+----+----+-----+----------+-------+------+----+----+----+----+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g32       | BUFG_FABRIC/O   | X7Y2              |       |             |               | X7Y1     |       13129 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+-------+-------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | X8    | X9    |
+-----+----+----+----+----+----+----+----+-----------+-------+-------+
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  2 |  (D) 4770 |  5495 |  1297 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  3 |   (R) 857 |   696 |     9 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |     0 |     0 |
+-----+----+----+----+----+----+----+----+-----------+-------+-------+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g33       | BUFG_FABRIC/O   | X5Y2              |       |             |               | X5Y1     |       12687 |        0 |              0 |        0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+----------+-------+-------+----+----+
|     | X0 | X1 | X2 | X3 | X4   | X5       | X6    | X7    | X8 | X9 |
+-----+----+----+----+----+------+----------+-------+-------+----+----+
| Y13 |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |    0 |  (D) 103 |     5 |     0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  1 |  115 | (R) 5813 |  5558 |  1092 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |    0 |        0 |     0 |     0 |  0 |  0 |
+-----+----+----+----+----+------+----------+-------+-------+----+----+


43. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                    |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
| g34       | BUFG_PS/O       | X1Y1              | clk_pl_0 |      10.140 | {0.000 5.070} | X1Y1     |           0 |        0 |              1 |        0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----------+----+----+----+----+----+----+----+----+
|     | X0 | X1        | X2 | X3 | X4 | X5 | X6 | X7 | X8 | X9 |
+-----+----+-----------+----+----+----+----+----+----+----+----+
| Y13 |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |         0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 | (R) (D) 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |         0 |  0 |  0 |  1 |  0 |  0 |  0 |  0 |  0 |
+-----+----+-----------+----+----+----+----+----+----+----+----+


44. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| g34+      | 23    | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
| g34       | 23    | BUFG_PS/O       | None       |           0 |               1 |  0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        4154 |               0 | 4131 |           0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |             140 |  140 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g30       | 0     | BUFG_FABRIC/O   | None       |           0 |            2168 | 2168 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g34+      | 23    | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10494 |               0 | 10452 |           0 |   42 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |              74 |    74 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |            1077 |  1077 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g30       | 0     | BUFG_FABRIC/O   | None       |           0 |            9293 |  9293 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |               7 |     7 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8587 |               0 | 8544 |           0 |   42 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g1+       | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1   |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |            4760 | 4760 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |             152 |  152 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g30       | 0     | BUFG_FABRIC/O   | None       |           0 |            1852 | 1852 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |             746 |  746 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9931 |               0 | 9898 |           0 |   33 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g1        | 1     | BUFG_FABRIC/O   | None       |           0 |              13 |   13 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1   |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |            7954 | 7954 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |            1096 | 1096 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |             115 |  115 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8622 |               0 | 8612 |           0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |             748 |  748 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |             922 |  922 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |              59 |   59 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |            5813 | 5813 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7597 |               0 | 7582 |           0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |            1114 | 1114 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |               9 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |               3 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |            5558 | 5558 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9227 |               0 | 9190 |           0 |   37 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |             182 |  182 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |            6845 | 6845 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |             857 |  857 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |            1092 | 1092 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X8Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8223 |               0 | 8183 |           0 |   40 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2   |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |            7167 | 7167 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42 |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |             696 |  696 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X9Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3214 |               0 | 3214 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2   |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |            1771 | 1771 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42 |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |               9 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


55. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2926 |               0 | 2911 |           0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |             298 |  298 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9772 |               0 | 9724 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |            7151 | 7151 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |              64 |   64 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
| g30       | 0     | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |              20 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11284 |               0 | 11236 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g1+       | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1   |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |               3 |     3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g4        | 10    | BUFG_FABRIC/O   | None       |           0 |            1656 |  1656 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_125 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |            2732 |  2732 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
| g30+      | 0     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59  |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |            5673 |  5673 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10447 |               0 | 10399 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g1        | 1     | BUFG_FABRIC/O   | None       |           0 |              33 |    33 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1   |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |              22 |    22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |             167 |   167 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |            7604 |  7604 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10703 |               0 | 10662 |           0 |   41 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g2        | 12    | BUFG_FABRIC/O   | None       |           0 |               2 |     2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_106 |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |            6149 |  6149 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8+       | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |             532 |   532 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |             103 |   103 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8029 |               0 | 7999 |           0 |   30 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |            3659 | 3659 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |               9 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
| g33       | 21    | BUFG_FABRIC/O   | None       |           0 |               5 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_99  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10064 |               0 | 10030 |           0 |   34 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |            1233 |  1233 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            1837 |  1837 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |               4 |     4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |            4770 |  4770 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X8Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7328 |               0 | 7267 |           0 |   61 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            1741 | 1741 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |            5495 | 5495 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X9Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3955 |               0 | 3955 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            1374 | 1374 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g23       | 12    | BUFG_FABRIC/O   | None       |           0 |               3 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42  |
| g32       | 10    | BUFG_FABRIC/O   | None       |           0 |            1297 | 1297 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5771 |               0 | 5747 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |            2565 | 2565 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8954 |               0 | 8906 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |            3534 | 3534 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |              83 |   83 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |              99 |   99 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12535 |               0 | 12487 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |             153 |   153 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |            4557 |  4557 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |            6713 |  6713 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
| g31       | 11    | BUFG_FABRIC/O   | None       |           0 |               5 |     5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10560 |               0 | 10512 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |            3063 |  3063 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
| g14       | 2     | BUFG_FABRIC/O   | None       |           0 |             468 |   468 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10739 |               0 | 10691 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7+       | 0     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8+       | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |             318 |   318 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10943 |               0 | 10908 |           0 |   35 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g7        | 0     | BUFG_FABRIC/O   | None       |           0 |               6 |     6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_163 |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |              10 |    10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |               7 |     7 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8383 |               0 | 8368 |           0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            3819 | 3819 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            2284 | 2284 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X8Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6471 |               0 | 6421 |           0 |   50 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            4137 | 4137 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            2278 | 2278 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X9Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5027 |               0 | 5027 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8        | 1     | BUFG_FABRIC/O   | None       |           0 |            2084 | 2084 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            1990 | 1990 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |         576 |               0 | 565 |           0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5169 |               0 | 5157 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |            4724 | 4724 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        4708 |               0 | 4684 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |            4339 | 4339 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |             129 |  129 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3854 |               0 | 3830 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g9        | 12    | BUFG_FABRIC/O   | None       |           0 |              90 |   90 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |            2541 | 2541 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
| g14+      | 2     | BUFG_FABRIC/O   | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_341 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2463 |               0 | 2438 |           1 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |             968 |  968 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2605 |               0 | 2583 |           0 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g8+       | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_170 |
| g11       | 1     | BUFG_FABRIC/O   | None       |           0 |             201 |  201 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_295 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        1945 |               0 | 1932 |           0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        4151 |               0 | 4142 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            3092 | 3092 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X8Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3858 |               0 | 3824 |           0 |   34 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            3207 | 3207 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X9Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2226 |               0 | 2226 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g10       | 2     | BUFG_FABRIC/O   | None       |           0 |            1285 | 1285 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


83. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5851 |               0 | 5827 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


84. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10981 |               0 | 10933 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g5        | 21    | BUFG_FABRIC/O   | None       |           0 |            1871 |  1871 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |             702 |   702 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


85. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10659 |               0 | 10612 |           0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3+       | 20    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g5        | 21    | BUFG_FABRIC/O   | None       |           0 |            7150 |  7150 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
| g9+       | 12    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_254 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |            2838 |  2838 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |               1 |     1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11959 |               0 | 11911 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |            1891 |  1891 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g5        | 21    | BUFG_FABRIC/O   | None       |           0 |            5879 |  5879 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |            2297 |  2297 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |             922 |   922 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


87. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11287 |               0 | 11239 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |            7005 |  7005 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g5        | 21    | BUFG_FABRIC/O   | None       |           0 |               8 |     8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_136 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |            3123 |  3123 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


88. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5478 |               0 | 5438 |           0 |   40 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |            1170 | 1170 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g6        | 0     | BUFG_FABRIC/O   | None       |           0 |              51 |   51 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |              25 |   25 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |            1073 | 1073 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


89. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10563 |               0 | 10527 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |             550 |   550 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g6        | 0     | BUFG_FABRIC/O   | None       |           0 |            6657 |  6657 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
| g10+      | 2     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_262 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |            2457 |  2457 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |             120 |   120 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X8Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7194 |               0 | 7156 |           0 |   38 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g6        | 0     | BUFG_FABRIC/O   | None       |           0 |            5290 | 5290 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |            1714 | 1714 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


91. Clock Region Cell Placement per Global Clock: Region X9Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6216 |               0 | 6216 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g6        | 0     | BUFG_FABRIC/O   | None       |           0 |            3082 | 3082 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_144 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |             795 |  795 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


92. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        4223 |               0 | 4218 |           0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            2051 | 2051 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8303 |               0 | 8283 |           0 |   19 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            4842 | 4842 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


94. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8823 |               0 | 8775 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            2392 | 2392 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |            1062 | 1062 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            1197 | 1197 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


95. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11078 |               0 | 11030 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3+       | 20    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |               1 |     1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |            4922 |  4922 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |               2 |     2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
| g28+      | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            4093 |  4093 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11752 |               0 | 11704 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3+       | 20    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |            4674 |  4674 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |            1360 |  1360 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            4066 |  4066 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10899 |               0 | 10851 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3+       | 20    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g20+      | 12    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21+      | 0     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |              15 |    15 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |            3375 |  3375 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9126 |               0 | 9080 |           0 |   46 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |             129 |  129 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |             107 |  107 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |            3356 | 3356 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


99. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11886 |               0 | 11838 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g3        | 20    | BUFG_FABRIC/O   | None       |           0 |               1 |     1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_119 |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |            5359 |  5359 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            5981 |  5981 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g26       | 10    | BUFG_FABRIC/O   | None       |           0 |             147 |   147 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_445 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


100. Clock Region Cell Placement per Global Clock: Region X8Y6
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7321 |               0 | 7261 |           0 |   60 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |            3673 | 3673 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            3565 | 3565 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


101. Clock Region Cell Placement per Global Clock: Region X9Y6
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        4624 |               0 | 4624 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g12       | 1     | BUFG_FABRIC/O   | None       |           0 |            1966 | 1966 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_323 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            1396 | 1396 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


102. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3889 |               0 | 3865 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            1085 | 1085 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g25       | 2     | BUFG_FABRIC/O   | None       |           0 |            1108 | 1108 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


103. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8494 |               0 | 8471 |           0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            1994 | 1994 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g25       | 2     | BUFG_FABRIC/O   | None       |           0 |            5225 | 5225 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
| g27       | 12    | BUFG_FABRIC/O   | None       |           0 |              17 |   17 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


104. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10461 |               0 | 10421 |           0 |   40 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |            1176 |  1176 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g24       | 11    | BUFG_FABRIC/O   | None       |           0 |               1 |     1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g25       | 2     | BUFG_FABRIC/O   | None       |           0 |            3688 |  3688 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
| g27       | 12    | BUFG_FABRIC/O   | None       |           0 |            3766 |  3766 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            1234 |  1234 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


105. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11511 |               0 | 11464 |           0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g19+      | 13    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
| g22       | 1     | BUFG_FABRIC/O   | None       |           0 |               5 |     5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_418 |
| g24+      | 11    | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_425 |
| g25       | 2     | BUFG_FABRIC/O   | None       |           0 |               1 |     1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_434 |
| g27       | 12    | BUFG_FABRIC/O   | None       |           0 |            7269 |  7269 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g28+      | 1     | BUFG_FABRIC/O   | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            3454 |  3454 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11339 |               0 | 11291 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g27       | 12    | BUFG_FABRIC/O   | None       |           0 |            6029 |  6029 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g28       | 1     | BUFG_FABRIC/O   | None       |           0 |            1716 |  1716 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
| g29       | 0     | BUFG_FABRIC/O   | None       |           0 |            1698 |  1698 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_468 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


107. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8555 |               0 | 8507 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g20+      | 12    | BUFG_FABRIC/O   | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21+      | 0     | BUFG_FABRIC/O   | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g27       | 12    | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_452 |
| g28       | 1     | BUFG_FABRIC/O   | None       |           0 |            5422 | 5422 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9618 |               0 | 9576 |           0 |   42 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g20       | 12    | BUFG_FABRIC/O   | None       |           0 |              35 |   35 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |             147 |  147 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g28       | 1     | BUFG_FABRIC/O   | None       |           0 |            4998 | 4998 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


109. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10033 |               0 | 9993 |           0 |   40 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g20       | 12    | BUFG_FABRIC/O   | None       |           0 |            5510 | 5510 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            2503 | 2503 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
| g28       | 1     | BUFG_FABRIC/O   | None       |           0 |              89 |   89 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_461 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


110. Clock Region Cell Placement per Global Clock: Region X8Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7103 |               0 | 7058 |           0 |   45 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g20       | 12    | BUFG_FABRIC/O   | None       |           0 |            4175 | 4175 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            2128 | 2128 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


111. Clock Region Cell Placement per Global Clock: Region X9Y7
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6347 |               0 | 6347 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g20       | 12    | BUFG_FABRIC/O   | None       |           0 |            3717 | 3717 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_402 |
| g21       | 0     | BUFG_FABRIC/O   | None       |           0 |            1543 | 1543 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_409 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


112. Clock Region Cell Placement per Global Clock: Region X1Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6674 |               0 | 6650 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g16       | 12    | BUFG_FABRIC/O   | None       |           0 |            4263 | 4263 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359 |
| g19       | 13    | BUFG_FABRIC/O   | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


113. Clock Region Cell Placement per Global Clock: Region X2Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10526 |               0 | 10478 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |             145 |   145 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g16       | 12    | BUFG_FABRIC/O   | None       |           0 |            7436 |  7436 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359 |
| g19       | 13    | BUFG_FABRIC/O   | None       |           0 |             981 |   981 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


114. Clock Region Cell Placement per Global Clock: Region X3Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10057 |               0 | 10009 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |            2484 |  2484 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g16       | 12    | BUFG_FABRIC/O   | None       |           0 |              94 |    94 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_359 |
| g19       | 13    | BUFG_FABRIC/O   | None       |           0 |            7042 |  7042 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


115. Clock Region Cell Placement per Global Clock: Region X4Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10797 |               0 | 10749 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |            2560 |  2560 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |             491 |   491 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
| g18       | 12    | BUFG_FABRIC/O   | None       |           0 |            1032 |  1032 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
| g19       | 13    | BUFG_FABRIC/O   | None       |           0 |            5374 |  5374 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


116. Clock Region Cell Placement per Global Clock: Region X5Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10681 |               0 | 10633 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |               2 |     2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |            2016 |  2016 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
| g18       | 12    | BUFG_FABRIC/O   | None       |           0 |            7256 |  7256 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
| g19       | 13    | BUFG_FABRIC/O   | None       |           0 |              42 |    42 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_395 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


117. Clock Region Cell Placement per Global Clock: Region X6Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11529 |               0 | 11483 |           0 |   46 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g15       | 0     | BUFG_FABRIC/O   | None       |           0 |              73 |    73 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |            3111 |  3111 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
| g18       | 12    | BUFG_FABRIC/O   | None       |           0 |            6851 |  6851 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


118. Clock Region Cell Placement per Global Clock: Region X7Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7980 |               0 | 7943 |           0 |   37 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g15       | 0     | BUFG_FABRIC/O   | None       |           0 |            4745 | 4745 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |             178 |  178 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
| g18       | 12    | BUFG_FABRIC/O   | None       |           0 |             187 |  187 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


119. Clock Region Cell Placement per Global Clock: Region X8Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9742 |               0 | 9681 |           0 |   61 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g15       | 0     | BUFG_FABRIC/O   | None       |           0 |            6261 | 6261 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
| g18       | 12    | BUFG_FABRIC/O   | None       |           0 |               6 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_382 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


120. Clock Region Cell Placement per Global Clock: Region X9Y8
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3442 |               0 | 3442 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g15       | 0     | BUFG_FABRIC/O   | None       |           0 |            1407 | 1407 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_347 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


121. Clock Region Cell Placement per Global Clock: Region X0Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3164 |               0 | 3160 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


122. Clock Region Cell Placement per Global Clock: Region X1Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8447 |               0 | 8423 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


123. Clock Region Cell Placement per Global Clock: Region X2Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10251 |               0 | 10203 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |             242 |   242 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


124. Clock Region Cell Placement per Global Clock: Region X3Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12004 |               0 | 11955 |           0 |   48 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |            5728 |  5728 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


125. Clock Region Cell Placement per Global Clock: Region X4Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       13194 |               0 | 13146 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |            5473 |  5473 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |             747 |   747 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


126. Clock Region Cell Placement per Global Clock: Region X5Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8557 |               0 | 8509 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g13       | 0     | BUFG_FABRIC/O   | None       |           0 |              11 |   11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_332 |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |            1117 | 1117 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


127. Clock Region Cell Placement per Global Clock: Region X6Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10955 |               0 | 10907 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |            4597 |  4597 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


128. Clock Region Cell Placement per Global Clock: Region X7Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10945 |               0 | 10904 |           0 |   41 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2    |
| g17       | 1     | BUFG_FABRIC/O   | None       |           0 |             254 |   254 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_370 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


129. Clock Region Cell Placement per Global Clock: Region X8Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6723 |               0 | 6675 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


130. Clock Region Cell Placement per Global Clock: Region X9Y9
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6752 |               0 | 6752 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


131. Clock Region Cell Placement per Global Clock: Region X0Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2370 |               0 | 2370 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


132. Clock Region Cell Placement per Global Clock: Region X1Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8121 |               0 | 8101 |           0 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


133. Clock Region Cell Placement per Global Clock: Region X2Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10830 |               0 | 10782 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


134. Clock Region Cell Placement per Global Clock: Region X3Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10375 |               0 | 10327 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


135. Clock Region Cell Placement per Global Clock: Region X4Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9926 |               0 | 9878 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


136. Clock Region Cell Placement per Global Clock: Region X5Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9723 |               0 | 9676 |           0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


137. Clock Region Cell Placement per Global Clock: Region X6Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9707 |               0 | 9671 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


138. Clock Region Cell Placement per Global Clock: Region X7Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        8283 |               0 | 8254 |           0 |   29 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


139. Clock Region Cell Placement per Global Clock: Region X8Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6118 |               0 | 6055 |           0 |   63 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


140. Clock Region Cell Placement per Global Clock: Region X9Y10
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7636 |               0 | 7636 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


141. Clock Region Cell Placement per Global Clock: Region X1Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        5738 |               0 | 5714 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


142. Clock Region Cell Placement per Global Clock: Region X2Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12395 |               0 | 12347 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


143. Clock Region Cell Placement per Global Clock: Region X3Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11893 |               0 | 11845 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


144. Clock Region Cell Placement per Global Clock: Region X4Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9524 |               0 | 9476 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


145. Clock Region Cell Placement per Global Clock: Region X5Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12174 |               0 | 12126 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


146. Clock Region Cell Placement per Global Clock: Region X6Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11165 |               0 | 11129 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


147. Clock Region Cell Placement per Global Clock: Region X7Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9182 |               0 | 9150 |           0 |   32 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


148. Clock Region Cell Placement per Global Clock: Region X8Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7284 |               0 | 7237 |           0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


149. Clock Region Cell Placement per Global Clock: Region X9Y11
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3881 |               0 | 3881 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


150. Clock Region Cell Placement per Global Clock: Region X0Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3865 |               0 | 3860 |           0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


151. Clock Region Cell Placement per Global Clock: Region X1Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11712 |               0 | 11688 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


152. Clock Region Cell Placement per Global Clock: Region X2Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10362 |               0 | 10314 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


153. Clock Region Cell Placement per Global Clock: Region X3Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       13955 |               0 | 13907 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


154. Clock Region Cell Placement per Global Clock: Region X4Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11707 |               0 | 11659 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


155. Clock Region Cell Placement per Global Clock: Region X5Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11032 |               0 | 10983 |           0 |   48 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


156. Clock Region Cell Placement per Global Clock: Region X6Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12004 |               0 | 11956 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


157. Clock Region Cell Placement per Global Clock: Region X7Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10217 |               0 | 10169 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


158. Clock Region Cell Placement per Global Clock: Region X8Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        7776 |               0 | 7706 |           0 |   70 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


159. Clock Region Cell Placement per Global Clock: Region X9Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3420 |               0 | 3420 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


160. Clock Region Cell Placement per Global Clock: Region X0Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2297 |               0 | 2282 |           0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


161. Clock Region Cell Placement per Global Clock: Region X1Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        6347 |               0 | 6323 |           0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


162. Clock Region Cell Placement per Global Clock: Region X2Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9302 |               0 | 9255 |           0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


163. Clock Region Cell Placement per Global Clock: Region X3Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10325 |               0 | 10277 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


164. Clock Region Cell Placement per Global Clock: Region X4Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11111 |               0 | 11066 |           0 |   45 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


165. Clock Region Cell Placement per Global Clock: Region X5Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       10867 |               0 | 10819 |           0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


166. Clock Region Cell Placement per Global Clock: Region X6Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       11118 |               0 | 11074 |           0 |   44 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


167. Clock Region Cell Placement per Global Clock: Region X7Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        9045 |               0 | 9007 |           0 |   38 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


168. Clock Region Cell Placement per Global Clock: Region X8Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        2867 |               0 | 2838 |           0 |   29 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


169. Clock Region Cell Placement per Global Clock: Region X9Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3101 |               0 | 3101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


