Analysis & Synthesis report for consoleFPGA
Mon Jun 10 21:40:29 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 10 21:40:29 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; consoleFPGA                                 ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; consoleFPGA        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 10 21:40:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/barrier.v
    Info (12023): Found entity 1: barrier File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v
    Info (12023): Found entity 1: memorySprites File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v
    Info (12023): Found entity 1: sram File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v
    Info (12023): Found entity 1: SVGA_sync File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/top.v
    Info (12023): Found entity 1: top File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/printRGB.v
    Info (12023): Found entity 1: printRGB File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/fruits.v
    Info (12023): Found entity 1: fruits File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(70): truncated value with size 4 to match size of target (3) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 70
Info (12128): Elaborating entity "SVGA_sync" for hierarchy "SVGA_sync:SVGA" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 39
Warning (10230): Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 59
Warning (10230): Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 80
Info (12128): Elaborating entity "memorySprites" for hierarchy "memorySprites:memorySprites_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 51
Warning (10858): Verilog HDL warning at memorySprites.v(11): object element2_palette used but never assigned File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 11
Warning (10858): Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 12
Warning (10850): Verilog HDL warning at memorySprites.v(50): number of words (256) in memory file does not match the number of elements in the address range [0:63] File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(87): variable "clk" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(88): variable "read_enable1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(89): variable "read_enable2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(90): variable "read_enable3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(91): variable "read_enable4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(95): variable "element" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(99): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(104): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(109): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(114): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 114
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(119): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at memorySprites.v(95): incomplete case statement has no default case item File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable3", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable4", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable5", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address5", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address4", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address3", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(127): variable "colour1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 127
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(128): variable "colour2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(129): variable "colour3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(130): variable "colour4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(131): variable "colour5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 131
Warning (10030): Net "element1_palette.data_a" at memorySprites.v(10) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 10
Warning (10030): Net "element1_palette.waddr_a" at memorySprites.v(10) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 10
Warning (10030): Net "element4_palette.data_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element4_palette.waddr_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element5_palette.data_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Warning (10030): Net "element5_palette.waddr_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Warning (10030): Net "element1_palette.we_a" at memorySprites.v(10) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 10
Warning (10030): Net "element4_palette.we_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element5_palette.we_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Info (10041): Inferred latch for "address1[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable5" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable4" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable3" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable2" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable1" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element1" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 147
Info (10648): Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/spriÀÔÔ“ÜÞÙ‰áÊà¡¨s?S±4A3þÂ File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 25
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element2" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 162
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element3" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 177
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element4" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 192
Info (10648): Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites{ÑÂÇÔÕÙâÓÑžÕ¤>DPR¶6@3þÂ File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 25
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element5" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 206
Info (10648): Verilog HDL Display System Task info at sram.v(25): /home/gabriel/DocumenÀÞÔ“¬ÝÕ“ÜÑÒµÂç‚QCVµ-3þÂ File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 25
Info (12128): Elaborating entity "printRGB" for hierarchy "printRGB:printRGB_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 63
Info (12128): Elaborating entity "barrier" for hierarchy "printRGB:printRGB_inst|barrier:barrier_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v Line: 26
Warning (10230): Verilog HDL assignment warning at barrier.v(36): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 36
Warning (10230): Verilog HDL assignment warning at barrier.v(38): truncated value with size 32 to match size of target (5) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 38
Warning (10230): Verilog HDL assignment warning at barrier.v(43): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 43
Warning (10230): Verilog HDL assignment warning at barrier.v(45): truncated value with size 32 to match size of target (5) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 45
Warning (10230): Verilog HDL assignment warning at barrier.v(59): truncated value with size 32 to match size of target (5) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 59
Info (12128): Elaborating entity "fruits" for hierarchy "printRGB:printRGB_inst|fruits:fruits_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v Line: 38
Warning (10230): Verilog HDL assignment warning at fruits.v(38): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v Line: 38
Warning (10230): Verilog HDL assignment warning at fruits.v(46): truncated value with size 32 to match size of target (5) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v Line: 46
Warning (10230): Verilog HDL assignment warning at fruits.v(48): truncated value with size 32 to match size of target (5) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v Line: 48
Error (10174): Verilog HDL Unsupported Feature error at fruits.v(58): system function "$urandom$750" is not supported for synthesis File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v Line: 58
Error (12152): Can't elaborate user hierarchy "printRGB:printRGB_inst|fruits:fruits_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v Line: 38
Info (144001): Generated suppressed messages file /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 51 warnings
    Error: Peak virtual memory: 904 megabytes
    Error: Processing ended: Mon Jun 10 21:40:29 2019
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg.


