INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/ip/design_1_myip_v1_0_0_0/sim/design_1_myip_v1_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myip_v1_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y/project/sample_vip_slave/sample_vip_slave.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y/project/sample_vip_slave/sample_vip_slave.srcs/sim_1/imports/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
