# VL1 4 to 1 MUX
![image](https://user-images.githubusercontent.com/108848834/179308610-8f46fca6-aad5-446e-bd95-fb8904a64c24.png)
![image](https://user-images.githubusercontent.com/108848834/179308622-be1c7496-d0e8-4644-af31-84432e68b820.png)
# VL2 Serial T-flip-flop with asynchronous reset
![image](https://user-images.githubusercontent.com/108848834/179308712-f29f4ceb-55e7-4ad9-8ac9-a81454562e83.png)
![image](https://user-images.githubusercontent.com/108848834/179308734-4a9ca468-9719-4862-b3d6-91ef6ae25133.png)
# VL3 Parity Check
![image](https://user-images.githubusercontent.com/108848834/179308802-66de3f4b-9fcb-473d-9018-da02adb4c7aa.png)
![image](https://user-images.githubusercontent.com/108848834/179308813-c2559543-400d-4f9f-9795-7a1cb797cd0a.png)
# VL4 Shift operations and multiplication
![image](https://user-images.githubusercontent.com/108848834/179308852-5839c70b-dace-428d-beea-304cf2f28abb.png)
![image](https://user-images.githubusercontent.com/108848834/179308869-a55454f6-bf9e-4fd9-a976-ba2b80a74d0c.png)
# VL5 bit splitting and calculation
![image](https://user-images.githubusercontent.com/108848834/179308978-ea0902d1-381a-4876-b0c2-12736ec611d2.png)
![image](https://user-images.githubusercontent.com/108848834/179308998-e592cca7-1907-463e-ada9-eb7cc19d784c.png)

