/*************************************************************************/ /*!
@Title          Hardware definition file rgx_cr_defs_km.h
@Copyright      Copyright (c) Imagination Technologies Ltd. All Rights Reserved
@License        Strictly Confidential.
*/ /**************************************************************************/

/*               ****   Autogenerated C -- do not edit    ****               */

/*
 * Generated by regconv version MAIN@3240201
 *   from files:
 */

#if !defined(__IMG_EXPLICIT_INCLUDE_HWDEFS)
#error This file may only be included if explicitly defined
#endif

#ifndef _RGX_CR_DEFS_KM_H_
#define _RGX_CR_DEFS_KM_H_

#include "img_types.h"

#if defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

	Core Module Clock Control Modes.


	Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_CTRL
*/
#define RGX_CR_CLK_CTRL                                   (0x0000U)
#define RGX_CR_CLK_CTRL_MASKFULL                          (IMG_UINT64_C(0xFFFFC3003F3F3F0F))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* BIF_TEXAS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_BIF_TEXAS_SHIFT                   (62U)
#define RGX_CR_CLK_CTRL_BIF_TEXAS_CLRMSK                  (IMG_UINT64_C(0X3FFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_OFF                     (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_ON                      (IMG_UINT64_C(0x4000000000000000))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_AUTO                    (IMG_UINT64_C(0x8000000000000000))
#if defined(PVR_RESTRICTED)
/* IPP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_IPP_SHIFT                         (60U)
#define RGX_CR_CLK_CTRL_IPP_CLRMSK                        (IMG_UINT64_C(0XCFFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_IPP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_IPP_ON                            (IMG_UINT64_C(0x1000000000000000))
#define RGX_CR_CLK_CTRL_IPP_AUTO                          (IMG_UINT64_C(0x2000000000000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* FBC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FBC_SHIFT                         (58U)
#define RGX_CR_CLK_CTRL_FBC_CLRMSK                        (IMG_UINT64_C(0XF3FFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FBC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FBC_ON                            (IMG_UINT64_C(0x0400000000000000))
#define RGX_CR_CLK_CTRL_FBC_AUTO                          (IMG_UINT64_C(0x0800000000000000))
#if defined(PVR_RESTRICTED)
/* FBDC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FBDC_SHIFT                        (56U)
#define RGX_CR_CLK_CTRL_FBDC_CLRMSK                       (IMG_UINT64_C(0XFCFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FBDC_OFF                          (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FBDC_ON                           (IMG_UINT64_C(0x0100000000000000))
#define RGX_CR_CLK_CTRL_FBDC_AUTO                         (IMG_UINT64_C(0x0200000000000000))
#if defined(PVR_RESTRICTED)
/* FB_TLCACHE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FB_TLCACHE_SHIFT                  (54U)
#define RGX_CR_CLK_CTRL_FB_TLCACHE_CLRMSK                 (IMG_UINT64_C(0XFF3FFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_ON                     (IMG_UINT64_C(0x0040000000000000))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_AUTO                   (IMG_UINT64_C(0x0080000000000000))
#if defined(PVR_RESTRICTED)
/* USCS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_USCS_SHIFT                        (52U)
#define RGX_CR_CLK_CTRL_USCS_CLRMSK                       (IMG_UINT64_C(0XFFCFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_USCS_OFF                          (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_USCS_ON                           (IMG_UINT64_C(0x0010000000000000))
#define RGX_CR_CLK_CTRL_USCS_AUTO                         (IMG_UINT64_C(0x0020000000000000))
#if defined(PVR_RESTRICTED)
/* PBE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PBE_SHIFT                         (50U)
#define RGX_CR_CLK_CTRL_PBE_CLRMSK                        (IMG_UINT64_C(0XFFF3FFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_PBE_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PBE_ON                            (IMG_UINT64_C(0x0004000000000000))
#define RGX_CR_CLK_CTRL_PBE_AUTO                          (IMG_UINT64_C(0x0008000000000000))
#if defined(PVR_RESTRICTED)
/* MCU_l1 default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_MCU_L1_SHIFT                      (48U)
#define RGX_CR_CLK_CTRL_MCU_L1_CLRMSK                     (IMG_UINT64_C(0XFFFCFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_MCU_L1_OFF                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_MCU_L1_ON                         (IMG_UINT64_C(0x0001000000000000))
#define RGX_CR_CLK_CTRL_MCU_L1_AUTO                       (IMG_UINT64_C(0x0002000000000000))
#if defined(PVR_RESTRICTED)
/* CDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_CDM_SHIFT                         (46U)
#define RGX_CR_CLK_CTRL_CDM_CLRMSK                        (IMG_UINT64_C(0XFFFF3FFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_CDM_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_CDM_ON                            (IMG_UINT64_C(0x0000400000000000))
#define RGX_CR_CLK_CTRL_CDM_AUTO                          (IMG_UINT64_C(0x0000800000000000))
#if defined(PVR_RESTRICTED)
/* BIF default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_BIF_SHIFT                         (40U)
#define RGX_CR_CLK_CTRL_BIF_CLRMSK                        (IMG_UINT64_C(0XFFFFFCFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_BIF_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_BIF_ON                            (IMG_UINT64_C(0x0000010000000000))
#define RGX_CR_CLK_CTRL_BIF_AUTO                          (IMG_UINT64_C(0x0000020000000000))
#if defined(PVR_RESTRICTED)
/* TPU_MCU_DEMUX default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_SHIFT               (28U)
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFCFFFFFFF))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_OFF                 (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_ON                  (IMG_UINT64_C(0x0000000010000000))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_AUTO                (IMG_UINT64_C(0x0000000020000000))
#if defined(PVR_RESTRICTED)
/* MCU_L0 default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_MCU_L0_SHIFT                      (26U)
#define RGX_CR_CLK_CTRL_MCU_L0_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFF3FFFFFF))
#define RGX_CR_CLK_CTRL_MCU_L0_OFF                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_MCU_L0_ON                         (IMG_UINT64_C(0x0000000004000000))
#define RGX_CR_CLK_CTRL_MCU_L0_AUTO                       (IMG_UINT64_C(0x0000000008000000))
#if defined(PVR_RESTRICTED)
/* TPU default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TPU_SHIFT                         (24U)
#define RGX_CR_CLK_CTRL_TPU_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFCFFFFFF))
#define RGX_CR_CLK_CTRL_TPU_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TPU_ON                            (IMG_UINT64_C(0x0000000001000000))
#define RGX_CR_CLK_CTRL_TPU_AUTO                          (IMG_UINT64_C(0x0000000002000000))
#if defined(PVR_RESTRICTED)
/* USC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_USC_SHIFT                         (20U)
#define RGX_CR_CLK_CTRL_USC_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFCFFFFF))
#define RGX_CR_CLK_CTRL_USC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_USC_ON                            (IMG_UINT64_C(0x0000000000100000))
#define RGX_CR_CLK_CTRL_USC_AUTO                          (IMG_UINT64_C(0x0000000000200000))
#if defined(PVR_RESTRICTED)
/* TLA default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TLA_SHIFT                         (18U)
#define RGX_CR_CLK_CTRL_TLA_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFF3FFFF))
#define RGX_CR_CLK_CTRL_TLA_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TLA_ON                            (IMG_UINT64_C(0x0000000000040000))
#define RGX_CR_CLK_CTRL_TLA_AUTO                          (IMG_UINT64_C(0x0000000000080000))
#if defined(PVR_RESTRICTED)
/* SLC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_SLC_SHIFT                         (16U)
#define RGX_CR_CLK_CTRL_SLC_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFCFFFF))
#define RGX_CR_CLK_CTRL_SLC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_SLC_ON                            (IMG_UINT64_C(0x0000000000010000))
#define RGX_CR_CLK_CTRL_SLC_AUTO                          (IMG_UINT64_C(0x0000000000020000))
#if defined(PVR_RESTRICTED)
/* PDS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PDS_SHIFT                         (12U)
#define RGX_CR_CLK_CTRL_PDS_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFCFFF))
#define RGX_CR_CLK_CTRL_PDS_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PDS_ON                            (IMG_UINT64_C(0x0000000000001000))
#define RGX_CR_CLK_CTRL_PDS_AUTO                          (IMG_UINT64_C(0x0000000000002000))
#if defined(PVR_RESTRICTED)
/* VDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_VDM_SHIFT                         (10U)
#define RGX_CR_CLK_CTRL_VDM_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFF3FF))
#define RGX_CR_CLK_CTRL_VDM_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_VDM_ON                            (IMG_UINT64_C(0x0000000000000400))
#define RGX_CR_CLK_CTRL_VDM_AUTO                          (IMG_UINT64_C(0x0000000000000800))
#if defined(PVR_RESTRICTED)
/* PM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PM_SHIFT                          (8U)
#define RGX_CR_CLK_CTRL_PM_CLRMSK                         (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#define RGX_CR_CLK_CTRL_PM_OFF                            (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PM_ON                             (IMG_UINT64_C(0x0000000000000100))
#define RGX_CR_CLK_CTRL_PM_AUTO                           (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* TSP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TSP_SHIFT                         (2U)
#define RGX_CR_CLK_CTRL_TSP_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFFF3))
#define RGX_CR_CLK_CTRL_TSP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TSP_ON                            (IMG_UINT64_C(0x0000000000000004))
#define RGX_CR_CLK_CTRL_TSP_AUTO                          (IMG_UINT64_C(0x0000000000000008))
#if defined(PVR_RESTRICTED)
/* ISP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_ISP_SHIFT                         (0U)
#define RGX_CR_CLK_CTRL_ISP_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))
#define RGX_CR_CLK_CTRL_ISP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_ISP_ON                            (IMG_UINT64_C(0x0000000000000001))
#define RGX_CR_CLK_CTRL_ISP_AUTO                          (IMG_UINT64_C(0x0000000000000002))
#endif /* RGX_FEATURE_S7_TOP_INFRASTRUCTURE */ 


#if !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

	Core Module Clock Control Modes.


	Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_CTRL
*/
#define RGX_CR_CLK_CTRL                                   (0x0000U)
#define RGX_CR_CLK_CTRL_MASKFULL                          (IMG_UINT64_C(0xFFFFFF003F3FFFFF))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* BIF_TEXAS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_BIF_TEXAS_SHIFT                   (62U)
#define RGX_CR_CLK_CTRL_BIF_TEXAS_CLRMSK                  (IMG_UINT64_C(0X3FFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_OFF                     (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_ON                      (IMG_UINT64_C(0x4000000000000000))
#define RGX_CR_CLK_CTRL_BIF_TEXAS_AUTO                    (IMG_UINT64_C(0x8000000000000000))
#if defined(PVR_RESTRICTED)
/* IPP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_IPP_SHIFT                         (60U)
#define RGX_CR_CLK_CTRL_IPP_CLRMSK                        (IMG_UINT64_C(0XCFFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_IPP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_IPP_ON                            (IMG_UINT64_C(0x1000000000000000))
#define RGX_CR_CLK_CTRL_IPP_AUTO                          (IMG_UINT64_C(0x2000000000000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* FBC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FBC_SHIFT                         (58U)
#define RGX_CR_CLK_CTRL_FBC_CLRMSK                        (IMG_UINT64_C(0XF3FFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FBC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FBC_ON                            (IMG_UINT64_C(0x0400000000000000))
#define RGX_CR_CLK_CTRL_FBC_AUTO                          (IMG_UINT64_C(0x0800000000000000))
#if defined(PVR_RESTRICTED)
/* FBDC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FBDC_SHIFT                        (56U)
#define RGX_CR_CLK_CTRL_FBDC_CLRMSK                       (IMG_UINT64_C(0XFCFFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FBDC_OFF                          (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FBDC_ON                           (IMG_UINT64_C(0x0100000000000000))
#define RGX_CR_CLK_CTRL_FBDC_AUTO                         (IMG_UINT64_C(0x0200000000000000))
#if defined(PVR_RESTRICTED)
/* FB_TLCACHE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_FB_TLCACHE_SHIFT                  (54U)
#define RGX_CR_CLK_CTRL_FB_TLCACHE_CLRMSK                 (IMG_UINT64_C(0XFF3FFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_ON                     (IMG_UINT64_C(0x0040000000000000))
#define RGX_CR_CLK_CTRL_FB_TLCACHE_AUTO                   (IMG_UINT64_C(0x0080000000000000))
#if defined(PVR_RESTRICTED)
/* USCS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_USCS_SHIFT                        (52U)
#define RGX_CR_CLK_CTRL_USCS_CLRMSK                       (IMG_UINT64_C(0XFFCFFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_USCS_OFF                          (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_USCS_ON                           (IMG_UINT64_C(0x0010000000000000))
#define RGX_CR_CLK_CTRL_USCS_AUTO                         (IMG_UINT64_C(0x0020000000000000))
#if defined(PVR_RESTRICTED)
/* PBE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PBE_SHIFT                         (50U)
#define RGX_CR_CLK_CTRL_PBE_CLRMSK                        (IMG_UINT64_C(0XFFF3FFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_PBE_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PBE_ON                            (IMG_UINT64_C(0x0004000000000000))
#define RGX_CR_CLK_CTRL_PBE_AUTO                          (IMG_UINT64_C(0x0008000000000000))
#if defined(PVR_RESTRICTED)
/* MCU_l1 default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_MCU_L1_SHIFT                      (48U)
#define RGX_CR_CLK_CTRL_MCU_L1_CLRMSK                     (IMG_UINT64_C(0XFFFCFFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_MCU_L1_OFF                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_MCU_L1_ON                         (IMG_UINT64_C(0x0001000000000000))
#define RGX_CR_CLK_CTRL_MCU_L1_AUTO                       (IMG_UINT64_C(0x0002000000000000))
#if defined(PVR_RESTRICTED)
/* CDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_CDM_SHIFT                         (46U)
#define RGX_CR_CLK_CTRL_CDM_CLRMSK                        (IMG_UINT64_C(0XFFFF3FFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_CDM_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_CDM_ON                            (IMG_UINT64_C(0x0000400000000000))
#define RGX_CR_CLK_CTRL_CDM_AUTO                          (IMG_UINT64_C(0x0000800000000000))
#if defined(PVR_RESTRICTED)
/* SIDEKICK default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_SIDEKICK_SHIFT                    (44U)
#define RGX_CR_CLK_CTRL_SIDEKICK_CLRMSK                   (IMG_UINT64_C(0XFFFFCFFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_SIDEKICK_OFF                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_SIDEKICK_ON                       (IMG_UINT64_C(0x0000100000000000))
#define RGX_CR_CLK_CTRL_SIDEKICK_AUTO                     (IMG_UINT64_C(0x0000200000000000))
#if defined(PVR_RESTRICTED)
/* BIF_SIDEKICK default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_BIF_SIDEKICK_SHIFT                (42U)
#define RGX_CR_CLK_CTRL_BIF_SIDEKICK_CLRMSK               (IMG_UINT64_C(0XFFFFF3FFFFFFFFFF))
#define RGX_CR_CLK_CTRL_BIF_SIDEKICK_OFF                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_BIF_SIDEKICK_ON                   (IMG_UINT64_C(0x0000040000000000))
#define RGX_CR_CLK_CTRL_BIF_SIDEKICK_AUTO                 (IMG_UINT64_C(0x0000080000000000))
#if defined(PVR_RESTRICTED)
/* BIF default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_BIF_SHIFT                         (40U)
#define RGX_CR_CLK_CTRL_BIF_CLRMSK                        (IMG_UINT64_C(0XFFFFFCFFFFFFFFFF))
#define RGX_CR_CLK_CTRL_BIF_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_BIF_ON                            (IMG_UINT64_C(0x0000010000000000))
#define RGX_CR_CLK_CTRL_BIF_AUTO                          (IMG_UINT64_C(0x0000020000000000))
#if defined(PVR_RESTRICTED)
/* TPU_MCU_DEMUX default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_SHIFT               (28U)
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFCFFFFFFF))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_OFF                 (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_ON                  (IMG_UINT64_C(0x0000000010000000))
#define RGX_CR_CLK_CTRL_TPU_MCU_DEMUX_AUTO                (IMG_UINT64_C(0x0000000020000000))
#if defined(PVR_RESTRICTED)
/* MCU_L0 default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_MCU_L0_SHIFT                      (26U)
#define RGX_CR_CLK_CTRL_MCU_L0_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFF3FFFFFF))
#define RGX_CR_CLK_CTRL_MCU_L0_OFF                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_MCU_L0_ON                         (IMG_UINT64_C(0x0000000004000000))
#define RGX_CR_CLK_CTRL_MCU_L0_AUTO                       (IMG_UINT64_C(0x0000000008000000))
#if defined(PVR_RESTRICTED)
/* TPU default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TPU_SHIFT                         (24U)
#define RGX_CR_CLK_CTRL_TPU_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFCFFFFFF))
#define RGX_CR_CLK_CTRL_TPU_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TPU_ON                            (IMG_UINT64_C(0x0000000001000000))
#define RGX_CR_CLK_CTRL_TPU_AUTO                          (IMG_UINT64_C(0x0000000002000000))
#if defined(PVR_RESTRICTED)
/* USC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_USC_SHIFT                         (20U)
#define RGX_CR_CLK_CTRL_USC_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFCFFFFF))
#define RGX_CR_CLK_CTRL_USC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_USC_ON                            (IMG_UINT64_C(0x0000000000100000))
#define RGX_CR_CLK_CTRL_USC_AUTO                          (IMG_UINT64_C(0x0000000000200000))
#if defined(PVR_RESTRICTED)
/* TLA default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TLA_SHIFT                         (18U)
#define RGX_CR_CLK_CTRL_TLA_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFF3FFFF))
#define RGX_CR_CLK_CTRL_TLA_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TLA_ON                            (IMG_UINT64_C(0x0000000000040000))
#define RGX_CR_CLK_CTRL_TLA_AUTO                          (IMG_UINT64_C(0x0000000000080000))
#if defined(PVR_RESTRICTED)
/* SLC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_SLC_SHIFT                         (16U)
#define RGX_CR_CLK_CTRL_SLC_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFCFFFF))
#define RGX_CR_CLK_CTRL_SLC_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_SLC_ON                            (IMG_UINT64_C(0x0000000000010000))
#define RGX_CR_CLK_CTRL_SLC_AUTO                          (IMG_UINT64_C(0x0000000000020000))
#if defined(PVR_RESTRICTED)
/* UVS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_UVS_SHIFT                         (14U)
#define RGX_CR_CLK_CTRL_UVS_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFF3FFF))
#define RGX_CR_CLK_CTRL_UVS_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_UVS_ON                            (IMG_UINT64_C(0x0000000000004000))
#define RGX_CR_CLK_CTRL_UVS_AUTO                          (IMG_UINT64_C(0x0000000000008000))
#if defined(PVR_RESTRICTED)
/* PDS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PDS_SHIFT                         (12U)
#define RGX_CR_CLK_CTRL_PDS_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFCFFF))
#define RGX_CR_CLK_CTRL_PDS_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PDS_ON                            (IMG_UINT64_C(0x0000000000001000))
#define RGX_CR_CLK_CTRL_PDS_AUTO                          (IMG_UINT64_C(0x0000000000002000))
#if defined(PVR_RESTRICTED)
/* VDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_VDM_SHIFT                         (10U)
#define RGX_CR_CLK_CTRL_VDM_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFF3FF))
#define RGX_CR_CLK_CTRL_VDM_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_VDM_ON                            (IMG_UINT64_C(0x0000000000000400))
#define RGX_CR_CLK_CTRL_VDM_AUTO                          (IMG_UINT64_C(0x0000000000000800))
#if defined(PVR_RESTRICTED)
/* PM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_PM_SHIFT                          (8U)
#define RGX_CR_CLK_CTRL_PM_CLRMSK                         (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#define RGX_CR_CLK_CTRL_PM_OFF                            (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_PM_ON                             (IMG_UINT64_C(0x0000000000000100))
#define RGX_CR_CLK_CTRL_PM_AUTO                           (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* GPP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_GPP_SHIFT                         (6U)
#define RGX_CR_CLK_CTRL_GPP_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFF3F))
#define RGX_CR_CLK_CTRL_GPP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_GPP_ON                            (IMG_UINT64_C(0x0000000000000040))
#define RGX_CR_CLK_CTRL_GPP_AUTO                          (IMG_UINT64_C(0x0000000000000080))
#if defined(PVR_RESTRICTED)
/* TE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TE_SHIFT                          (4U)
#define RGX_CR_CLK_CTRL_TE_CLRMSK                         (IMG_UINT64_C(0XFFFFFFFFFFFFFFCF))
#define RGX_CR_CLK_CTRL_TE_OFF                            (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TE_ON                             (IMG_UINT64_C(0x0000000000000010))
#define RGX_CR_CLK_CTRL_TE_AUTO                           (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* TSP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_TSP_SHIFT                         (2U)
#define RGX_CR_CLK_CTRL_TSP_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFFF3))
#define RGX_CR_CLK_CTRL_TSP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_TSP_ON                            (IMG_UINT64_C(0x0000000000000004))
#define RGX_CR_CLK_CTRL_TSP_AUTO                          (IMG_UINT64_C(0x0000000000000008))
#if defined(PVR_RESTRICTED)
/* ISP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL_ISP_SHIFT                         (0U)
#define RGX_CR_CLK_CTRL_ISP_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))
#define RGX_CR_CLK_CTRL_ISP_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL_ISP_ON                            (IMG_UINT64_C(0x0000000000000001))
#define RGX_CR_CLK_CTRL_ISP_AUTO                          (IMG_UINT64_C(0x0000000000000002))
#endif /* !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE) */


#if defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

	Reports the current module clock status


	Clock gating state reflects the condition of the clock for each module

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_STATUS
*/
#define RGX_CR_CLK_STATUS                                 (0x0008U)
#define RGX_CR_CLK_STATUS_MASKFULL                        (IMG_UINT64_C(0x00000001FF907773))
#if defined(PVR_RESTRICTED)
/* MCU_FBTC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_FBTC_SHIFT                  (32U)
#define RGX_CR_CLK_STATUS_MCU_FBTC_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFEFFFFFFFF))
#define RGX_CR_CLK_STATUS_MCU_FBTC_GATED                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_FBTC_RUNNING                (IMG_UINT64_C(0x0000000100000000))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* BIF_TEXAS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_BIF_TEXAS_SHIFT                 (31U)
#define RGX_CR_CLK_STATUS_BIF_TEXAS_CLRMSK                (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
#define RGX_CR_CLK_STATUS_BIF_TEXAS_GATED                 (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_BIF_TEXAS_RUNNING               (IMG_UINT64_C(0x0000000080000000))
#if defined(PVR_RESTRICTED)
/* IPP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_IPP_SHIFT                       (30U)
#define RGX_CR_CLK_STATUS_IPP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFBFFFFFFF))
#define RGX_CR_CLK_STATUS_IPP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_IPP_RUNNING                     (IMG_UINT64_C(0x0000000040000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* FBC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FBC_SHIFT                       (29U)
#define RGX_CR_CLK_STATUS_FBC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFDFFFFFFF))
#define RGX_CR_CLK_STATUS_FBC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FBC_RUNNING                     (IMG_UINT64_C(0x0000000020000000))
#if defined(PVR_RESTRICTED)
/* FBDC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FBDC_SHIFT                      (28U)
#define RGX_CR_CLK_STATUS_FBDC_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFEFFFFFFF))
#define RGX_CR_CLK_STATUS_FBDC_GATED                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FBDC_RUNNING                    (IMG_UINT64_C(0x0000000010000000))
#if defined(PVR_RESTRICTED)
/* FB_TLCACHE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FB_TLCACHE_SHIFT                (27U)
#define RGX_CR_CLK_STATUS_FB_TLCACHE_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFF7FFFFFF))
#define RGX_CR_CLK_STATUS_FB_TLCACHE_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FB_TLCACHE_RUNNING              (IMG_UINT64_C(0x0000000008000000))
#if defined(PVR_RESTRICTED)
/* USCS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_USCS_SHIFT                      (26U)
#define RGX_CR_CLK_STATUS_USCS_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFBFFFFFF))
#define RGX_CR_CLK_STATUS_USCS_GATED                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_USCS_RUNNING                    (IMG_UINT64_C(0x0000000004000000))
#if defined(PVR_RESTRICTED)
/* PBE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PBE_SHIFT                       (25U)
#define RGX_CR_CLK_STATUS_PBE_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFDFFFFFF))
#define RGX_CR_CLK_STATUS_PBE_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PBE_RUNNING                     (IMG_UINT64_C(0x0000000002000000))
#if defined(PVR_RESTRICTED)
/* MCU_L1 default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_L1_SHIFT                    (24U)
#define RGX_CR_CLK_STATUS_MCU_L1_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFEFFFFFF))
#define RGX_CR_CLK_STATUS_MCU_L1_GATED                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_L1_RUNNING                  (IMG_UINT64_C(0x0000000001000000))
#if defined(PVR_RESTRICTED)
/* CDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_CDM_SHIFT                       (23U)
#define RGX_CR_CLK_STATUS_CDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
#define RGX_CR_CLK_STATUS_CDM_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_CDM_RUNNING                     (IMG_UINT64_C(0x0000000000800000))
#if defined(PVR_RESTRICTED)
/* BIF default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_BIF_SHIFT                       (20U)
#define RGX_CR_CLK_STATUS_BIF_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFEFFFFF))
#define RGX_CR_CLK_STATUS_BIF_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_BIF_RUNNING                     (IMG_UINT64_C(0x0000000000100000))
#if defined(PVR_RESTRICTED)
/* TPU_MCU_DEMUX default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_SHIFT             (14U)
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFBFFF))
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_GATED             (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_RUNNING           (IMG_UINT64_C(0x0000000000004000))
#if defined(PVR_RESTRICTED)
/* MCU_L0 default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_L0_SHIFT                    (13U)
#define RGX_CR_CLK_STATUS_MCU_L0_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFFFFDFFF))
#define RGX_CR_CLK_STATUS_MCU_L0_GATED                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_L0_RUNNING                  (IMG_UINT64_C(0x0000000000002000))
#if defined(PVR_RESTRICTED)
/* TPU default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TPU_SHIFT                       (12U)
#define RGX_CR_CLK_STATUS_TPU_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFEFFF))
#define RGX_CR_CLK_STATUS_TPU_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TPU_RUNNING                     (IMG_UINT64_C(0x0000000000001000))
#if defined(PVR_RESTRICTED)
/* USC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_USC_SHIFT                       (10U)
#define RGX_CR_CLK_STATUS_USC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFBFF))
#define RGX_CR_CLK_STATUS_USC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_USC_RUNNING                     (IMG_UINT64_C(0x0000000000000400))
#if defined(PVR_RESTRICTED)
/* TLA default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TLA_SHIFT                       (9U)
#define RGX_CR_CLK_STATUS_TLA_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFDFF))
#define RGX_CR_CLK_STATUS_TLA_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TLA_RUNNING                     (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* SLC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_SLC_SHIFT                       (8U)
#define RGX_CR_CLK_STATUS_SLC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFEFF))
#define RGX_CR_CLK_STATUS_SLC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_SLC_RUNNING                     (IMG_UINT64_C(0x0000000000000100))
#if defined(PVR_RESTRICTED)
/* PDS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PDS_SHIFT                       (6U)
#define RGX_CR_CLK_STATUS_PDS_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFBF))
#define RGX_CR_CLK_STATUS_PDS_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PDS_RUNNING                     (IMG_UINT64_C(0x0000000000000040))
#if defined(PVR_RESTRICTED)
/* VDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_VDM_SHIFT                       (5U)
#define RGX_CR_CLK_STATUS_VDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFDF))
#define RGX_CR_CLK_STATUS_VDM_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_VDM_RUNNING                     (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* PM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PM_SHIFT                        (4U)
#define RGX_CR_CLK_STATUS_PM_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_CLK_STATUS_PM_GATED                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PM_RUNNING                      (IMG_UINT64_C(0x0000000000000010))
#if defined(PVR_RESTRICTED)
/* TSP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TSP_SHIFT                       (1U)
#define RGX_CR_CLK_STATUS_TSP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_CLK_STATUS_TSP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TSP_RUNNING                     (IMG_UINT64_C(0x0000000000000002))
#if defined(PVR_RESTRICTED)
/* ISP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_ISP_SHIFT                       (0U)
#define RGX_CR_CLK_STATUS_ISP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_CLK_STATUS_ISP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_ISP_RUNNING                     (IMG_UINT64_C(0x0000000000000001))
#endif /* RGX_FEATURE_S7_TOP_INFRASTRUCTURE */ 


#if !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

	Reports the current module clock status


	Clock gating state reflects the condition of the clock for each module

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_STATUS
*/
#define RGX_CR_CLK_STATUS                                 (0x0008U)
#define RGX_CR_CLK_STATUS_MASKFULL                        (IMG_UINT64_C(0x00000001FFF077FF))
#if defined(PVR_RESTRICTED)
/* MCU_FBTC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_FBTC_SHIFT                  (32U)
#define RGX_CR_CLK_STATUS_MCU_FBTC_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFEFFFFFFFF))
#define RGX_CR_CLK_STATUS_MCU_FBTC_GATED                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_FBTC_RUNNING                (IMG_UINT64_C(0x0000000100000000))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* BIF_TEXAS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_BIF_TEXAS_SHIFT                 (31U)
#define RGX_CR_CLK_STATUS_BIF_TEXAS_CLRMSK                (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
#define RGX_CR_CLK_STATUS_BIF_TEXAS_GATED                 (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_BIF_TEXAS_RUNNING               (IMG_UINT64_C(0x0000000080000000))
#if defined(PVR_RESTRICTED)
/* IPP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_IPP_SHIFT                       (30U)
#define RGX_CR_CLK_STATUS_IPP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFBFFFFFFF))
#define RGX_CR_CLK_STATUS_IPP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_IPP_RUNNING                     (IMG_UINT64_C(0x0000000040000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* FBC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FBC_SHIFT                       (29U)
#define RGX_CR_CLK_STATUS_FBC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFDFFFFFFF))
#define RGX_CR_CLK_STATUS_FBC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FBC_RUNNING                     (IMG_UINT64_C(0x0000000020000000))
#if defined(PVR_RESTRICTED)
/* FBDC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FBDC_SHIFT                      (28U)
#define RGX_CR_CLK_STATUS_FBDC_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFEFFFFFFF))
#define RGX_CR_CLK_STATUS_FBDC_GATED                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FBDC_RUNNING                    (IMG_UINT64_C(0x0000000010000000))
#if defined(PVR_RESTRICTED)
/* FB_TLCACHE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_FB_TLCACHE_SHIFT                (27U)
#define RGX_CR_CLK_STATUS_FB_TLCACHE_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFF7FFFFFF))
#define RGX_CR_CLK_STATUS_FB_TLCACHE_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_FB_TLCACHE_RUNNING              (IMG_UINT64_C(0x0000000008000000))
#if defined(PVR_RESTRICTED)
/* USCS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_USCS_SHIFT                      (26U)
#define RGX_CR_CLK_STATUS_USCS_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFBFFFFFF))
#define RGX_CR_CLK_STATUS_USCS_GATED                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_USCS_RUNNING                    (IMG_UINT64_C(0x0000000004000000))
#if defined(PVR_RESTRICTED)
/* PBE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PBE_SHIFT                       (25U)
#define RGX_CR_CLK_STATUS_PBE_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFDFFFFFF))
#define RGX_CR_CLK_STATUS_PBE_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PBE_RUNNING                     (IMG_UINT64_C(0x0000000002000000))
#if defined(PVR_RESTRICTED)
/* MCU_L1 default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_L1_SHIFT                    (24U)
#define RGX_CR_CLK_STATUS_MCU_L1_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFEFFFFFF))
#define RGX_CR_CLK_STATUS_MCU_L1_GATED                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_L1_RUNNING                  (IMG_UINT64_C(0x0000000001000000))
#if defined(PVR_RESTRICTED)
/* CDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_CDM_SHIFT                       (23U)
#define RGX_CR_CLK_STATUS_CDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
#define RGX_CR_CLK_STATUS_CDM_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_CDM_RUNNING                     (IMG_UINT64_C(0x0000000000800000))
#if defined(PVR_RESTRICTED)
/* SIDEKICK default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_SIDEKICK_SHIFT                  (22U)
#define RGX_CR_CLK_STATUS_SIDEKICK_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFBFFFFF))
#define RGX_CR_CLK_STATUS_SIDEKICK_GATED                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_SIDEKICK_RUNNING                (IMG_UINT64_C(0x0000000000400000))
#if defined(PVR_RESTRICTED)
/* BIF_SIDEKICK default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_BIF_SIDEKICK_SHIFT              (21U)
#define RGX_CR_CLK_STATUS_BIF_SIDEKICK_CLRMSK             (IMG_UINT64_C(0XFFFFFFFFFFDFFFFF))
#define RGX_CR_CLK_STATUS_BIF_SIDEKICK_GATED              (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_BIF_SIDEKICK_RUNNING            (IMG_UINT64_C(0x0000000000200000))
#if defined(PVR_RESTRICTED)
/* BIF default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_BIF_SHIFT                       (20U)
#define RGX_CR_CLK_STATUS_BIF_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFEFFFFF))
#define RGX_CR_CLK_STATUS_BIF_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_BIF_RUNNING                     (IMG_UINT64_C(0x0000000000100000))
#if defined(PVR_RESTRICTED)
/* TPU_MCU_DEMUX default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_SHIFT             (14U)
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFBFFF))
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_GATED             (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TPU_MCU_DEMUX_RUNNING           (IMG_UINT64_C(0x0000000000004000))
#if defined(PVR_RESTRICTED)
/* MCU_L0 default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_MCU_L0_SHIFT                    (13U)
#define RGX_CR_CLK_STATUS_MCU_L0_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFFFFDFFF))
#define RGX_CR_CLK_STATUS_MCU_L0_GATED                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_MCU_L0_RUNNING                  (IMG_UINT64_C(0x0000000000002000))
#if defined(PVR_RESTRICTED)
/* TPU default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TPU_SHIFT                       (12U)
#define RGX_CR_CLK_STATUS_TPU_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFEFFF))
#define RGX_CR_CLK_STATUS_TPU_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TPU_RUNNING                     (IMG_UINT64_C(0x0000000000001000))
#if defined(PVR_RESTRICTED)
/* USC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_USC_SHIFT                       (10U)
#define RGX_CR_CLK_STATUS_USC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFBFF))
#define RGX_CR_CLK_STATUS_USC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_USC_RUNNING                     (IMG_UINT64_C(0x0000000000000400))
#if defined(PVR_RESTRICTED)
/* TLA default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TLA_SHIFT                       (9U)
#define RGX_CR_CLK_STATUS_TLA_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFDFF))
#define RGX_CR_CLK_STATUS_TLA_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TLA_RUNNING                     (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* SLC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_SLC_SHIFT                       (8U)
#define RGX_CR_CLK_STATUS_SLC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFEFF))
#define RGX_CR_CLK_STATUS_SLC_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_SLC_RUNNING                     (IMG_UINT64_C(0x0000000000000100))
#if defined(PVR_RESTRICTED)
/* UVS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_UVS_SHIFT                       (7U)
#define RGX_CR_CLK_STATUS_UVS_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFF7F))
#define RGX_CR_CLK_STATUS_UVS_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_UVS_RUNNING                     (IMG_UINT64_C(0x0000000000000080))
#if defined(PVR_RESTRICTED)
/* PDS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PDS_SHIFT                       (6U)
#define RGX_CR_CLK_STATUS_PDS_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFBF))
#define RGX_CR_CLK_STATUS_PDS_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PDS_RUNNING                     (IMG_UINT64_C(0x0000000000000040))
#if defined(PVR_RESTRICTED)
/* VDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_VDM_SHIFT                       (5U)
#define RGX_CR_CLK_STATUS_VDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFDF))
#define RGX_CR_CLK_STATUS_VDM_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_VDM_RUNNING                     (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* PM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_PM_SHIFT                        (4U)
#define RGX_CR_CLK_STATUS_PM_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_CLK_STATUS_PM_GATED                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_PM_RUNNING                      (IMG_UINT64_C(0x0000000000000010))
#if defined(PVR_RESTRICTED)
/* GPP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_GPP_SHIFT                       (3U)
#define RGX_CR_CLK_STATUS_GPP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_CLK_STATUS_GPP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_GPP_RUNNING                     (IMG_UINT64_C(0x0000000000000008))
#if defined(PVR_RESTRICTED)
/* TE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TE_SHIFT                        (2U)
#define RGX_CR_CLK_STATUS_TE_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_CLK_STATUS_TE_GATED                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TE_RUNNING                      (IMG_UINT64_C(0x0000000000000004))
#if defined(PVR_RESTRICTED)
/* TSP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_TSP_SHIFT                       (1U)
#define RGX_CR_CLK_STATUS_TSP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_CLK_STATUS_TSP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_TSP_RUNNING                     (IMG_UINT64_C(0x0000000000000002))
#if defined(PVR_RESTRICTED)
/* ISP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS_ISP_SHIFT                       (0U)
#define RGX_CR_CLK_STATUS_ISP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_CLK_STATUS_ISP_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS_ISP_RUNNING                     (IMG_UINT64_C(0x0000000000000001))
#endif /* !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE) */


#if defined(PVR_RESTRICTED)
/*

	Reports the core ID


	Core ID Register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CORE_ID
*/
#define RGX_CR_CORE_ID                                    (0x0018U)
#define RGX_CR_CORE_ID_MASKFULL                           (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ID
 Core ID 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_ID_ID_SHIFT                           (16U)
#define RGX_CR_CORE_ID_ID_CLRMSK                          (0X0000FFFFU)
#if defined(PVR_RESTRICTED)
/* CONFIG
 Core Configuration 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_ID_CONFIG_SHIFT                       (0U)
#define RGX_CR_CORE_ID_CONFIG_CLRMSK                      (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

	Reports the core revision


	Core Revision Register identifies the specific core revision.
	This is updated to reflect the formal release status of the core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CORE_REVISION
*/
#define RGX_CR_CORE_REVISION                              (0x0020U)
#define RGX_CR_CORE_REVISION_MASKFULL                     (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DESIGNER
 Designer Field 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_REVISION_DESIGNER_SHIFT               (24U)
#define RGX_CR_CORE_REVISION_DESIGNER_CLRMSK              (0X00FFFFFFU)
#if defined(PVR_RESTRICTED)
/* MAJOR default: 0x00000001
 Major Revision 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_REVISION_MAJOR_SHIFT                  (16U)
#define RGX_CR_CORE_REVISION_MAJOR_CLRMSK                 (0XFF00FFFFU)
#if defined(PVR_RESTRICTED)
/* MINOR
 Minor Revision 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_REVISION_MINOR_SHIFT                  (8U)
#define RGX_CR_CORE_REVISION_MINOR_CLRMSK                 (0XFFFF00FFU)
#if defined(PVR_RESTRICTED)
/* MAINTENANCE
 Maintenance Revision 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CORE_REVISION_MAINTENANCE_SHIFT            (0U)
#define RGX_CR_CORE_REVISION_MAINTENANCE_CLRMSK           (0XFFFFFF00U)


#if defined(PVR_RESTRICTED)
/*

	SOC Specific reporting register.


	Designer Revision Field
	The SOC designer can use this register for their own revision control

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_DESIGNER_REV_FIELD1
*/
#define RGX_CR_DESIGNER_REV_FIELD1                        (0x0028U)
#define RGX_CR_DESIGNER_REV_FIELD1_MASKFULL               (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DESIGNER_REV_FIELD1
 Designer field 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SHIFT (0U)
#define RGX_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_CLRMSK (00000000U)


#if defined(PVR_RESTRICTED)
/*

	SOC Specific reporting register.


	Designer Revision Field
	The SOC designer can use this register for their own revision control is required

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_DESIGNER_REV_FIELD2
*/
#define RGX_CR_DESIGNER_REV_FIELD2                        (0x0030U)
#define RGX_CR_DESIGNER_REV_FIELD2_MASKFULL               (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DESIGNER_REV_FIELD2
 Designer field 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SHIFT (0U)
#define RGX_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_CLRMSK (00000000U)


#if defined(PVR_RESTRICTED)
/*

	IMG Internal Revision Reporting Register


	Changeset number used to build the core.
	This register is only used for HW debug and it should not be used by the software.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CHANGESET_NUMBER
*/
#define RGX_CR_CHANGESET_NUMBER                           (0x0040U)
#define RGX_CR_CHANGESET_NUMBER_MASKFULL                  (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* CHANGESET_NUMBER
 Changeset nubmer 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CHANGESET_NUMBER_CHANGESET_NUMBER_SHIFT    (0U)
#define RGX_CR_CHANGESET_NUMBER_CHANGESET_NUMBER_CLRMSK   (IMG_UINT64_C(0000000000000000))


#if defined(PVR_RESTRICTED)
/*

	Core Module Clock Control Modes.


	Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_XTPLUS_CTRL
*/
#define RGX_CR_CLK_XTPLUS_CTRL                            (0x0080U)
#define RGX_CR_CLK_XTPLUS_CTRL_MASKFULL                   (IMG_UINT64_C(0x0000000FFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ASTC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_ASTC_SHIFT                 (34U)
#define RGX_CR_CLK_XTPLUS_CTRL_ASTC_CLRMSK                (IMG_UINT64_C(0XFFFFFFF3FFFFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_ASTC_OFF                   (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_ASTC_ON                    (IMG_UINT64_C(0x0000000400000000))
#define RGX_CR_CLK_XTPLUS_CTRL_ASTC_AUTO                  (IMG_UINT64_C(0x0000000800000000))
#if defined(PVR_RESTRICTED)
/* IPF default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_IPF_SHIFT                  (32U)
#define RGX_CR_CLK_XTPLUS_CTRL_IPF_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFCFFFFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_IPF_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_IPF_ON                     (IMG_UINT64_C(0x0000000100000000))
#define RGX_CR_CLK_XTPLUS_CTRL_IPF_AUTO                   (IMG_UINT64_C(0x0000000200000000))
#if defined(PVR_RESTRICTED)
/* COMPUTE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_COMPUTE_SHIFT              (30U)
#define RGX_CR_CLK_XTPLUS_CTRL_COMPUTE_CLRMSK             (IMG_UINT64_C(0XFFFFFFFF3FFFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_COMPUTE_OFF                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_COMPUTE_ON                 (IMG_UINT64_C(0x0000000040000000))
#define RGX_CR_CLK_XTPLUS_CTRL_COMPUTE_AUTO               (IMG_UINT64_C(0x0000000080000000))
#if defined(PVR_RESTRICTED)
/* PIXEL default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_PIXEL_SHIFT                (28U)
#define RGX_CR_CLK_XTPLUS_CTRL_PIXEL_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFCFFFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_PIXEL_OFF                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_PIXEL_ON                   (IMG_UINT64_C(0x0000000010000000))
#define RGX_CR_CLK_XTPLUS_CTRL_PIXEL_AUTO                 (IMG_UINT64_C(0x0000000020000000))
#if defined(PVR_RESTRICTED)
/* VERTEX default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_VERTEX_SHIFT               (26U)
#define RGX_CR_CLK_XTPLUS_CTRL_VERTEX_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFF3FFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_VERTEX_OFF                 (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VERTEX_ON                  (IMG_UINT64_C(0x0000000004000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VERTEX_AUTO                (IMG_UINT64_C(0x0000000008000000))
#if defined(PVR_RESTRICTED)
/* USCPS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_USCPS_SHIFT                (24U)
#define RGX_CR_CLK_XTPLUS_CTRL_USCPS_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFCFFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_USCPS_OFF                  (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_USCPS_ON                   (IMG_UINT64_C(0x0000000001000000))
#define RGX_CR_CLK_XTPLUS_CTRL_USCPS_AUTO                 (IMG_UINT64_C(0x0000000002000000))
#if defined(PVR_RESTRICTED)
/* PDS_SHARED default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_PDS_SHARED_SHIFT           (22U)
#define RGX_CR_CLK_XTPLUS_CTRL_PDS_SHARED_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFF3FFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_PDS_SHARED_OFF             (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_PDS_SHARED_ON              (IMG_UINT64_C(0x0000000000400000))
#define RGX_CR_CLK_XTPLUS_CTRL_PDS_SHARED_AUTO            (IMG_UINT64_C(0x0000000000800000))
#if defined(PVR_RESTRICTED)
/* BIF_BLACKPEARL default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_BIF_BLACKPEARL_SHIFT       (20U)
#define RGX_CR_CLK_XTPLUS_CTRL_BIF_BLACKPEARL_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFFCFFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_BIF_BLACKPEARL_OFF         (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_BIF_BLACKPEARL_ON          (IMG_UINT64_C(0x0000000000100000))
#define RGX_CR_CLK_XTPLUS_CTRL_BIF_BLACKPEARL_AUTO        (IMG_UINT64_C(0x0000000000200000))
#if defined(PVR_RESTRICTED)
/* USC_SHARED default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_USC_SHARED_SHIFT           (18U)
#define RGX_CR_CLK_XTPLUS_CTRL_USC_SHARED_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFFF3FFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_USC_SHARED_OFF             (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_USC_SHARED_ON              (IMG_UINT64_C(0x0000000000040000))
#define RGX_CR_CLK_XTPLUS_CTRL_USC_SHARED_AUTO            (IMG_UINT64_C(0x0000000000080000))
#if defined(PVR_RESTRICTED)
/* GEOMETRY default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_GEOMETRY_SHIFT             (16U)
#define RGX_CR_CLK_XTPLUS_CTRL_GEOMETRY_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFCFFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_GEOMETRY_OFF               (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_GEOMETRY_ON                (IMG_UINT64_C(0x0000000000010000))
#define RGX_CR_CLK_XTPLUS_CTRL_GEOMETRY_AUTO              (IMG_UINT64_C(0x0000000000020000))
#if defined(PVR_RESTRICTED)
/* RAST default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_RAST_SHIFT                 (14U)
#define RGX_CR_CLK_XTPLUS_CTRL_RAST_CLRMSK                (IMG_UINT64_C(0XFFFFFFFFFFFF3FFF))
#define RGX_CR_CLK_XTPLUS_CTRL_RAST_OFF                   (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_RAST_ON                    (IMG_UINT64_C(0x0000000000004000))
#define RGX_CR_CLK_XTPLUS_CTRL_RAST_AUTO                  (IMG_UINT64_C(0x0000000000008000))
#if defined(PVR_RESTRICTED)
/* UVB default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_UVB_SHIFT                  (12U)
#define RGX_CR_CLK_XTPLUS_CTRL_UVB_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFCFFF))
#define RGX_CR_CLK_XTPLUS_CTRL_UVB_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_UVB_ON                     (IMG_UINT64_C(0x0000000000001000))
#define RGX_CR_CLK_XTPLUS_CTRL_UVB_AUTO                   (IMG_UINT64_C(0x0000000000002000))
#if defined(PVR_RESTRICTED)
/* GPP default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_GPP_SHIFT                  (10U)
#define RGX_CR_CLK_XTPLUS_CTRL_GPP_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFF3FF))
#define RGX_CR_CLK_XTPLUS_CTRL_GPP_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_GPP_ON                     (IMG_UINT64_C(0x0000000000000400))
#define RGX_CR_CLK_XTPLUS_CTRL_GPP_AUTO                   (IMG_UINT64_C(0x0000000000000800))
#if defined(PVR_RESTRICTED)
/* VDM_PIPE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_PIPE_SHIFT             (8U)
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_PIPE_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_PIPE_OFF               (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_PIPE_ON                (IMG_UINT64_C(0x0000000000000100))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_PIPE_AUTO              (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* VDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_SHIFT                  (6U)
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFFF3F))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_ON                     (IMG_UINT64_C(0x0000000000000040))
#define RGX_CR_CLK_XTPLUS_CTRL_VDM_AUTO                   (IMG_UINT64_C(0x0000000000000080))
#if defined(PVR_RESTRICTED)
/* TE3 default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_TE3_SHIFT                  (4U)
#define RGX_CR_CLK_XTPLUS_CTRL_TE3_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFFFCF))
#define RGX_CR_CLK_XTPLUS_CTRL_TE3_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_TE3_ON                     (IMG_UINT64_C(0x0000000000000010))
#define RGX_CR_CLK_XTPLUS_CTRL_TE3_AUTO                   (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* VCE default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_VCE_SHIFT                  (2U)
#define RGX_CR_CLK_XTPLUS_CTRL_VCE_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFFFF3))
#define RGX_CR_CLK_XTPLUS_CTRL_VCE_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VCE_ON                     (IMG_UINT64_C(0x0000000000000004))
#define RGX_CR_CLK_XTPLUS_CTRL_VCE_AUTO                   (IMG_UINT64_C(0x0000000000000008))
#if defined(PVR_RESTRICTED)
/* VBS default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_CTRL_VBS_SHIFT                  (0U)
#define RGX_CR_CLK_XTPLUS_CTRL_VBS_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))
#define RGX_CR_CLK_XTPLUS_CTRL_VBS_OFF                    (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_CTRL_VBS_ON                     (IMG_UINT64_C(0x0000000000000001))
#define RGX_CR_CLK_XTPLUS_CTRL_VBS_AUTO                   (IMG_UINT64_C(0x0000000000000002))


#if defined(PVR_RESTRICTED)
/*

	Reports the current module clock status


	Clock gating state reflects the condition of the clock for each module

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_XTPLUS_STATUS
*/
#define RGX_CR_CLK_XTPLUS_STATUS                          (0x0088U)
#define RGX_CR_CLK_XTPLUS_STATUS_MASKFULL                 (IMG_UINT64_C(0x00000000000000FF))
#if defined(PVR_RESTRICTED)
/* ASTC default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_ASTC_SHIFT               (7U)
#define RGX_CR_CLK_XTPLUS_STATUS_ASTC_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFFFF7F))
#define RGX_CR_CLK_XTPLUS_STATUS_ASTC_GATED               (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_ASTC_RUNNING             (IMG_UINT64_C(0x0000000000000080))
#if defined(PVR_RESTRICTED)
/* UVB default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_UVB_SHIFT                (6U)
#define RGX_CR_CLK_XTPLUS_STATUS_UVB_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFBF))
#define RGX_CR_CLK_XTPLUS_STATUS_UVB_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_UVB_RUNNING              (IMG_UINT64_C(0x0000000000000040))
#if defined(PVR_RESTRICTED)
/* GPP default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_GPP_SHIFT                (5U)
#define RGX_CR_CLK_XTPLUS_STATUS_GPP_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFDF))
#define RGX_CR_CLK_XTPLUS_STATUS_GPP_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_GPP_RUNNING              (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* VDM_PIPE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_PIPE_SHIFT           (4U)
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_PIPE_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_PIPE_GATED           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_PIPE_RUNNING         (IMG_UINT64_C(0x0000000000000010))
#if defined(PVR_RESTRICTED)
/* VDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_SHIFT                (3U)
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_VDM_RUNNING              (IMG_UINT64_C(0x0000000000000008))
#if defined(PVR_RESTRICTED)
/* TE3 default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_TE3_SHIFT                (2U)
#define RGX_CR_CLK_XTPLUS_STATUS_TE3_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_CLK_XTPLUS_STATUS_TE3_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_TE3_RUNNING              (IMG_UINT64_C(0x0000000000000004))
#if defined(PVR_RESTRICTED)
/* VCE default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_VCE_SHIFT                (1U)
#define RGX_CR_CLK_XTPLUS_STATUS_VCE_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_CLK_XTPLUS_STATUS_VCE_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_VCE_RUNNING              (IMG_UINT64_C(0x0000000000000002))
#if defined(PVR_RESTRICTED)
/* VBS default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_XTPLUS_STATUS_VBS_SHIFT                (0U)
#define RGX_CR_CLK_XTPLUS_STATUS_VBS_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_CLK_XTPLUS_STATUS_VBS_GATED                (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_XTPLUS_STATUS_VBS_RUNNING              (IMG_UINT64_C(0x0000000000000001))


#if defined(PVR_RESTRICTED)
/*

  Core soft reset control register.


	Write a '1' to reset and a '0' to clear
	See the soft reset section in the TRM to understand how to use the soft reset register.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SOFT_RESET
*/
#define RGX_CR_SOFT_RESET                                 (0x0100U)
#define RGX_CR_SOFT_RESET_MASKFULL                        (IMG_UINT64_C(0xFFE7FFFFFFFFFC1D))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* PHANTOM3_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PHANTOM3_CORE_SHIFT             (63U)
#define RGX_CR_SOFT_RESET_PHANTOM3_CORE_CLRMSK            (IMG_UINT64_C(0X7FFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_PHANTOM3_CORE_EN                (IMG_UINT64_C(0X8000000000000000))
#if defined(PVR_RESTRICTED)
/* PHANTOM2_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PHANTOM2_CORE_SHIFT             (62U)
#define RGX_CR_SOFT_RESET_PHANTOM2_CORE_CLRMSK            (IMG_UINT64_C(0XBFFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_PHANTOM2_CORE_EN                (IMG_UINT64_C(0X4000000000000000))
#if defined(PVR_RESTRICTED)
/* BERNADO2_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BERNADO2_CORE_SHIFT             (61U)
#define RGX_CR_SOFT_RESET_BERNADO2_CORE_CLRMSK            (IMG_UINT64_C(0XDFFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_BERNADO2_CORE_EN                (IMG_UINT64_C(0X2000000000000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* JONES_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_JONES_CORE_SHIFT                (60U)
#define RGX_CR_SOFT_RESET_JONES_CORE_CLRMSK               (IMG_UINT64_C(0XEFFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_JONES_CORE_EN                   (IMG_UINT64_C(0X1000000000000000))
#if defined(PVR_RESTRICTED)
/* TILING_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TILING_CORE_SHIFT               (59U)
#define RGX_CR_SOFT_RESET_TILING_CORE_CLRMSK              (IMG_UINT64_C(0XF7FFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_TILING_CORE_EN                  (IMG_UINT64_C(0X0800000000000000))
#if defined(PVR_RESTRICTED)
/* TE3*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TE3_SHIFT                       (58U)
#define RGX_CR_SOFT_RESET_TE3_CLRMSK                      (IMG_UINT64_C(0XFBFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_TE3_EN                          (IMG_UINT64_C(0X0400000000000000))
#if defined(PVR_RESTRICTED)
/* VCE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_VCE_SHIFT                       (57U)
#define RGX_CR_SOFT_RESET_VCE_CLRMSK                      (IMG_UINT64_C(0XFDFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_VCE_EN                          (IMG_UINT64_C(0X0200000000000000))
#if defined(PVR_RESTRICTED)
/* VBS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_VBS_SHIFT                       (56U)
#define RGX_CR_SOFT_RESET_VBS_CLRMSK                      (IMG_UINT64_C(0XFEFFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_VBS_EN                          (IMG_UINT64_C(0X0100000000000000))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* DPX1_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DPX1_CORE_SHIFT                 (55U)
#define RGX_CR_SOFT_RESET_DPX1_CORE_CLRMSK                (IMG_UINT64_C(0XFF7FFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DPX1_CORE_EN                    (IMG_UINT64_C(0X0080000000000000))
#if defined(PVR_RESTRICTED)
/* DPX0_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DPX0_CORE_SHIFT                 (54U)
#define RGX_CR_SOFT_RESET_DPX0_CORE_CLRMSK                (IMG_UINT64_C(0XFFBFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DPX0_CORE_EN                    (IMG_UINT64_C(0X0040000000000000))
#if defined(PVR_RESTRICTED)
/* FBA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_FBA_SHIFT                       (53U)
#define RGX_CR_SOFT_RESET_FBA_CLRMSK                      (IMG_UINT64_C(0XFFDFFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_FBA_EN                          (IMG_UINT64_C(0X0020000000000000))
#if defined(PVR_RESTRICTED)
/* SH*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_SH_SHIFT                        (50U)
#define RGX_CR_SOFT_RESET_SH_CLRMSK                       (IMG_UINT64_C(0XFFFBFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_SH_EN                           (IMG_UINT64_C(0X0004000000000000))
#if defined(PVR_RESTRICTED)
/* VRDM*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_VRDM_SHIFT                      (49U)
#define RGX_CR_SOFT_RESET_VRDM_CLRMSK                     (IMG_UINT64_C(0XFFFDFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_VRDM_EN                         (IMG_UINT64_C(0X0002000000000000))
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* MCU_FBTC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_MCU_FBTC_SHIFT                  (48U)
#define RGX_CR_SOFT_RESET_MCU_FBTC_CLRMSK                 (IMG_UINT64_C(0XFFFEFFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_MCU_FBTC_EN                     (IMG_UINT64_C(0X0001000000000000))
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#if defined(PVR_RESTRICTED)
/* PHANTOM1_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PHANTOM1_CORE_SHIFT             (47U)
#define RGX_CR_SOFT_RESET_PHANTOM1_CORE_CLRMSK            (IMG_UINT64_C(0XFFFF7FFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_PHANTOM1_CORE_EN                (IMG_UINT64_C(0X0000800000000000))
#if defined(PVR_RESTRICTED)
/* PHANTOM0_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PHANTOM0_CORE_SHIFT             (46U)
#define RGX_CR_SOFT_RESET_PHANTOM0_CORE_CLRMSK            (IMG_UINT64_C(0XFFFFBFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_PHANTOM0_CORE_EN                (IMG_UINT64_C(0X0000400000000000))
#if defined(PVR_RESTRICTED)
/* BERNADO1_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BERNADO1_CORE_SHIFT             (45U)
#define RGX_CR_SOFT_RESET_BERNADO1_CORE_CLRMSK            (IMG_UINT64_C(0XFFFFDFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_BERNADO1_CORE_EN                (IMG_UINT64_C(0X0000200000000000))
#if defined(PVR_RESTRICTED)
/* BERNADO0_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BERNADO0_CORE_SHIFT             (44U)
#define RGX_CR_SOFT_RESET_BERNADO0_CORE_CLRMSK            (IMG_UINT64_C(0XFFFFEFFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_BERNADO0_CORE_EN                (IMG_UINT64_C(0X0000100000000000))
#if defined(PVR_RESTRICTED)
/* IPP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_IPP_SHIFT                       (43U)
#define RGX_CR_SOFT_RESET_IPP_CLRMSK                      (IMG_UINT64_C(0XFFFFF7FFFFFFFFFF))
#define RGX_CR_SOFT_RESET_IPP_EN                          (IMG_UINT64_C(0X0000080000000000))
#if defined(PVR_RESTRICTED)
/* BIF_TEXAS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BIF_TEXAS_SHIFT                 (42U)
#define RGX_CR_SOFT_RESET_BIF_TEXAS_CLRMSK                (IMG_UINT64_C(0XFFFFFBFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_BIF_TEXAS_EN                    (IMG_UINT64_C(0X0000040000000000))
#if defined(PVR_RESTRICTED)
/* TORNADO_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TORNADO_CORE_SHIFT              (41U)
#define RGX_CR_SOFT_RESET_TORNADO_CORE_CLRMSK             (IMG_UINT64_C(0XFFFFFDFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_TORNADO_CORE_EN                 (IMG_UINT64_C(0X0000020000000000))
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* DUST_H_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_H_CORE_SHIFT               (40U)
#define RGX_CR_SOFT_RESET_DUST_H_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFEFFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_H_CORE_EN                  (IMG_UINT64_C(0X0000010000000000))
#if defined(PVR_RESTRICTED)
/* DUST_G_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_G_CORE_SHIFT               (39U)
#define RGX_CR_SOFT_RESET_DUST_G_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFF7FFFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_G_CORE_EN                  (IMG_UINT64_C(0X0000008000000000))
#if defined(PVR_RESTRICTED)
/* DUST_F_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_F_CORE_SHIFT               (38U)
#define RGX_CR_SOFT_RESET_DUST_F_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFBFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_F_CORE_EN                  (IMG_UINT64_C(0X0000004000000000))
#if defined(PVR_RESTRICTED)
/* DUST_E_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_E_CORE_SHIFT               (37U)
#define RGX_CR_SOFT_RESET_DUST_E_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFDFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_E_CORE_EN                  (IMG_UINT64_C(0X0000002000000000))
#if defined(PVR_RESTRICTED)
/* DUST_D_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_D_CORE_SHIFT               (36U)
#define RGX_CR_SOFT_RESET_DUST_D_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFEFFFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_D_CORE_EN                  (IMG_UINT64_C(0X0000001000000000))
#if defined(PVR_RESTRICTED)
/* DUST_C_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_C_CORE_SHIFT               (35U)
#define RGX_CR_SOFT_RESET_DUST_C_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFF7FFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_C_CORE_EN                  (IMG_UINT64_C(0X0000000800000000))
#if defined(PVR_RESTRICTED)
/* MMU*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_MMU_SHIFT                       (34U)
#define RGX_CR_SOFT_RESET_MMU_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFBFFFFFFFF))
#define RGX_CR_SOFT_RESET_MMU_EN                          (IMG_UINT64_C(0X0000000400000000))
#if defined(PVR_RESTRICTED)
/* BIF1
Sidekick BIF
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BIF1_SHIFT                      (33U)
#define RGX_CR_SOFT_RESET_BIF1_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFDFFFFFFFF))
#define RGX_CR_SOFT_RESET_BIF1_EN                         (IMG_UINT64_C(0X0000000200000000))
#if defined(PVR_RESTRICTED)
/* GARTEN
Includes MTS and META
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_GARTEN_SHIFT                    (32U)
#define RGX_CR_SOFT_RESET_GARTEN_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFEFFFFFFFF))
#define RGX_CR_SOFT_RESET_GARTEN_EN                       (IMG_UINT64_C(0X0000000100000000))
#if defined(PVR_RESTRICTED)
/* RASCAL_CORE
Note that the RASL_CORE bit affects logic related to the reading and writing of registers. This soft reset should therefore be used with caution. Upon power down events it is necessary to reset every register, so this bit should be used, but it must be release before any other resets, or beofre anyu other registers are programmed
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_RASCAL_CORE_SHIFT               (31U)
#define RGX_CR_SOFT_RESET_RASCAL_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
#define RGX_CR_SOFT_RESET_RASCAL_CORE_EN                  (IMG_UINT64_C(0X0000000080000000))
#if defined(PVR_RESTRICTED)
/* DUST_B_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_B_CORE_SHIFT               (30U)
#define RGX_CR_SOFT_RESET_DUST_B_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFBFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_B_CORE_EN                  (IMG_UINT64_C(0X0000000040000000))
#if defined(PVR_RESTRICTED)
/* DUST_A_CORE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_DUST_A_CORE_SHIFT               (29U)
#define RGX_CR_SOFT_RESET_DUST_A_CORE_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFDFFFFFFF))
#define RGX_CR_SOFT_RESET_DUST_A_CORE_EN                  (IMG_UINT64_C(0X0000000020000000))
#if defined(PVR_RESTRICTED)
/* FB_TLCACHE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_FB_TLCACHE_SHIFT                (28U)
#define RGX_CR_SOFT_RESET_FB_TLCACHE_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFEFFFFFFF))
#define RGX_CR_SOFT_RESET_FB_TLCACHE_EN                   (IMG_UINT64_C(0X0000000010000000))
#if defined(PVR_RESTRICTED)
/* SLC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_SLC_SHIFT                       (27U)
#define RGX_CR_SOFT_RESET_SLC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFF7FFFFFF))
#define RGX_CR_SOFT_RESET_SLC_EN                          (IMG_UINT64_C(0X0000000008000000))
#if defined(PVR_RESTRICTED)
/* TLA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TLA_SHIFT                       (26U)
#define RGX_CR_SOFT_RESET_TLA_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFBFFFFFF))
#define RGX_CR_SOFT_RESET_TLA_EN                          (IMG_UINT64_C(0X0000000004000000))
#if defined(PVR_RESTRICTED)
/* UVS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_UVS_SHIFT                       (25U)
#define RGX_CR_SOFT_RESET_UVS_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFDFFFFFF))
#define RGX_CR_SOFT_RESET_UVS_EN                          (IMG_UINT64_C(0X0000000002000000))
#if defined(PVR_RESTRICTED)
/* TE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TE_SHIFT                        (24U)
#define RGX_CR_SOFT_RESET_TE_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFEFFFFFF))
#define RGX_CR_SOFT_RESET_TE_EN                           (IMG_UINT64_C(0X0000000001000000))
#if defined(PVR_RESTRICTED)
/* GPP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_GPP_SHIFT                       (23U)
#define RGX_CR_SOFT_RESET_GPP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
#define RGX_CR_SOFT_RESET_GPP_EN                          (IMG_UINT64_C(0X0000000000800000))
#if defined(PVR_RESTRICTED)
/* FBDC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_FBDC_SHIFT                      (22U)
#define RGX_CR_SOFT_RESET_FBDC_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFFBFFFFF))
#define RGX_CR_SOFT_RESET_FBDC_EN                         (IMG_UINT64_C(0X0000000000400000))
#if defined(PVR_RESTRICTED)
/* FBC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_FBC_SHIFT                       (21U)
#define RGX_CR_SOFT_RESET_FBC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFDFFFFF))
#define RGX_CR_SOFT_RESET_FBC_EN                          (IMG_UINT64_C(0X0000000000200000))
#if defined(PVR_RESTRICTED)
/* PM*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PM_SHIFT                        (20U)
#define RGX_CR_SOFT_RESET_PM_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFFEFFFFF))
#define RGX_CR_SOFT_RESET_PM_EN                           (IMG_UINT64_C(0X0000000000100000))
#if defined(PVR_RESTRICTED)
/* PBE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PBE_SHIFT                       (19U)
#define RGX_CR_SOFT_RESET_PBE_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFF7FFFF))
#define RGX_CR_SOFT_RESET_PBE_EN                          (IMG_UINT64_C(0X0000000000080000))
#if defined(PVR_RESTRICTED)
/* USC_SHARED*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_USC_SHARED_SHIFT                (18U)
#define RGX_CR_SOFT_RESET_USC_SHARED_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFBFFFF))
#define RGX_CR_SOFT_RESET_USC_SHARED_EN                   (IMG_UINT64_C(0X0000000000040000))
#if defined(PVR_RESTRICTED)
/* MCU_L1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_MCU_L1_SHIFT                    (17U)
#define RGX_CR_SOFT_RESET_MCU_L1_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFFFDFFFF))
#define RGX_CR_SOFT_RESET_MCU_L1_EN                       (IMG_UINT64_C(0X0000000000020000))
#if defined(PVR_RESTRICTED)
/* BIF
Bifpmcache BIF
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_BIF_SHIFT                       (16U)
#define RGX_CR_SOFT_RESET_BIF_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFEFFFF))
#define RGX_CR_SOFT_RESET_BIF_EN                          (IMG_UINT64_C(0X0000000000010000))
#if defined(PVR_RESTRICTED)
/* CDM*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_CDM_SHIFT                       (15U)
#define RGX_CR_SOFT_RESET_CDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFF7FFF))
#define RGX_CR_SOFT_RESET_CDM_EN                          (IMG_UINT64_C(0X0000000000008000))
#if defined(PVR_RESTRICTED)
/* VDM*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_VDM_SHIFT                       (14U)
#define RGX_CR_SOFT_RESET_VDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFBFFF))
#define RGX_CR_SOFT_RESET_VDM_EN                          (IMG_UINT64_C(0X0000000000004000))
#if defined(RGX_FEATURE_TESSELLATION)
#if defined(PVR_RESTRICTED)
/* TESS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TESS_SHIFT                      (13U)
#define RGX_CR_SOFT_RESET_TESS_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFFFFDFFF))
#define RGX_CR_SOFT_RESET_TESS_EN                         (IMG_UINT64_C(0X0000000000002000))
#endif /* RGX_FEATURE_TESSELLATION */

#if defined(PVR_RESTRICTED)
/* PDS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_PDS_SHIFT                       (12U)
#define RGX_CR_SOFT_RESET_PDS_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFEFFF))
#define RGX_CR_SOFT_RESET_PDS_EN                          (IMG_UINT64_C(0X0000000000001000))
#if defined(PVR_RESTRICTED)
/* ISP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_ISP_SHIFT                       (11U)
#define RGX_CR_SOFT_RESET_ISP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFF7FF))
#define RGX_CR_SOFT_RESET_ISP_EN                          (IMG_UINT64_C(0X0000000000000800))
#if defined(PVR_RESTRICTED)
/* TSP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TSP_SHIFT                       (10U)
#define RGX_CR_SOFT_RESET_TSP_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFBFF))
#define RGX_CR_SOFT_RESET_TSP_EN                          (IMG_UINT64_C(0X0000000000000400))
#if defined(PVR_RESTRICTED)
/* TPU_MCU_DEMUX*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TPU_MCU_DEMUX_SHIFT             (4U)
#define RGX_CR_SOFT_RESET_TPU_MCU_DEMUX_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_SOFT_RESET_TPU_MCU_DEMUX_EN                (IMG_UINT64_C(0X0000000000000010))
#if defined(PVR_RESTRICTED)
/* MCU_L0*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_MCU_L0_SHIFT                    (3U)
#define RGX_CR_SOFT_RESET_MCU_L0_CLRMSK                   (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_SOFT_RESET_MCU_L0_EN                       (IMG_UINT64_C(0X0000000000000008))
#if defined(PVR_RESTRICTED)
/* TPU*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_TPU_SHIFT                       (2U)
#define RGX_CR_SOFT_RESET_TPU_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_SOFT_RESET_TPU_EN                          (IMG_UINT64_C(0X0000000000000004))
#if defined(PVR_RESTRICTED)
/* USC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET_USC_SHIFT                       (0U)
#define RGX_CR_SOFT_RESET_USC_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_SOFT_RESET_USC_EN                          (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*

  Core soft reset control register.


  Write a '1' to reset and a '0' to clear
  See the soft reset section in the TRM to understand how to use the soft reset register.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SOFT_RESET2
*/
#define RGX_CR_SOFT_RESET2                                (0x0108U)
#define RGX_CR_SOFT_RESET2_MASKFULL                       (IMG_UINT64_C(0x00000000000007FF))
#if defined(PVR_RESTRICTED)
/* ASTC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_ASTC_SHIFT                     (10U)
#define RGX_CR_SOFT_RESET2_ASTC_CLRMSK                    (0XFFFFFBFFU)
#define RGX_CR_SOFT_RESET2_ASTC_EN                        (0X00000400U)
#if defined(PVR_RESTRICTED)
/* BLACKPEARL*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_BLACKPEARL_SHIFT               (9U)
#define RGX_CR_SOFT_RESET2_BLACKPEARL_CLRMSK              (0XFFFFFDFFU)
#define RGX_CR_SOFT_RESET2_BLACKPEARL_EN                  (0X00000200U)
#if defined(PVR_RESTRICTED)
/* USCPS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_USCPS_SHIFT                    (8U)
#define RGX_CR_SOFT_RESET2_USCPS_CLRMSK                   (0XFFFFFEFFU)
#define RGX_CR_SOFT_RESET2_USCPS_EN                       (0X00000100U)
#if defined(PVR_RESTRICTED)
/* IPF*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_IPF_SHIFT                      (7U)
#define RGX_CR_SOFT_RESET2_IPF_CLRMSK                     (0XFFFFFF7FU)
#define RGX_CR_SOFT_RESET2_IPF_EN                         (0X00000080U)
#if defined(PVR_RESTRICTED)
/* GEOMETRY*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_GEOMETRY_SHIFT                 (6U)
#define RGX_CR_SOFT_RESET2_GEOMETRY_CLRMSK                (0XFFFFFFBFU)
#define RGX_CR_SOFT_RESET2_GEOMETRY_EN                    (0X00000040U)
#if defined(PVR_RESTRICTED)
/* USC_SHARED*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_USC_SHARED_SHIFT               (5U)
#define RGX_CR_SOFT_RESET2_USC_SHARED_CLRMSK              (0XFFFFFFDFU)
#define RGX_CR_SOFT_RESET2_USC_SHARED_EN                  (0X00000020U)
#if defined(PVR_RESTRICTED)
/* PDS_SHARED*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_PDS_SHARED_SHIFT               (4U)
#define RGX_CR_SOFT_RESET2_PDS_SHARED_CLRMSK              (0XFFFFFFEFU)
#define RGX_CR_SOFT_RESET2_PDS_SHARED_EN                  (0X00000010U)
#if defined(PVR_RESTRICTED)
/* BIF_BLACKPEARL*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_BIF_BLACKPEARL_SHIFT           (3U)
#define RGX_CR_SOFT_RESET2_BIF_BLACKPEARL_CLRMSK          (0XFFFFFFF7U)
#define RGX_CR_SOFT_RESET2_BIF_BLACKPEARL_EN              (0X00000008U)
#if defined(PVR_RESTRICTED)
/* PIXEL*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_PIXEL_SHIFT                    (2U)
#define RGX_CR_SOFT_RESET2_PIXEL_CLRMSK                   (0XFFFFFFFBU)
#define RGX_CR_SOFT_RESET2_PIXEL_EN                       (0X00000004U)
#if defined(PVR_RESTRICTED)
/* COMPUTE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_COMPUTE_SHIFT                  (1U)
#define RGX_CR_SOFT_RESET2_COMPUTE_CLRMSK                 (0XFFFFFFFDU)
#define RGX_CR_SOFT_RESET2_COMPUTE_EN                     (0X00000002U)
#if defined(PVR_RESTRICTED)
/* VERTEX*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SOFT_RESET2_VERTEX_SHIFT                   (0U)
#define RGX_CR_SOFT_RESET2_VERTEX_CLRMSK                  (0XFFFFFFFEU)
#define RGX_CR_SOFT_RESET2_VERTEX_EN                      (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	The event status register indicate the source of an interrupt generated by PowerVR RGX
	These events only schedule an interrupt context thread to run on META when the appropriate enables are set in RGX_CR_DMn_INTERRUPT_ENABLE

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_EVENT_STATUS
*/
#define RGX_CR_EVENT_STATUS                               (0x0130U)
#define RGX_CR_EVENT_STATUS_MASKFULL                      (IMG_UINT64_C(0x000000001FFEFFFF))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* DPX_OUT_OF_MEMORY
 The Doppler overflow FIFO in memory is full 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_DPX_OUT_OF_MEMORY_SHIFT       (28U)
#define RGX_CR_EVENT_STATUS_DPX_OUT_OF_MEMORY_CLRMSK      (0XEFFFFFFFU)
#define RGX_CR_EVENT_STATUS_DPX_OUT_OF_MEMORY_EN          (0X10000000U)
#if defined(PVR_RESTRICTED)
/* DPX_MMU_PAGE_FAULT
 A Doppler MMU page fault has occurred 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_DPX_MMU_PAGE_FAULT_SHIFT      (27U)
#define RGX_CR_EVENT_STATUS_DPX_MMU_PAGE_FAULT_CLRMSK     (0XF7FFFFFFU)
#define RGX_CR_EVENT_STATUS_DPX_MMU_PAGE_FAULT_EN         (0X08000000U)
#if defined(PVR_RESTRICTED)
/* RPM_OUT_OF_MEMORY
 The Ray Page Manager has run out of free pages 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_RPM_OUT_OF_MEMORY_SHIFT       (26U)
#define RGX_CR_EVENT_STATUS_RPM_OUT_OF_MEMORY_CLRMSK      (0XFBFFFFFFU)
#define RGX_CR_EVENT_STATUS_RPM_OUT_OF_MEMORY_EN          (0X04000000U)
#if defined(PVR_RESTRICTED)
/* FBA_FC3_FINISHED
 All records for every attachment point of frame context 3 have been written out to memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_FBA_FC3_FINISHED_SHIFT        (25U)
#define RGX_CR_EVENT_STATUS_FBA_FC3_FINISHED_CLRMSK       (0XFDFFFFFFU)
#define RGX_CR_EVENT_STATUS_FBA_FC3_FINISHED_EN           (0X02000000U)
#if defined(PVR_RESTRICTED)
/* FBA_FC2_FINISHED
 All records for every attachment point of frame context 2 have been written out to memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_FBA_FC2_FINISHED_SHIFT        (24U)
#define RGX_CR_EVENT_STATUS_FBA_FC2_FINISHED_CLRMSK       (0XFEFFFFFFU)
#define RGX_CR_EVENT_STATUS_FBA_FC2_FINISHED_EN           (0X01000000U)
#if defined(PVR_RESTRICTED)
/* FBA_FC1_FINISHED
 All records for every attachment point of frame context 1 have been written out to memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_FBA_FC1_FINISHED_SHIFT        (23U)
#define RGX_CR_EVENT_STATUS_FBA_FC1_FINISHED_CLRMSK       (0XFF7FFFFFU)
#define RGX_CR_EVENT_STATUS_FBA_FC1_FINISHED_EN           (0X00800000U)
#if defined(PVR_RESTRICTED)
/* FBA_FC0_FINISHED
 All records for every attachment point of frame context 0 have been written out to memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_FBA_FC0_FINISHED_SHIFT        (22U)
#define RGX_CR_EVENT_STATUS_FBA_FC0_FINISHED_CLRMSK       (0XFFBFFFFFU)
#define RGX_CR_EVENT_STATUS_FBA_FC0_FINISHED_EN           (0X00400000U)
#if defined(PVR_RESTRICTED)
/* RDM_FC3_FINISHED
 All rays in frame context 3 have finished i.e RDM has encountered an interrupt command in the RT control stream 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_RDM_FC3_FINISHED_SHIFT        (21U)
#define RGX_CR_EVENT_STATUS_RDM_FC3_FINISHED_CLRMSK       (0XFFDFFFFFU)
#define RGX_CR_EVENT_STATUS_RDM_FC3_FINISHED_EN           (0X00200000U)
#if defined(PVR_RESTRICTED)
/* RDM_FC2_FINISHED
 All rays in frame context 2 have finished i.e RDM has encountered an interrupt command in the RT control stream 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_RDM_FC2_FINISHED_SHIFT        (20U)
#define RGX_CR_EVENT_STATUS_RDM_FC2_FINISHED_CLRMSK       (0XFFEFFFFFU)
#define RGX_CR_EVENT_STATUS_RDM_FC2_FINISHED_EN           (0X00100000U)
#if defined(PVR_RESTRICTED)
/* RDM_FC1_FINISHED
 All rays in frame context 1 have finished i.e RDM has encountered an interrupt command in the RT control stream 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_RDM_FC1_FINISHED_SHIFT        (19U)
#define RGX_CR_EVENT_STATUS_RDM_FC1_FINISHED_CLRMSK       (0XFFF7FFFFU)
#define RGX_CR_EVENT_STATUS_RDM_FC1_FINISHED_EN           (0X00080000U)
#if defined(PVR_RESTRICTED)
/* RDM_FC0_FINISHED
 All rays in frame context 0 have finished i.e RDM has encountered an interrupt command in the RT control stream 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_RDM_FC0_FINISHED_SHIFT        (18U)
#define RGX_CR_EVENT_STATUS_RDM_FC0_FINISHED_CLRMSK       (0XFFFBFFFFU)
#define RGX_CR_EVENT_STATUS_RDM_FC0_FINISHED_EN           (0X00040000U)
#if defined(PVR_RESTRICTED)
/* SHG_FINISHED
 SHG has completed the hierarchical voxelisation process and memory has been written 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_SHG_FINISHED_SHIFT            (17U)
#define RGX_CR_EVENT_STATUS_SHG_FINISHED_CLRMSK           (0XFFFDFFFFU)
#define RGX_CR_EVENT_STATUS_SHG_FINISHED_EN               (0X00020000U)
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* USC_TRIGGER
 One or more USC has executed a nop.trigger instruction 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_USC_TRIGGER_SHIFT             (15U)
#define RGX_CR_EVENT_STATUS_USC_TRIGGER_CLRMSK            (0XFFFF7FFFU)
#define RGX_CR_EVENT_STATUS_USC_TRIGGER_EN                (0X00008000U)
#if defined(PVR_RESTRICTED)
/* ZLS_FINISHED
 ZLS has finished all tiles in a Render 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_ZLS_FINISHED_SHIFT            (14U)
#define RGX_CR_EVENT_STATUS_ZLS_FINISHED_CLRMSK           (0XFFFFBFFFU)
#define RGX_CR_EVENT_STATUS_ZLS_FINISHED_EN               (0X00004000U)
#if defined(PVR_RESTRICTED)
/* GPIO_ACK
 General Purpose ouput acknowledgement 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_GPIO_ACK_SHIFT                (13U)
#define RGX_CR_EVENT_STATUS_GPIO_ACK_CLRMSK               (0XFFFFDFFFU)
#define RGX_CR_EVENT_STATUS_GPIO_ACK_EN                   (0X00002000U)
#if defined(PVR_RESTRICTED)
/* GPIO_REQ
 General Purpose input request 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_GPIO_REQ_SHIFT                (12U)
#define RGX_CR_EVENT_STATUS_GPIO_REQ_CLRMSK               (0XFFFFEFFFU)
#define RGX_CR_EVENT_STATUS_GPIO_REQ_EN                   (0X00001000U)
#if defined(PVR_RESTRICTED)
/* POWER_ABORT
 The requested power operation has been denied.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_POWER_ABORT_SHIFT             (11U)
#define RGX_CR_EVENT_STATUS_POWER_ABORT_CLRMSK            (0XFFFFF7FFU)
#define RGX_CR_EVENT_STATUS_POWER_ABORT_EN                (0X00000800U)
#if defined(PVR_RESTRICTED)
/* POWER_COMPLETE
 The requested power operation has completed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_POWER_COMPLETE_SHIFT          (10U)
#define RGX_CR_EVENT_STATUS_POWER_COMPLETE_CLRMSK         (0XFFFFFBFFU)
#define RGX_CR_EVENT_STATUS_POWER_COMPLETE_EN             (0X00000400U)
#if defined(PVR_RESTRICTED)
/* MMU_PAGE_FAULT
 An MMU page fault has occurred 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_MMU_PAGE_FAULT_SHIFT          (9U)
#define RGX_CR_EVENT_STATUS_MMU_PAGE_FAULT_CLRMSK         (0XFFFFFDFFU)
#define RGX_CR_EVENT_STATUS_MMU_PAGE_FAULT_EN             (0X00000200U)
#if defined(PVR_RESTRICTED)
/* PM_3D_MEM_FREE
 PM memory allocation completed for the current render 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_PM_3D_MEM_FREE_SHIFT          (8U)
#define RGX_CR_EVENT_STATUS_PM_3D_MEM_FREE_CLRMSK         (0XFFFFFEFFU)
#define RGX_CR_EVENT_STATUS_PM_3D_MEM_FREE_EN             (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PM_OUT_OF_MEMORY
 PM memory allocation failed for a macro-tile 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_PM_OUT_OF_MEMORY_SHIFT        (7U)
#define RGX_CR_EVENT_STATUS_PM_OUT_OF_MEMORY_CLRMSK       (0XFFFFFF7FU)
#define RGX_CR_EVENT_STATUS_PM_OUT_OF_MEMORY_EN           (0X00000080U)
#if defined(PVR_RESTRICTED)
/* TA_TERMINATE
 The TE has aborted a macro tile after a failted PM allocation request 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_TA_TERMINATE_SHIFT            (6U)
#define RGX_CR_EVENT_STATUS_TA_TERMINATE_CLRMSK           (0XFFFFFFBFU)
#define RGX_CR_EVENT_STATUS_TA_TERMINATE_EN               (0X00000040U)
#if defined(PVR_RESTRICTED)
/* TA_FINISHED
 The TA phase has completed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_TA_FINISHED_SHIFT             (5U)
#define RGX_CR_EVENT_STATUS_TA_FINISHED_CLRMSK            (0XFFFFFFDFU)
#define RGX_CR_EVENT_STATUS_TA_FINISHED_EN                (0X00000020U)
#if defined(PVR_RESTRICTED)
/* ISP_END_MACROTILE
 ISP End-of-Macrotile 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_ISP_END_MACROTILE_SHIFT       (4U)
#define RGX_CR_EVENT_STATUS_ISP_END_MACROTILE_CLRMSK      (0XFFFFFFEFU)
#define RGX_CR_EVENT_STATUS_ISP_END_MACROTILE_EN          (0X00000010U)
#if defined(PVR_RESTRICTED)
/* PIXELBE_END_RENDER
 The 3D phase has completed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_PIXELBE_END_RENDER_SHIFT      (3U)
#define RGX_CR_EVENT_STATUS_PIXELBE_END_RENDER_CLRMSK     (0XFFFFFFF7U)
#define RGX_CR_EVENT_STATUS_PIXELBE_END_RENDER_EN         (0X00000008U)
#if defined(PVR_RESTRICTED)
/* COMPUTE_FINISHED
 The compute phase has completed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_COMPUTE_FINISHED_SHIFT        (2U)
#define RGX_CR_EVENT_STATUS_COMPUTE_FINISHED_CLRMSK       (0XFFFFFFFBU)
#define RGX_CR_EVENT_STATUS_COMPUTE_FINISHED_EN           (0X00000004U)
#if defined(PVR_RESTRICTED)
/* KERNEL_FINISHED
 A compute kernel has completed and updated the associated event object in external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_KERNEL_FINISHED_SHIFT         (1U)
#define RGX_CR_EVENT_STATUS_KERNEL_FINISHED_CLRMSK        (0XFFFFFFFDU)
#define RGX_CR_EVENT_STATUS_KERNEL_FINISHED_EN            (0X00000002U)
#if defined(PVR_RESTRICTED)
/* TLA_COMPLETE
 The 2D core has completed writing out all data to memory and it has received a complete signal from the memory interface 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_EVENT_STATUS_TLA_COMPLETE_SHIFT            (0U)
#define RGX_CR_EVENT_STATUS_TLA_COMPLETE_CLRMSK           (0XFFFFFFFEU)
#define RGX_CR_EVENT_STATUS_TLA_COMPLETE_EN               (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	This register contains the value of a 48-bit internal timer.
	The timer runs continuously, and wraps at the top end.
	It counts 256 cycles at the core clock frequency.


	This means that at 100 MHz:
	1 count value = 1/100MHz = 256 * 10 * 10^-9 seconds = 2.56 us

	In order to avoid having to issue three 32-bit reads to detect the lower 32-bits wrapping, the MSB of the low 32-bit word is duplicated in the MSB of the high 32-bit word.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_TIMER
*/
#define RGX_CR_TIMER                                      (0x0160U)
#define RGX_CR_TIMER_MASKFULL                             (IMG_UINT64_C(0x8000FFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BIT31*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TIMER_BIT31_SHIFT                          (63U)
#define RGX_CR_TIMER_BIT31_CLRMSK                         (IMG_UINT64_C(0X7FFFFFFFFFFFFFFF))
#define RGX_CR_TIMER_BIT31_EN                             (IMG_UINT64_C(0X8000000000000000))
#if defined(PVR_RESTRICTED)
/* VALUE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TIMER_VALUE_SHIFT                          (0U)
#define RGX_CR_TIMER_VALUE_CLRMSK                         (IMG_UINT64_C(0XFFFF000000000000))


#if defined(PVR_RESTRICTED)
/*

	TLA STATUS Register (See individual fields for details)

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_TLA_STATUS
*/
#define RGX_CR_TLA_STATUS                                 (0x0178U)
#define RGX_CR_TLA_STATUS_MASKFULL                        (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BLIT_COUNT
Counter that counts blits. Incremented on the completion of every TLA flush command
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TLA_STATUS_BLIT_COUNT_SHIFT                (39U)
#define RGX_CR_TLA_STATUS_BLIT_COUNT_CLRMSK               (IMG_UINT64_C(0X0000007FFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* REQUEST
Counter that increments on every tla write or read request to determine if the tla is idle
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TLA_STATUS_REQUEST_SHIFT                   (7U)
#define RGX_CR_TLA_STATUS_REQUEST_CLRMSK                  (IMG_UINT64_C(0XFFFFFF800000007F))
#if defined(PVR_RESTRICTED)
/* FIFO_FULLNESS
Inidcates the fullness of the tla slave fifo
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TLA_STATUS_FIFO_FULLNESS_SHIFT             (1U)
#define RGX_CR_TLA_STATUS_FIFO_FULLNESS_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFFF81))
#if defined(PVR_RESTRICTED)
/* BUSY
tla idle signal
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TLA_STATUS_BUSY_SHIFT                      (0U)
#define RGX_CR_TLA_STATUS_BUSY_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_TLA_STATUS_BUSY_EN                         (IMG_UINT64_C(0X0000000000000001))


/*
    Register RGX_CR_PM_PARTIAL_RENDER_ENABLE
*/
#define RGX_CR_PM_PARTIAL_RENDER_ENABLE                   (0x0338U)
#define RGX_CR_PM_PARTIAL_RENDER_ENABLE_MASKFULL          (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* OP
Partial Render Enable Bit 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PM_PARTIAL_RENDER_ENABLE_OP_SHIFT          (0U)
#define RGX_CR_PM_PARTIAL_RENDER_ENABLE_OP_CLRMSK         (0XFFFFFFFEU)
#define RGX_CR_PM_PARTIAL_RENDER_ENABLE_OP_EN             (0X00000001U)


/*
    Register RGX_CR_SIDEKICK_IDLE
*/
#define RGX_CR_SIDEKICK_IDLE                              (0x03C8U)
#define RGX_CR_SIDEKICK_IDLE_MASKFULL                     (IMG_UINT64_C(0x000000000000007F))
#if defined(PVR_RESTRICTED)
/* FB_CDC default: 0x00000001
FB CDC Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_FB_CDC_SHIFT                 (6U)
#define RGX_CR_SIDEKICK_IDLE_FB_CDC_CLRMSK                (0XFFFFFFBFU)
#define RGX_CR_SIDEKICK_IDLE_FB_CDC_EN                    (0X00000040U)
#if defined(PVR_RESTRICTED)
/* MMU default: 0x00000001
MMU Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_MMU_SHIFT                    (5U)
#define RGX_CR_SIDEKICK_IDLE_MMU_CLRMSK                   (0XFFFFFFDFU)
#define RGX_CR_SIDEKICK_IDLE_MMU_EN                       (0X00000020U)
#if defined(PVR_RESTRICTED)
/* BIF128 default: 0x00000001
BIF128 Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_BIF128_SHIFT                 (4U)
#define RGX_CR_SIDEKICK_IDLE_BIF128_CLRMSK                (0XFFFFFFEFU)
#define RGX_CR_SIDEKICK_IDLE_BIF128_EN                    (0X00000010U)
#if defined(PVR_RESTRICTED)
/* TLA default: 0x00000001
TLA Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_TLA_SHIFT                    (3U)
#define RGX_CR_SIDEKICK_IDLE_TLA_CLRMSK                   (0XFFFFFFF7U)
#define RGX_CR_SIDEKICK_IDLE_TLA_EN                       (0X00000008U)
#if defined(PVR_RESTRICTED)
/* GARTEN default: 0x00000001
GARTEN Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_GARTEN_SHIFT                 (2U)
#define RGX_CR_SIDEKICK_IDLE_GARTEN_CLRMSK                (0XFFFFFFFBU)
#define RGX_CR_SIDEKICK_IDLE_GARTEN_EN                    (0X00000004U)
#if defined(PVR_RESTRICTED)
/* HOSTIF default: 0x00000001
HOSTIF Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_HOSTIF_SHIFT                 (1U)
#define RGX_CR_SIDEKICK_IDLE_HOSTIF_CLRMSK                (0XFFFFFFFDU)
#define RGX_CR_SIDEKICK_IDLE_HOSTIF_EN                    (0X00000002U)
#if defined(PVR_RESTRICTED)
/* SOCIF default: 0x00000001
SOCIF Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SIDEKICK_IDLE_SOCIF_SHIFT                  (0U)
#define RGX_CR_SIDEKICK_IDLE_SOCIF_CLRMSK                 (0XFFFFFFFEU)
#define RGX_CR_SIDEKICK_IDLE_SOCIF_EN                     (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	This register indicates the status of a VDM context switch operation.


  If a context store has been requested, then this muist be sample on TA finished.
	The firmware must wait for the COMPLETE bit to be set.
	The NEED_RESUME field will indicate whether the firmware needs to resume the TA.
        The LAST_PIPE field will indicate the TA pipe number from which to store context state if NEED_RESUME is set.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_STORE_STATUS
*/
#define RGX_CR_VDM_CONTEXT_STORE_STATUS                   (0x0430U)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_MASKFULL          (IMG_UINT64_C(0x00000000000000F3))
#if defined(PVR_RESTRICTED)
/* LAST_PIPE
 The TA pipe number to which the VDM last sent indices 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_LAST_PIPE_SHIFT   (4U)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_LAST_PIPE_CLRMSK  (0XFFFFFF0FU)
#if defined(PVR_RESTRICTED)
/* NEED_RESUME
 The VDM still has control stream left to process, meaning this context must be resumed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_NEED_RESUME_SHIFT (1U)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_NEED_RESUME_CLRMSK (0XFFFFFFFDU)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_NEED_RESUME_EN    (0X00000002U)
#if defined(PVR_RESTRICTED)
/* COMPLETE default: 0x00000001
 The VDM has completed the context store operation and fenced its state to external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_SHIFT    (0U)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_CLRMSK   (0XFFFFFFFEU)
#define RGX_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_EN       (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	These words define the PDS State Update task which will be inserted into the VDM pipeline on a context store operation.
	The function of this task is described in the Rogue Context Switching Hardware Specification.


	Their format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_STORE_TASK0
*/
#define RGX_CR_VDM_CONTEXT_STORE_TASK0                    (0x0438U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK0_MASKFULL           (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_TASK0_PDS_STATE1_SHIFT   (32U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK0_PDS_STATE1_CLRMSK  (IMG_UINT64_C(0X00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE0*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_TASK0_PDS_STATE0_SHIFT   (0U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK0_PDS_STATE0_CLRMSK  (IMG_UINT64_C(0XFFFFFFFF00000000))


#if defined(PVR_RESTRICTED)
/*

	This word defines the PDS State Update task which will be inserted into the VDM pipeline on a context store operation.
	The function of this task is described in the Rogue Context Switching Hardware Specification.


	Its format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_STORE_TASK1
*/
#define RGX_CR_VDM_CONTEXT_STORE_TASK1                    (0x0440U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK1_MASKFULL           (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE2*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_TASK1_PDS_STATE2_SHIFT   (0U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK1_PDS_STATE2_CLRMSK  (00000000U)


#if defined(PVR_RESTRICTED)
/*

	These words defines the Stream Out Sync program which will be inserted into the VDM pipeline as a PPP State Update on a context store operation.
	The function of this task is described in the Rogue Context Switching Hardware Specification.


	Its format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_STORE_TASK2
*/
#define RGX_CR_VDM_CONTEXT_STORE_TASK2                    (0x0448U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK2_MASKFULL           (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* STREAM_OUT2*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_TASK2_STREAM_OUT2_SHIFT  (32U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK2_STREAM_OUT2_CLRMSK (IMG_UINT64_C(0X00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* STREAM_OUT1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_STORE_TASK2_STREAM_OUT1_SHIFT  (0U)
#define RGX_CR_VDM_CONTEXT_STORE_TASK2_STREAM_OUT1_CLRMSK (IMG_UINT64_C(0XFFFFFFFF00000000))


#if defined(PVR_RESTRICTED)
/*

	These words define the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation.
	The function of this task is described in the Rogue Context Switching Hardware Specifiction.


	Their format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_RESUME_TASK0
*/
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0                   (0x0450U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0_MASKFULL          (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0_PDS_STATE1_SHIFT  (32U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0_PDS_STATE1_CLRMSK (IMG_UINT64_C(0X00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE0*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0_PDS_STATE0_SHIFT  (0U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK0_PDS_STATE0_CLRMSK (IMG_UINT64_C(0XFFFFFFFF00000000))


#if defined(PVR_RESTRICTED)
/*

	This word defines the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation.
	The function of this task is described in the Rogue Context Switching Hardware Specifiction.


	Its format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_RESUME_TASK1
*/
#define RGX_CR_VDM_CONTEXT_RESUME_TASK1                   (0x0458U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK1_MASKFULL          (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_STATE2*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_RESUME_TASK1_PDS_STATE2_SHIFT  (0U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK1_PDS_STATE2_CLRMSK (00000000U)


#if defined(PVR_RESTRICTED)
/*

	These words defines the Stream Out Sync program which will be written, as a PPP State Update, by the VDM to its context resume control stream on a context store operation
	The function of this task is described in the Rogue Context Switching Hardware Specifiction


	Its format is defined in the Rogue Technical Reference Manual (TRM).
	This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_VDM_CONTEXT_RESUME_TASK2
*/
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2                   (0x0460U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2_MASKFULL          (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* STREAM_OUT2*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2_STREAM_OUT2_SHIFT (32U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2_STREAM_OUT2_CLRMSK (IMG_UINT64_C(0X00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* STREAM_OUT1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2_STREAM_OUT1_SHIFT (0U)
#define RGX_CR_VDM_CONTEXT_RESUME_TASK2_STREAM_OUT1_CLRMSK (IMG_UINT64_C(0XFFFFFFFF00000000))


#if defined(PVR_RESTRICTED)
/*

	This register indicates the status of a CDM context switch operation.


	If a context store is in progress, this register must be sampled on a context store compute finished event.
	The firmware must wait for the COMPLETE bit to be set.
	The NEED_RESUME field will indicate whether the firmware needs to resume the compute phase.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_CONTEXT_STORE_STATUS
*/
#define RGX_CR_CDM_CONTEXT_STORE_STATUS                   (0x04A0U)
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_MASKFULL          (IMG_UINT64_C(0x0000000000000003))
#if defined(PVR_RESTRICTED)
/* NEED_RESUME
 The CDM still has control stream left to process, meaning this context must be resumed 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_NEED_RESUME_SHIFT (1U)
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_NEED_RESUME_CLRMSK (0XFFFFFFFDU)
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_NEED_RESUME_EN    (0X00000002U)
#if defined(PVR_RESTRICTED)
/* COMPLETE
 The CDM has completed the context store operation and fenced its state to external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_COMPLETE_SHIFT    (0U)
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_COMPLETE_CLRMSK   (0XFFFFFFFEU)
#define RGX_CR_CDM_CONTEXT_STORE_STATUS_COMPLETE_EN       (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Code and Data Addresses for the Store/Load Program. This program is sent to PDS on Context Store and Context Load.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_CONTEXT_PDS0
*/
#define RGX_CR_CDM_CONTEXT_PDS0                           (0x04A8U)
#define RGX_CR_CDM_CONTEXT_PDS0_MASKFULL                  (IMG_UINT64_C(0xFFFFFFF0FFFFFFF0))
#if defined(PVR_RESTRICTED)
/* DATA_ADDR
 PDS Data Address for Store/Load Program, 128-bit aligned 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS0_DATA_ADDR_SHIFT           (36U)
#define RGX_CR_CDM_CONTEXT_PDS0_DATA_ADDR_CLRMSK          (IMG_UINT64_C(0X0000000FFFFFFFFF))
#define RGX_CR_CDM_CONTEXT_PDS0_DATA_ADDR_ALIGNSHIFT      (4U)
#define RGX_CR_CDM_CONTEXT_PDS0_DATA_ADDR_ALIGNSIZE       (16U)
#if defined(PVR_RESTRICTED)
/* CODE_ADDR
 PDS Code Address for Store/Load Program, 128-bit aligned 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS0_CODE_ADDR_SHIFT           (4U)
#define RGX_CR_CDM_CONTEXT_PDS0_CODE_ADDR_CLRMSK          (IMG_UINT64_C(0XFFFFFFFF0000000F))
#define RGX_CR_CDM_CONTEXT_PDS0_CODE_ADDR_ALIGNSHIFT      (4U)
#define RGX_CR_CDM_CONTEXT_PDS0_CODE_ADDR_ALIGNSIZE       (16U)


#if defined(RGX_FEATURE_PDS_TEMPSIZE8)
#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_CONTEXT_PDS1
*/
#define RGX_CR_CDM_CONTEXT_PDS1                           (0x04B0U)
#define RGX_CR_CDM_CONTEXT_PDS1_MASKFULL                  (IMG_UINT64_C(0x000000007FFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_SEQ_DEP
 PDS Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_SHIFT         (30U)
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_CLRMSK        (0XBFFFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_EN            (0X40000000U)
#if defined(PVR_RESTRICTED)
/* USC_SEQ_DEP
 USC Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_SHIFT         (29U)
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_CLRMSK        (0XDFFFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_EN            (0X20000000U)
#if defined(PVR_RESTRICTED)
/* TARGET
 USC Target (0=All, 1=Any) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_SHIFT              (28U)
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_CLRMSK             (0XEFFFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_EN                 (0X10000000U)
#if defined(PVR_RESTRICTED)
/* UNIFIED_SIZE
 Unified Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_UNIFIED_SIZE_SHIFT        (22U)
#define RGX_CR_CDM_CONTEXT_PDS1_UNIFIED_SIZE_CLRMSK       (0XF03FFFFFU)
#if defined(PVR_RESTRICTED)
/* COMMON_SHARED
 PDS Common Store Allocation is Shared Registers 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_SHIFT       (21U)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_CLRMSK      (0XFFDFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_EN          (0X00200000U)
#if defined(PVR_RESTRICTED)
/* COMMON_SIZE
 PDS Common Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SIZE_SHIFT         (12U)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SIZE_CLRMSK        (0XFFE00FFFU)
#if defined(PVR_RESTRICTED)
/* TEMP_SIZE
 PDS Temp Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_TEMP_SIZE_SHIFT           (7U)
#define RGX_CR_CDM_CONTEXT_PDS1_TEMP_SIZE_CLRMSK          (0XFFFFF07FU)
#if defined(PVR_RESTRICTED)
/* DATA_SIZE
 PDS Data Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_DATA_SIZE_SHIFT           (1U)
#define RGX_CR_CDM_CONTEXT_PDS1_DATA_SIZE_CLRMSK          (0XFFFFFF81U)
#if defined(PVR_RESTRICTED)
/* FENCE
 Fence the Task in the PDS/USC - Set on Store, unset on Load
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_SHIFT               (0U)
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_CLRMSK              (0XFFFFFFFEU)
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_EN                  (0X00000001U)
#endif /* RGX_FEATURE_PDS_TEMPSIZE8 */ 


#if !defined(RGX_FEATURE_PDS_TEMPSIZE8)
#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_CONTEXT_PDS1
*/
#define RGX_CR_CDM_CONTEXT_PDS1                           (0x04B0U)
#define RGX_CR_CDM_CONTEXT_PDS1_MASKFULL                  (IMG_UINT64_C(0x000000003FFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_SEQ_DEP
 PDS Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_SHIFT         (29U)
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_CLRMSK        (0XDFFFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_PDS_SEQ_DEP_EN            (0X20000000U)
#if defined(PVR_RESTRICTED)
/* USC_SEQ_DEP
 USC Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_SHIFT         (28U)
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_CLRMSK        (0XEFFFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_USC_SEQ_DEP_EN            (0X10000000U)
#if defined(PVR_RESTRICTED)
/* TARGET
 USC Target (0=All, 1=Any) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_SHIFT              (27U)
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_CLRMSK             (0XF7FFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_TARGET_EN                 (0X08000000U)
#if defined(PVR_RESTRICTED)
/* UNIFIED_SIZE
 Unified Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_UNIFIED_SIZE_SHIFT        (21U)
#define RGX_CR_CDM_CONTEXT_PDS1_UNIFIED_SIZE_CLRMSK       (0XF81FFFFFU)
#if defined(PVR_RESTRICTED)
/* COMMON_SHARED
 PDS Common Store Allocation is Shared Registers 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_SHIFT       (20U)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_CLRMSK      (0XFFEFFFFFU)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SHARED_EN          (0X00100000U)
#if defined(PVR_RESTRICTED)
/* COMMON_SIZE
 PDS Common Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SIZE_SHIFT         (11U)
#define RGX_CR_CDM_CONTEXT_PDS1_COMMON_SIZE_CLRMSK        (0XFFF007FFU)
#if defined(PVR_RESTRICTED)
/* TEMP_SIZE
 PDS Temp Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_TEMP_SIZE_SHIFT           (7U)
#define RGX_CR_CDM_CONTEXT_PDS1_TEMP_SIZE_CLRMSK          (0XFFFFF87FU)
#if defined(PVR_RESTRICTED)
/* DATA_SIZE
 PDS Data Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_DATA_SIZE_SHIFT           (1U)
#define RGX_CR_CDM_CONTEXT_PDS1_DATA_SIZE_CLRMSK          (0XFFFFFF81U)
#if defined(PVR_RESTRICTED)
/* FENCE
 Fence the Task in the PDS/USC - Set on Store, unset on Load
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_SHIFT               (0U)
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_CLRMSK              (0XFFFFFFFEU)
#define RGX_CR_CDM_CONTEXT_PDS1_FENCE_EN                  (0X00000001U)
#endif /* !defined(RGX_FEATURE_PDS_TEMPSIZE8) */


#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Code and Data Addresses for the Terminate Program. This program is sent to PDS on Context Store after the Context Store Program

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_TERMINATE_PDS
*/
#define RGX_CR_CDM_TERMINATE_PDS                          (0x04B8U)
#define RGX_CR_CDM_TERMINATE_PDS_MASKFULL                 (IMG_UINT64_C(0xFFFFFFF0FFFFFFF0))
#if defined(PVR_RESTRICTED)
/* DATA_ADDR
 PDS Data Address for Terminate Program, 128-bit aligned 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS_DATA_ADDR_SHIFT          (36U)
#define RGX_CR_CDM_TERMINATE_PDS_DATA_ADDR_CLRMSK         (IMG_UINT64_C(0X0000000FFFFFFFFF))
#define RGX_CR_CDM_TERMINATE_PDS_DATA_ADDR_ALIGNSHIFT     (4U)
#define RGX_CR_CDM_TERMINATE_PDS_DATA_ADDR_ALIGNSIZE      (16U)
#if defined(PVR_RESTRICTED)
/* CODE_ADDR
 PDS Code Address for Terminate Program, 128-bit aligned 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS_CODE_ADDR_SHIFT          (4U)
#define RGX_CR_CDM_TERMINATE_PDS_CODE_ADDR_CLRMSK         (IMG_UINT64_C(0XFFFFFFFF0000000F))
#define RGX_CR_CDM_TERMINATE_PDS_CODE_ADDR_ALIGNSHIFT     (4U)
#define RGX_CR_CDM_TERMINATE_PDS_CODE_ADDR_ALIGNSIZE      (16U)


#if defined(RGX_FEATURE_PDS_TEMPSIZE8)
#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Task Data necessary to produce the Context Store Terminate PDS Program Task from CDM to PDS

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_TERMINATE_PDS1
*/
#define RGX_CR_CDM_TERMINATE_PDS1                         (0x04C0U)
#define RGX_CR_CDM_TERMINATE_PDS1_MASKFULL                (IMG_UINT64_C(0x000000007FFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_SEQ_DEP
 PDS Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_SHIFT       (30U)
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_CLRMSK      (0XBFFFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_EN          (0X40000000U)
#if defined(PVR_RESTRICTED)
/* USC_SEQ_DEP
 USC Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_SHIFT       (29U)
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_CLRMSK      (0XDFFFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_EN          (0X20000000U)
#if defined(PVR_RESTRICTED)
/* TARGET
 USC Target (0=All, 1=Any) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_SHIFT            (28U)
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_CLRMSK           (0XEFFFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_EN               (0X10000000U)
#if defined(PVR_RESTRICTED)
/* UNIFIED_SIZE
 Unified Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_UNIFIED_SIZE_SHIFT      (22U)
#define RGX_CR_CDM_TERMINATE_PDS1_UNIFIED_SIZE_CLRMSK     (0XF03FFFFFU)
#if defined(PVR_RESTRICTED)
/* COMMON_SHARED
 PDS Common Store Allocation is Shared Registers 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_SHIFT     (21U)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_CLRMSK    (0XFFDFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_EN        (0X00200000U)
#if defined(PVR_RESTRICTED)
/* COMMON_SIZE
 PDS Common Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SIZE_SHIFT       (12U)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SIZE_CLRMSK      (0XFFE00FFFU)
#if defined(PVR_RESTRICTED)
/* TEMP_SIZE
 PDS Temp Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_TEMP_SIZE_SHIFT         (7U)
#define RGX_CR_CDM_TERMINATE_PDS1_TEMP_SIZE_CLRMSK        (0XFFFFF07FU)
#if defined(PVR_RESTRICTED)
/* DATA_SIZE
 PDS Data Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_DATA_SIZE_SHIFT         (1U)
#define RGX_CR_CDM_TERMINATE_PDS1_DATA_SIZE_CLRMSK        (0XFFFFFF81U)
#if defined(PVR_RESTRICTED)
/* FENCE
 Fence the Task in the PDS/USC - Set on Store Terminate
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_SHIFT             (0U)
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_CLRMSK            (0XFFFFFFFEU)
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_EN                (0X00000001U)
#endif /* RGX_FEATURE_PDS_TEMPSIZE8 */ 


#if !defined(RGX_FEATURE_PDS_TEMPSIZE8)
#if defined(PVR_RESTRICTED)
/*

        This register contains the PDS Task Data necessary to produce the Context Store Terminate PDS Program Task from CDM to PDS

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CDM_TERMINATE_PDS1
*/
#define RGX_CR_CDM_TERMINATE_PDS1                         (0x04C0U)
#define RGX_CR_CDM_TERMINATE_PDS1_MASKFULL                (IMG_UINT64_C(0x000000003FFFFFFF))
#if defined(PVR_RESTRICTED)
/* PDS_SEQ_DEP
 PDS Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_SHIFT       (29U)
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_CLRMSK      (0XDFFFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_PDS_SEQ_DEP_EN          (0X20000000U)
#if defined(PVR_RESTRICTED)
/* USC_SEQ_DEP
 USC Sequential Dependency 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_SHIFT       (28U)
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_CLRMSK      (0XEFFFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_USC_SEQ_DEP_EN          (0X10000000U)
#if defined(PVR_RESTRICTED)
/* TARGET
 USC Target (0=All, 1=Any) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_SHIFT            (27U)
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_CLRMSK           (0XF7FFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_TARGET_EN               (0X08000000U)
#if defined(PVR_RESTRICTED)
/* UNIFIED_SIZE
 Unified Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_UNIFIED_SIZE_SHIFT      (21U)
#define RGX_CR_CDM_TERMINATE_PDS1_UNIFIED_SIZE_CLRMSK     (0XF81FFFFFU)
#if defined(PVR_RESTRICTED)
/* COMMON_SHARED
 PDS Common Store Allocation is Shared Registers 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_SHIFT     (20U)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_CLRMSK    (0XFFEFFFFFU)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SHARED_EN        (0X00100000U)
#if defined(PVR_RESTRICTED)
/* COMMON_SIZE
 PDS Common Size 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SIZE_SHIFT       (11U)
#define RGX_CR_CDM_TERMINATE_PDS1_COMMON_SIZE_CLRMSK      (0XFFF007FFU)
#if defined(PVR_RESTRICTED)
/* TEMP_SIZE
 PDS Temp Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_TEMP_SIZE_SHIFT         (7U)
#define RGX_CR_CDM_TERMINATE_PDS1_TEMP_SIZE_CLRMSK        (0XFFFFF87FU)
#if defined(PVR_RESTRICTED)
/* DATA_SIZE
 PDS Data Size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_DATA_SIZE_SHIFT         (1U)
#define RGX_CR_CDM_TERMINATE_PDS1_DATA_SIZE_CLRMSK        (0XFFFFFF81U)
#if defined(PVR_RESTRICTED)
/* FENCE
 Fence the Task in the PDS/USC - Set on Store Terminate
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_SHIFT             (0U)
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_CLRMSK            (0XFFFFFFFEU)
#define RGX_CR_CDM_TERMINATE_PDS1_FENCE_EN                (0X00000001U)
#endif /* !defined(RGX_FEATURE_PDS_TEMPSIZE8) */


/*
    Register RGX_CR_META_SP_MSLVDATAX
*/
#define RGX_CR_META_SP_MSLVDATAX                          (0x0A00U)
#define RGX_CR_META_SP_MSLVDATAX_MASKFULL                 (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* MSLVDATAX
This register holds the last data value read or written by the slave port
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVDATAX_MSLVDATAX_SHIFT          (0U)
#define RGX_CR_META_SP_MSLVDATAX_MSLVDATAX_CLRMSK         (00000000U)


/*
    Register RGX_CR_META_SP_MSLVDATAT
*/
#define RGX_CR_META_SP_MSLVDATAT                          (0x0A08U)
#define RGX_CR_META_SP_MSLVDATAT_MASKFULL                 (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* MSLVDATAT
This register updates or returns the same value as MSLVDATAX. However each read/write transaction on this register also starts the corresponding transfer within the META Core
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVDATAT_MSLVDATAT_SHIFT          (0U)
#define RGX_CR_META_SP_MSLVDATAT_MSLVDATAT_CLRMSK         (00000000U)


/*
    Register RGX_CR_META_SP_MSLVCTRL0
*/
#define RGX_CR_META_SP_MSLVCTRL0                          (0x0A10U)
#define RGX_CR_META_SP_MSLVCTRL0_MASKFULL                 (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR
32-bit byte address specifying the address at which the next read or write access should be made within the META core memory map.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL0_ADDR_SHIFT               (2U)
#define RGX_CR_META_SP_MSLVCTRL0_ADDR_CLRMSK              (0X00000003U)
#if defined(PVR_RESTRICTED)
/* AUTOINCR
Selects auto-increment addressing mode when set to 1. The address specified in ADDR (bits 31-2) will be incremented after each transaction is transmitted by the slave port.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL0_AUTOINCR_SHIFT           (1U)
#define RGX_CR_META_SP_MSLVCTRL0_AUTOINCR_CLRMSK          (0XFFFFFFFDU)
#define RGX_CR_META_SP_MSLVCTRL0_AUTOINCR_EN              (0X00000002U)
#if defined(PVR_RESTRICTED)
/* RD
If written with the value 1 a read to the address specified (see below) will be issued and this bit will clear back to zero once the read transaction is transmitted by the slave port.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL0_RD_SHIFT                 (0U)
#define RGX_CR_META_SP_MSLVCTRL0_RD_CLRMSK                (0XFFFFFFFEU)
#define RGX_CR_META_SP_MSLVCTRL0_RD_EN                    (0X00000001U)


/*
    Register RGX_CR_META_SP_MSLVCTRL1
*/
#define RGX_CR_META_SP_MSLVCTRL1                          (0x0A18U)
#define RGX_CR_META_SP_MSLVCTRL1_MASKFULL                 (IMG_UINT64_C(0x00000000F7F4003F))
#if defined(PVR_RESTRICTED)
/* DEFERRTHREAD
Deferred bus error thread ID. (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_DEFERRTHREAD_SHIFT       (30U)
#define RGX_CR_META_SP_MSLVCTRL1_DEFERRTHREAD_CLRMSK      (0X3FFFFFFFU)
#if defined(PVR_RESTRICTED)
/* LOCK2_INTERLOCK
Slave interface LOCK2 interlock active (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_LOCK2_INTERLOCK_SHIFT    (29U)
#define RGX_CR_META_SP_MSLVCTRL1_LOCK2_INTERLOCK_CLRMSK   (0XDFFFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_LOCK2_INTERLOCK_EN       (0X20000000U)
#if defined(PVR_RESTRICTED)
/* ATOMIC_INTERLOCK
Atomic inter-lock active in MMU arbiter (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_ATOMIC_INTERLOCK_SHIFT   (28U)
#define RGX_CR_META_SP_MSLVCTRL1_ATOMIC_INTERLOCK_CLRMSK  (0XEFFFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_ATOMIC_INTERLOCK_EN      (0X10000000U)
#if defined(PVR_RESTRICTED)
/* GBLPORT_IDLE
Global internal register access port idle (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_GBLPORT_IDLE_SHIFT       (26U)
#define RGX_CR_META_SP_MSLVCTRL1_GBLPORT_IDLE_CLRMSK      (0XFBFFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_GBLPORT_IDLE_EN          (0X04000000U)
#if defined(PVR_RESTRICTED)
/* COREMEM_IDLE
Core memory update register idle (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_COREMEM_IDLE_SHIFT       (25U)
#define RGX_CR_META_SP_MSLVCTRL1_COREMEM_IDLE_CLRMSK      (0XFDFFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_COREMEM_IDLE_EN          (0X02000000U)
#if defined(PVR_RESTRICTED)
/* READY
Slave port ready to issue a further read or write request (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_READY_SHIFT              (24U)
#define RGX_CR_META_SP_MSLVCTRL1_READY_CLRMSK             (0XFEFFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_READY_EN                 (0X01000000U)
#if defined(PVR_RESTRICTED)
/* DEFERRID
Deferred bus error code (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_DEFERRID_SHIFT           (21U)
#define RGX_CR_META_SP_MSLVCTRL1_DEFERRID_CLRMSK          (0XFF1FFFFFU)
#if defined(PVR_RESTRICTED)
/* DEFERR
This bit is set to '1' when a slave access generated a deferred bus error. Writing '0' to this bit clears this flag. Once this flag is set to '1', further bus errors would be ignored until it is cleared.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_DEFERR_SHIFT             (20U)
#define RGX_CR_META_SP_MSLVCTRL1_DEFERR_CLRMSK            (0XFFEFFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_DEFERR_EN                (0X00100000U)
#if defined(PVR_RESTRICTED)
/* WR_ACTIVE
If set means that a write is still in progress within the META core, else zero if write(s) have completed (Read only)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_WR_ACTIVE_SHIFT          (18U)
#define RGX_CR_META_SP_MSLVCTRL1_WR_ACTIVE_CLRMSK         (0XFFFBFFFFU)
#define RGX_CR_META_SP_MSLVCTRL1_WR_ACTIVE_EN             (0X00040000U)
#if defined(PVR_RESTRICTED)
/* THREAD
Specifies the thread identifier to be issued on read or write transactions within the META core.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_THREAD_SHIFT             (4U)
#define RGX_CR_META_SP_MSLVCTRL1_THREAD_CLRMSK            (0XFFFFFFCFU)
#if defined(PVR_RESTRICTED)
/* TRANS_SIZE
Selects the transaction size (number of byte lanes) generated within the META core for writes or reads. The following sizes are currently supported, 0 - 32-bit, 1 - 16-bit, and 2 - 8-bit.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_TRANS_SIZE_SHIFT         (2U)
#define RGX_CR_META_SP_MSLVCTRL1_TRANS_SIZE_CLRMSK        (0XFFFFFFF3U)
#if defined(PVR_RESTRICTED)
/* BYTE_ROUND
Byte routing/shift to be applied to data transfers performed on the MSLVDATAX and MSLVDATAT registers. Data will be duplicated in either direction so that 8-bit or 16-bit read or write operations can be performed using the lower part of the slave interface data bus.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVCTRL1_BYTE_ROUND_SHIFT         (0U)
#define RGX_CR_META_SP_MSLVCTRL1_BYTE_ROUND_CLRMSK        (0XFFFFFFFCU)


/*
    Register RGX_CR_META_SP_MSLVHANDSHKE
*/
#define RGX_CR_META_SP_MSLVHANDSHKE                       (0x0A50U)
#define RGX_CR_META_SP_MSLVHANDSHKE_MASKFULL              (IMG_UINT64_C(0x000000000000000F))
#if defined(PVR_RESTRICTED)
/* INPUT
JTAG GPIO Input. Used for S/W handshake with the JTAG port.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVHANDSHKE_INPUT_SHIFT           (2U)
#define RGX_CR_META_SP_MSLVHANDSHKE_INPUT_CLRMSK          (0XFFFFFFF3U)
#if defined(PVR_RESTRICTED)
/* OUTPUT
JTAG GPIO Output. Used for S/W handshake with the JTAG port.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVHANDSHKE_OUTPUT_SHIFT          (0U)
#define RGX_CR_META_SP_MSLVHANDSHKE_OUTPUT_CLRMSK         (0XFFFFFFFCU)


/*
    Register RGX_CR_META_SP_MSLVT0KICK
*/
#define RGX_CR_META_SP_MSLVT0KICK                         (0x0A80U)
#define RGX_CR_META_SP_MSLVT0KICK_MASKFULL                (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT0KICK
Writing the unsigned integer value n to the bottom 16-bits of this register will cause n kicks to be accumulated by thread 0's 16-bit background kick accumulator. For read these bits are always read as '0' as this register is merely a conduit and has no associated store.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT0KICK_MSLVT0KICK_SHIFT        (0U)
#define RGX_CR_META_SP_MSLVT0KICK_MSLVT0KICK_CLRMSK       (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT0KICKI
*/
#define RGX_CR_META_SP_MSLVT0KICKI                        (0x0A88U)
#define RGX_CR_META_SP_MSLVT0KICKI_MASKFULL               (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT0KICKI
Writing the unsigned integer value n to the bottom 16-bits of this register will cause n kicks to be accumulated by thread 0's 16-bit interrupt kick accumulator. For read these bits are always read as '0' as this register is merely a conduit and has no associated store.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT0KICKI_MSLVT0KICKI_SHIFT      (0U)
#define RGX_CR_META_SP_MSLVT0KICKI_MSLVT0KICKI_CLRMSK     (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT1KICK
*/
#define RGX_CR_META_SP_MSLVT1KICK                         (0x0A90U)
#define RGX_CR_META_SP_MSLVT1KICK_MASKFULL                (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT1KICK
same behavior as MSLVT0KICK, but for thread1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT1KICK_MSLVT1KICK_SHIFT        (0U)
#define RGX_CR_META_SP_MSLVT1KICK_MSLVT1KICK_CLRMSK       (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT1KICKI
*/
#define RGX_CR_META_SP_MSLVT1KICKI                        (0x0A98U)
#define RGX_CR_META_SP_MSLVT1KICKI_MASKFULL               (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT1KICKI
same behavior as MSLVT0KICKI, but for thread1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT1KICKI_MSLVT1KICKI_SHIFT      (0U)
#define RGX_CR_META_SP_MSLVT1KICKI_MSLVT1KICKI_CLRMSK     (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT2KICK
*/
#define RGX_CR_META_SP_MSLVT2KICK                         (0x0AA0U)
#define RGX_CR_META_SP_MSLVT2KICK_MASKFULL                (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT2KICK
same behavior as MSLVT0KICK, but for thread2
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT2KICK_MSLVT2KICK_SHIFT        (0U)
#define RGX_CR_META_SP_MSLVT2KICK_MSLVT2KICK_CLRMSK       (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT2KICKI
*/
#define RGX_CR_META_SP_MSLVT2KICKI                        (0x0AA8U)
#define RGX_CR_META_SP_MSLVT2KICKI_MASKFULL               (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT2KICKI
same behavior as MSLVT0KICKI, but for thread2
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT2KICKI_MSLVT2KICKI_SHIFT      (0U)
#define RGX_CR_META_SP_MSLVT2KICKI_MSLVT2KICKI_CLRMSK     (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT3KICK
*/
#define RGX_CR_META_SP_MSLVT3KICK                         (0x0AB0U)
#define RGX_CR_META_SP_MSLVT3KICK_MASKFULL                (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT3KICK
same behavior as MSLVT0KICK, but for thread3
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT3KICK_MSLVT3KICK_SHIFT        (0U)
#define RGX_CR_META_SP_MSLVT3KICK_MSLVT3KICK_CLRMSK       (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVT3KICKI
*/
#define RGX_CR_META_SP_MSLVT3KICKI                        (0x0AB8U)
#define RGX_CR_META_SP_MSLVT3KICKI_MASKFULL               (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* MSLVT3KICKI
same behavior as MSLVT0KICKI, but for thread3
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVT3KICKI_MSLVT3KICKI_SHIFT      (0U)
#define RGX_CR_META_SP_MSLVT3KICKI_MSLVT3KICKI_CLRMSK     (0XFFFF0000U)


/*
    Register RGX_CR_META_SP_MSLVRST
*/
#define RGX_CR_META_SP_MSLVRST                            (0x0AC0U)
#define RGX_CR_META_SP_MSLVRST_MASKFULL                   (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* SOFTRESET
This write only bit may be used to soft reset the core.  If a value of '1' is written to bit 0 the core will be held in reset.  The register must subsequently be cleared again to take the core out of reset. To ensure correct operation the core must be held in reset for at least 16 core clock cycles.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVRST_SOFTRESET_SHIFT            (0U)
#define RGX_CR_META_SP_MSLVRST_SOFTRESET_CLRMSK           (0XFFFFFFFEU)
#define RGX_CR_META_SP_MSLVRST_SOFTRESET_EN               (0X00000001U)


/*
    Register RGX_CR_META_SP_MSLVIRQSTATUS
*/
#define RGX_CR_META_SP_MSLVIRQSTATUS                      (0x0AC8U)
#define RGX_CR_META_SP_MSLVIRQSTATUS_MASKFULL             (IMG_UINT64_C(0x000000000000000C))
#if defined(PVR_RESTRICTED)
/* TRIGVECT3
IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 3). This status bit can be written with '0' to clear the IRQ event
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT3_SHIFT      (3U)
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT3_CLRMSK     (0XFFFFFFF7U)
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT3_EN         (0X00000008U)
#if defined(PVR_RESTRICTED)
/* TRIGVECT2
IRQ event occurred due to vectoring to an event inside META core to the host (set trigger vector to 2). This status bit can be written with '0' to clear the IRQ event.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT2_SHIFT      (2U)
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT2_CLRMSK     (0XFFFFFFFBU)
#define RGX_CR_META_SP_MSLVIRQSTATUS_TRIGVECT2_EN         (0X00000004U)


/*
    Register RGX_CR_META_SP_MSLVIRQENABLE
*/
#define RGX_CR_META_SP_MSLVIRQENABLE                      (0x0AD0U)
#define RGX_CR_META_SP_MSLVIRQENABLE_MASKFULL             (IMG_UINT64_C(0x000000000000000C))
#if defined(PVR_RESTRICTED)
/* EVENT1
Enable Slave interrupt event 1 to raise an output interrupt.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT1_SHIFT         (3U)
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT1_CLRMSK        (0XFFFFFFF7U)
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT1_EN            (0X00000008U)
#if defined(PVR_RESTRICTED)
/* EVENT0
Enable Slave interrupt event 0 to raise an output interrupt.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT0_SHIFT         (2U)
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT0_CLRMSK        (0XFFFFFFFBU)
#define RGX_CR_META_SP_MSLVIRQENABLE_EVENT0_EN            (0X00000004U)


/*
    Register RGX_CR_META_SP_MSLVIRQLEVEL
*/
#define RGX_CR_META_SP_MSLVIRQLEVEL                       (0x0AD8U)
#define RGX_CR_META_SP_MSLVIRQLEVEL_MASKFULL              (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* MODE
Level or edge mode for the META core output triggers.
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_SP_MSLVIRQLEVEL_MODE_SHIFT            (0U)
#define RGX_CR_META_SP_MSLVIRQLEVEL_MODE_CLRMSK           (0XFFFFFFFEU)
#define RGX_CR_META_SP_MSLVIRQLEVEL_MODE_EN               (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE
*/
#define RGX_CR_MTS_SCHEDULE                               (0x0B00U)
#define RGX_CR_MTS_SCHEDULE_MASKFULL                      (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE_HOST_SHIFT                    (8U)
#define RGX_CR_MTS_SCHEDULE_HOST_CLRMSK                   (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE_HOST_BG_TIMER                 (00000000U)
#define RGX_CR_MTS_SCHEDULE_HOST_HOST                     (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE_PRIORITY_SHIFT                (6U)
#define RGX_CR_MTS_SCHEDULE_PRIORITY_CLRMSK               (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE_PRIORITY_PRT0                 (00000000U)
#define RGX_CR_MTS_SCHEDULE_PRIORITY_PRT1                 (0X00000040U)
#define RGX_CR_MTS_SCHEDULE_PRIORITY_PRT2                 (0X00000080U)
#define RGX_CR_MTS_SCHEDULE_PRIORITY_PRT3                 (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE_CONTEXT_SHIFT                 (5U)
#define RGX_CR_MTS_SCHEDULE_CONTEXT_CLRMSK                (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE_CONTEXT_BGCTX                 (00000000U)
#define RGX_CR_MTS_SCHEDULE_CONTEXT_INTCTX                (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE_TASK_SHIFT                    (4U)
#define RGX_CR_MTS_SCHEDULE_TASK_CLRMSK                   (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE_TASK_NON_COUNTED              (00000000U)
#define RGX_CR_MTS_SCHEDULE_TASK_COUNTED                  (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE_DM_SHIFT                      (0U)
#define RGX_CR_MTS_SCHEDULE_DM_CLRMSK                     (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE_DM_DM0                        (00000000U)
#define RGX_CR_MTS_SCHEDULE_DM_DM1                        (0X00000001U)
#define RGX_CR_MTS_SCHEDULE_DM_DM2                        (0X00000002U)
#define RGX_CR_MTS_SCHEDULE_DM_DM3                        (0X00000003U)
#define RGX_CR_MTS_SCHEDULE_DM_DM4                        (0X00000004U)
#define RGX_CR_MTS_SCHEDULE_DM_DM5                        (0X00000005U)
#define RGX_CR_MTS_SCHEDULE_DM_DM6                        (0X00000006U)
#define RGX_CR_MTS_SCHEDULE_DM_DM7                        (0X00000007U)
#define RGX_CR_MTS_SCHEDULE_DM_DM_ALL                     (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE1
*/
#define RGX_CR_MTS_SCHEDULE1                              (0x10B00U)
#define RGX_CR_MTS_SCHEDULE1_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE1_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE1_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE1_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE1_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE1_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE1_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE1_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE1_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE1_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE1_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE1_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE1_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE1_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE1_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE1_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE1_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE2
*/
#define RGX_CR_MTS_SCHEDULE2                              (0x20B00U)
#define RGX_CR_MTS_SCHEDULE2_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE2_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE2_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE2_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE2_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE2_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE2_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE2_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE2_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE2_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE2_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE2_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE2_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE2_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE2_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE2_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE2_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE3
*/
#define RGX_CR_MTS_SCHEDULE3                              (0x30B00U)
#define RGX_CR_MTS_SCHEDULE3_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE3_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE3_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE3_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE3_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE3_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE3_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE3_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE3_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE3_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE3_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE3_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE3_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE3_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE3_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE3_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE3_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE4
*/
#define RGX_CR_MTS_SCHEDULE4                              (0x40B00U)
#define RGX_CR_MTS_SCHEDULE4_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE4_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE4_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE4_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE4_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE4_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE4_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE4_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE4_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE4_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE4_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE4_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE4_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE4_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE4_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE4_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE4_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE5
*/
#define RGX_CR_MTS_SCHEDULE5                              (0x50B00U)
#define RGX_CR_MTS_SCHEDULE5_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE5_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE5_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE5_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE5_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE5_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE5_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE5_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE5_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE5_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE5_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE5_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE5_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE5_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE5_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE5_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE5_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE6
*/
#define RGX_CR_MTS_SCHEDULE6                              (0x60B00U)
#define RGX_CR_MTS_SCHEDULE6_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE6_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE6_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE6_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE6_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE6_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE6_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE6_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE6_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE6_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE6_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE6_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE6_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE6_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE6_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE6_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE6_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register allows firmware tasks to be scheduled on the META (Garten) core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_SCHEDULE7
*/
#define RGX_CR_MTS_SCHEDULE7                              (0x70B00U)
#define RGX_CR_MTS_SCHEDULE7_MASKFULL                     (IMG_UINT64_C(0x00000000000001FF))
#if defined(PVR_RESTRICTED)
/* HOST
Host Interrupte kick
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE7_HOST_SHIFT                   (8U)
#define RGX_CR_MTS_SCHEDULE7_HOST_CLRMSK                  (0XFFFFFEFFU)
#define RGX_CR_MTS_SCHEDULE7_HOST_BG_TIMER                (00000000U)
#define RGX_CR_MTS_SCHEDULE7_HOST_HOST                    (0X00000100U)
#if defined(PVR_RESTRICTED)
/* PRIORITY
DataMaster Priority
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_SHIFT               (6U)
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_CLRMSK              (0XFFFFFF3FU)
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_PRT0                (00000000U)
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_PRT1                (0X00000040U)
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_PRT2                (0X00000080U)
#define RGX_CR_MTS_SCHEDULE7_PRIORITY_PRT3                (0X000000C0U)
#if defined(PVR_RESTRICTED)
/* CONTEXT default: BGCTX (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE7_CONTEXT_SHIFT                (5U)
#define RGX_CR_MTS_SCHEDULE7_CONTEXT_CLRMSK               (0XFFFFFFDFU)
#define RGX_CR_MTS_SCHEDULE7_CONTEXT_BGCTX                (00000000U)
#define RGX_CR_MTS_SCHEDULE7_CONTEXT_INTCTX               (0X00000020U)
#if defined(PVR_RESTRICTED)
/* TASK default: NON_COUNTED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE7_TASK_SHIFT                   (4U)
#define RGX_CR_MTS_SCHEDULE7_TASK_CLRMSK                  (0XFFFFFFEFU)
#define RGX_CR_MTS_SCHEDULE7_TASK_NON_COUNTED             (00000000U)
#define RGX_CR_MTS_SCHEDULE7_TASK_COUNTED                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM
DataMaster Type
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_SCHEDULE7_DM_SHIFT                     (0U)
#define RGX_CR_MTS_SCHEDULE7_DM_CLRMSK                    (0XFFFFFFF0U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM0                       (00000000U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM1                       (0X00000001U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM2                       (0X00000002U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM3                       (0X00000003U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM4                       (0X00000004U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM5                       (0X00000005U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM6                       (0X00000006U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM7                       (0X00000007U)
#define RGX_CR_MTS_SCHEDULE7_DM_DM_ALL                    (0X0000000FU)


#if defined(PVR_RESTRICTED)
/*

   This register is the DataMaster assocation for the background context of thread 0. Bit  high represents DataMaster  being permitted to run on the background context of thread 0.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC
*/
#define RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC                 (0x0B30U)
#define RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC_MASKFULL        (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* DM_ASSOC
DataMaster Association (Active High)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC_DM_ASSOC_SHIFT  (0U)
#define RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC_DM_ASSOC_CLRMSK (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

   This register is the DataMaster assocation for the background context of thread 1. Bit  high represents DataMaster  being permitted to run on the background context of thread 1.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_BGCTX_THREAD1_DM_ASSOC
*/
#define RGX_CR_MTS_BGCTX_THREAD1_DM_ASSOC                 (0x0B38U)
#define RGX_CR_MTS_BGCTX_THREAD1_DM_ASSOC_MASKFULL        (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* DM_ASSOC
DataMaster Association (Active High)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_THREAD1_DM_ASSOC_DM_ASSOC_SHIFT  (0U)
#define RGX_CR_MTS_BGCTX_THREAD1_DM_ASSOC_DM_ASSOC_CLRMSK (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

   This register is the DataMaster assocation for the interrupt context of thread 0. Bit  high represents DataMaster  being permitted to run on the interrupt context of thread 0.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC
*/
#define RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC                (0x0B40U)
#define RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC_MASKFULL       (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* DM_ASSOC
DataMaster Association (Active High)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC_DM_ASSOC_SHIFT (0U)
#define RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC_DM_ASSOC_CLRMSK (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

   This register is the DataMaster assocation for the interrupt context of thread 1. Bit  high represents DataMaster  being permitted to run on the interrupt context of thread 1.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_INTCTX_THREAD1_DM_ASSOC
*/
#define RGX_CR_MTS_INTCTX_THREAD1_DM_ASSOC                (0x0B48U)
#define RGX_CR_MTS_INTCTX_THREAD1_DM_ASSOC_MASKFULL       (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* DM_ASSOC
DataMaster Association (Active High)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_THREAD1_DM_ASSOC_DM_ASSOC_SHIFT (0U)
#define RGX_CR_MTS_INTCTX_THREAD1_DM_ASSOC_DM_ASSOC_CLRMSK (0XFFFF0000U)


#if defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

   This register contains the configuration options for the Garten wrapper.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_GARTEN_WRAPPER_CONFIG
*/
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG                  (0x0B50U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_MASKFULL         (IMG_UINT64_C(0x000FF0FFFFFFF701))
#if defined(PVR_RESTRICTED)
/* FENCE_PC_BASE
Page Catalogue base address number to be used for fence requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PC_BASE_SHIFT (44U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PC_BASE_CLRMSK (IMG_UINT64_C(0XFFF00FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* FENCE_ADDR
4k page address to be used for fence requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_ADDR_SHIFT (12U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_ADDR_CLRMSK (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* FENCE_PERSISTENCE
The persistence of the fence in the SLC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PERSISTENCE_SHIFT (9U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PERSISTENCE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFF9FF))
#if defined(PVR_RESTRICTED)
/* FENCE_SLC_COHERENT default: 0x00000001
Set the fence to be coherent with external memory
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_SLC_COHERENT_SHIFT (8U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_SLC_COHERENT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFEFF))
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_SLC_COHERENT_EN (IMG_UINT64_C(0X0000000000000100))
#if defined(PVR_RESTRICTED)
/* IDLE_CTRL default: MTS (0x00000001) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_SHIFT  (0U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_META   (IMG_UINT64_C(0000000000000000))
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_MTS    (IMG_UINT64_C(0x0000000000000001))
#endif /* RGX_FEATURE_S7_TOP_INFRASTRUCTURE */ 


#if !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE)
#if defined(PVR_RESTRICTED)
/*

   This register contains the configuration options for the Garten wrapper.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_GARTEN_WRAPPER_CONFIG
*/
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG                  (0x0B50U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_MASKFULL         (IMG_UINT64_C(0x0000FFFFFFFFF001))
#if defined(PVR_RESTRICTED)
/* FENCE_PC_BASE
Page Catalogue base address number to be used for fence requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PC_BASE_SHIFT (44U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_PC_BASE_CLRMSK (IMG_UINT64_C(0XFFFF0FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* FENCE_DM
Data master value to be used for fence requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_DM_SHIFT   (40U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_DM_CLRMSK  (IMG_UINT64_C(0XFFFFF0FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* FENCE_ADDR
4k page address to be used for fence requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_ADDR_SHIFT (12U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_FENCE_ADDR_CLRMSK (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* IDLE_CTRL default: MTS (0x00000001) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_SHIFT  (0U)
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_META   (IMG_UINT64_C(0000000000000000))
#define RGX_CR_MTS_GARTEN_WRAPPER_CONFIG_IDLE_CTRL_MTS    (IMG_UINT64_C(0x0000000000000001))
#endif /* !defined(RGX_FEATURE_S7_TOP_INFRASTRUCTURE) */


#if defined(PVR_RESTRICTED)
/*

   This register contains the sideband data for the MTS internal interrupt context registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_INTCTX
*/
#define RGX_CR_MTS_INTCTX                                 (0x0B98U)
#define RGX_CR_MTS_INTCTX_MASKFULL                        (IMG_UINT64_C(0x000000003FFFFFFF))
#if defined(PVR_RESTRICTED)
/* DM_HOST_SCHEDULE
A 1 bit counter per DM for host requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_DM_HOST_SCHEDULE_SHIFT          (22U)
#define RGX_CR_MTS_INTCTX_DM_HOST_SCHEDULE_CLRMSK         (0XC03FFFFFU)
#if defined(PVR_RESTRICTED)
/* DM_PTR
A 4 bit pointer per interrupt context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_DM_PTR_SHIFT                    (18U)
#define RGX_CR_MTS_INTCTX_DM_PTR_CLRMSK                   (0XFFC3FFFFU)
#if defined(PVR_RESTRICTED)
/* THREAD_ACTIVE
A busy flag per thread, per interrupt context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_THREAD_ACTIVE_SHIFT             (16U)
#define RGX_CR_MTS_INTCTX_THREAD_ACTIVE_CLRMSK            (0XFFFCFFFFU)
#if defined(PVR_RESTRICTED)
/* DM_TIMER_SCHEDULE
A 1 bit counter per DM for timer requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_DM_TIMER_SCHEDULE_SHIFT         (8U)
#define RGX_CR_MTS_INTCTX_DM_TIMER_SCHEDULE_CLRMSK        (0XFFFF00FFU)
#if defined(PVR_RESTRICTED)
/* DM_INTERRUPT_SCHEDULE
A 1 bit counter per DM for interrupt requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_INTCTX_DM_INTERRUPT_SCHEDULE_SHIFT     (0U)
#define RGX_CR_MTS_INTCTX_DM_INTERRUPT_SCHEDULE_CLRMSK    (0XFFFFFF00U)


#if defined(PVR_RESTRICTED)
/*

   This register contains the sideband data for the MTS internal background context registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_BGCTX
*/
#define RGX_CR_MTS_BGCTX                                  (0x0BA0U)
#define RGX_CR_MTS_BGCTX_MASKFULL                         (IMG_UINT64_C(0x0000000000003FFF))
#if defined(PVR_RESTRICTED)
/* DM_PTR
A 4 bit pointer per background context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_DM_PTR_SHIFT                     (10U)
#define RGX_CR_MTS_BGCTX_DM_PTR_CLRMSK                    (0XFFFFC3FFU)
#if defined(PVR_RESTRICTED)
/* THREAD_ACTIVE
A busy flag per thread, per background context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_THREAD_ACTIVE_SHIFT              (8U)
#define RGX_CR_MTS_BGCTX_THREAD_ACTIVE_CLRMSK             (0XFFFFFCFFU)
#if defined(PVR_RESTRICTED)
/* DM_NONCOUNTED_SCHEDULE
A 1 bit counter per DM for non-counted background request
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_DM_NONCOUNTED_SCHEDULE_SHIFT     (0U)
#define RGX_CR_MTS_BGCTX_DM_NONCOUNTED_SCHEDULE_CLRMSK    (0XFFFFFF00U)


#if defined(PVR_RESTRICTED)
/*

   This register contains the sideband data for the MTS internal counted background context counters

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE
*/
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE                 (0x0BA8U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_MASKFULL        (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* DM7
A 8 bit counter for DM5
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM7_SHIFT       (56U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM7_CLRMSK      (IMG_UINT64_C(0X00FFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DM6
A 8 bit counter for DM4
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM6_SHIFT       (48U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM6_CLRMSK      (IMG_UINT64_C(0XFF00FFFFFFFFFFFF))
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* DM5
A 8 bit counter for DM5
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM5_SHIFT       (40U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM5_CLRMSK      (IMG_UINT64_C(0XFFFF00FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DM4
A 8 bit counter for DM4
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM4_SHIFT       (32U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM4_CLRMSK      (IMG_UINT64_C(0XFFFFFF00FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DM3
A 8 bit counter for DM3
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM3_SHIFT       (24U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM3_CLRMSK      (IMG_UINT64_C(0XFFFFFFFF00FFFFFF))
#if defined(PVR_RESTRICTED)
/* DM2
A 8 bit counter for DM2
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM2_SHIFT       (16U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM2_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFF00FFFF))
#if defined(PVR_RESTRICTED)
/* DM1
A 8 bit counter for DM1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM1_SHIFT       (8U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM1_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFFFF00FF))
#if defined(PVR_RESTRICTED)
/* DM0
A 8 bit counter for DM0
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM0_SHIFT       (0U)
#define RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE_DM0_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFFFFFF00))


#if defined(PVR_RESTRICTED)
/*

   This register contains the sideband data for the MTS internal GPU interrupt status

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MTS_GPU_INT_STATUS
*/
#define RGX_CR_MTS_GPU_INT_STATUS                         (0x0BB0U)
#define RGX_CR_MTS_GPU_INT_STATUS_MASKFULL                (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* STATUS
A 32 bit register for recored GPU events
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MTS_GPU_INT_STATUS_STATUS_SHIFT            (0U)
#define RGX_CR_MTS_GPU_INT_STATUS_STATUS_CLRMSK           (00000000U)


/*
    Register RGX_CR_META_BOOT
*/
#define RGX_CR_META_BOOT                                  (0x0BF8U)
#define RGX_CR_META_BOOT_MASKFULL                         (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* MODE
 0 = Don't boot, 1 = Boot
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_META_BOOT_MODE_SHIFT                       (0U)
#define RGX_CR_META_BOOT_MODE_CLRMSK                      (0XFFFFFFFEU)
#define RGX_CR_META_BOOT_MODE_EN                          (0X00000001U)


/*
    Register RGX_CR_GARTEN_SLC
*/
#define RGX_CR_GARTEN_SLC                                 (0x0BB8U)
#define RGX_CR_GARTEN_SLC_MASKFULL                        (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* FORCE_COHERENCY default: 0x00000001
 0 = SLC control, 1 = SLC Coherency Forced
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_GARTEN_SLC_FORCE_COHERENCY_SHIFT           (0U)
#define RGX_CR_GARTEN_SLC_FORCE_COHERENCY_CLRMSK          (0XFFFFFFFEU)
#define RGX_CR_GARTEN_SLC_FORCE_COHERENCY_EN              (0X00000001U)


#define RGX_CR_ISP_RENDER_DIR_TYPE_MASK                   (0x00000003U)
/*
 Top-left to bottom-right */
#define RGX_CR_ISP_RENDER_DIR_TYPE_TL2BR                  (0x00000000U)
/*
 Top-right to bottom-left */
#define RGX_CR_ISP_RENDER_DIR_TYPE_TR2BL                  (0x00000001U)
/*
 Bottom-left to top-right */
#define RGX_CR_ISP_RENDER_DIR_TYPE_BL2TR                  (0x00000002U)
/*
 Bottom-right to top-left */
#define RGX_CR_ISP_RENDER_DIR_TYPE_BR2TL                  (0x00000003U)


#define RGX_CR_ISP_RENDER_MODE_TYPE_MASK                  (0x00000003U)
/*
 Normal render     */
#define RGX_CR_ISP_RENDER_MODE_TYPE_NORM                  (0x00000000U)
/*
 Fast 2D render    */
#define RGX_CR_ISP_RENDER_MODE_TYPE_FAST_2D               (0x00000002U)
/*
 Fast scale render */
#define RGX_CR_ISP_RENDER_MODE_TYPE_FAST_SCALE            (0x00000003U)


#if defined(PVR_RESTRICTED)
/*

	Controls the render

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_RENDER
*/
#define RGX_CR_ISP_RENDER                                 (0x0F08U)
#define RGX_CR_ISP_RENDER_MASKFULL                        (IMG_UINT64_C(0x000000000000001F))
#if defined(PVR_RESTRICTED)
/* RESUME
 Render resume    
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RENDER_RESUME_SHIFT                    (4U)
#define RGX_CR_ISP_RENDER_RESUME_CLRMSK                   (0XFFFFFFEFU)
#define RGX_CR_ISP_RENDER_RESUME_EN                       (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DIR default: TL2BR (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RENDER_DIR_SHIFT                       (2U)
#define RGX_CR_ISP_RENDER_DIR_CLRMSK                      (0XFFFFFFF3U)
#define RGX_CR_ISP_RENDER_DIR_TL2BR                       (00000000U)
#define RGX_CR_ISP_RENDER_DIR_TR2BL                       (0X00000004U)
#define RGX_CR_ISP_RENDER_DIR_BL2TR                       (0X00000008U)
#define RGX_CR_ISP_RENDER_DIR_BR2TL                       (0X0000000CU)
#if defined(PVR_RESTRICTED)
/* MODE default: NORM (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RENDER_MODE_SHIFT                      (0U)
#define RGX_CR_ISP_RENDER_MODE_CLRMSK                     (0XFFFFFFFCU)
#define RGX_CR_ISP_RENDER_MODE_NORM                       (00000000U)
#define RGX_CR_ISP_RENDER_MODE_FAST_2D                    (0X00000002U)
#define RGX_CR_ISP_RENDER_MODE_FAST_SCALE                 (0X00000003U)


#if defined(PVR_RESTRICTED)
/*

   ISP control register.

        This register contains the PIPE_NUM field which controls the number of tiles in flight within the IPP and IPF. The values to which this register should be set
        are dependent on not only the number of tiles in flight that are desired, but also the version of the architecture in use.

        For REL 1,2 Cores, this register can be programmed to values of 0x0-0x2 inclusive enabling 1,2 and 3 tiles in flight for the single ISP in the system. In this system the IPP and IPF are both present in the same layout block.

        For REL 3,7 Cores, the IPP module is remote from the ISP module as the ISP belongs to the scalable elements in the design.
        A Cluster Group refers to the 4 USCs in a Phantom Block, which also contains an ISP. 1 Cluster Group = 1 IPP, and 1 ISP, 2 Cluster Groups = 1 IPP and 2 ISPs.
        The IPP module is configured using the register, and the tiles are split between them via the LSB of the Pipe Identifier.

        When 2 Cluster Groups (6 or 8 USC clusters) are present, as the value of PIPE_NUM is increased, the tile in flight are spread equally between ISP0 and ISP1, as below
        0x0: - ISP0 (1 tile in flight)  - ISP1 (Not Used - IDLE Pipe)
        0x1: - ISP0 (1 tile in flight)  - ISP1 (1 tile in flight)
        0x2: - ISP0 (2 tiles in flight) - ISP1 (1 tile in flight)
        0x3: - ISP0 (2 tiles in flight) - ISP1 (2 tiles in flight)
        0x4: - ISP0 (3 tiles in flight) - ISP1 (2 tiles in flight)
        0x5: - ISP0 (3 tiles in flight) - ISP1 (3 tiles in flight)
        0x6: - ISP0 (4 tiles in flight) - ISP1 (3 tiles in flight)
        0x7: - ISP0 (4 tiles in flight) - ISP1 (4 tiles in flight)

        Value of 0,2,4,6 should never be use on a 8 USC system, as they result in internal GPU imbalance.

        When 1 Cluster Group is present (1,2,4 USC clusters) , as the value of PIPE_NUM is increased, the tiles in flight will increase every power of 2, since ISP1 is not present.
        0x0: - ISP0 (1 tile in flight)
        0x2: - ISP0 (2 tiles in flight)
        0x4: - ISP0 (3 tiles in flight)
        0x6: - ISP0 (4 tiles in flight)

        A value which is higher than the number of IPF pipelines will result in the maximum number of pipelines being used. However, the number of pipelines being used should always be less
        than or equal to the number of tiles which the USC is able to concurrently process (i.e. the number of partitions). In a 4 or 8 cluster system there is 1 partition per tile. In
        a 2 cluster system there are 2 partitions per tile and in a 1 cluster system there are 4 partitions per tile. Effectively this means this register should be programmed according to
        the number of partitions available in the USC.

	NUM_TILES_PER_USC:
	00 : 1 tile
	01 : 2 tiles in the flight per usc cluster enabled
	11 : 2 tiles in the flight per usc cluster enabled


*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_CTL
*/
#define RGX_CR_ISP_CTL                                    (0x0F38U)
#define RGX_CR_ISP_CTL_MASKFULL                           (IMG_UINT64_C(0x0000000001FFF3FF))
#if defined(PVR_RESTRICTED)
/* ISP_SAMPLE_POS_MODE
"00" : DX9 sample position is used,
                                                                             "01" : DX10 sample position is used,
                                                                             "10" : OGL sample position is used,
                                                                             "11" : invalid value
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_ISP_SAMPLE_POS_MODE_SHIFT          (23U)
#define RGX_CR_ISP_CTL_ISP_SAMPLE_POS_MODE_CLRMSK         (0XFE7FFFFFU)
#define RGX_CR_ISP_CTL_ISP_SAMPLE_POS_MODE_DX9            (00000000U)
#define RGX_CR_ISP_CTL_ISP_SAMPLE_POS_MODE_DX10           (0X00800000U)
#define RGX_CR_ISP_CTL_ISP_SAMPLE_POS_MODE_OGL            (0X01000000U)
#if defined(PVR_RESTRICTED)
/* NUM_TILES_PER_USC default: 0x00000011
 Tiles-in-flight per usc cluster                                                                
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_NUM_TILES_PER_USC_SHIFT            (21U)
#define RGX_CR_ISP_CTL_NUM_TILES_PER_USC_CLRMSK           (0XFF9FFFFFU)
#if defined(PVR_RESTRICTED)
/* DBIAS_IS_INT
 When set, depth bias value is a signed integer                                                 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_DBIAS_IS_INT_SHIFT                 (20U)
#define RGX_CR_ISP_CTL_DBIAS_IS_INT_CLRMSK                (0XFFEFFFFFU)
#define RGX_CR_ISP_CTL_DBIAS_IS_INT_EN                    (0X00100000U)
#if defined(PVR_RESTRICTED)
/* OVERLAP_CHECK_MODE
 0 - different samples for the same pixel will be sent to different pass groups for translucent objects (pixel to pixel overlap test)
                                                                                    1 - different samples for the same pixel will be sent as the same pass group (sample to sample overlap test) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_OVERLAP_CHECK_MODE_SHIFT           (19U)
#define RGX_CR_ISP_CTL_OVERLAP_CHECK_MODE_CLRMSK          (0XFFF7FFFFU)
#define RGX_CR_ISP_CTL_OVERLAP_CHECK_MODE_EN              (0X00080000U)
#if defined(PVR_RESTRICTED)
/* PT_UPFRONT_DEPTH_DISABLE
 When set, disable UPFRONT depth test in the Depthsorter                                        
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_PT_UPFRONT_DEPTH_DISABLE_SHIFT     (18U)
#define RGX_CR_ISP_CTL_PT_UPFRONT_DEPTH_DISABLE_CLRMSK    (0XFFFBFFFFU)
#define RGX_CR_ISP_CTL_PT_UPFRONT_DEPTH_DISABLE_EN        (0X00040000U)
#if defined(PVR_RESTRICTED)
/* PROCESS_EMPTY_TILES
 When set empty tiles are always processed rather than being suppressed                         
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_PROCESS_EMPTY_TILES_SHIFT          (17U)
#define RGX_CR_ISP_CTL_PROCESS_EMPTY_TILES_CLRMSK         (0XFFFDFFFFU)
#define RGX_CR_ISP_CTL_PROCESS_EMPTY_TILES_EN             (0X00020000U)
#if defined(PVR_RESTRICTED)
/* SAMPLE_POS
 Specifies the sampling rule to be used when calculating the endpoint adjustment for thin lines 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_SAMPLE_POS_SHIFT                   (16U)
#define RGX_CR_ISP_CTL_SAMPLE_POS_CLRMSK                  (0XFFFEFFFFU)
#define RGX_CR_ISP_CTL_SAMPLE_POS_EN                      (0X00010000U)
#if defined(PVR_RESTRICTED)
/* PIPE_ENABLE default: PIPE_ONE (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_PIPE_ENABLE_SHIFT                  (12U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_CLRMSK                 (0XFFFF0FFFU)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_ONE               (00000000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_TWO               (0X00001000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_THREE             (0X00002000U)
#if defined(RGX_FEATURE_CLUSTER_GROUPING)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_FOUR              (0X00003000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_FIVE              (0X00004000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_SIX               (0X00005000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_SEVEN             (0X00006000U)
#define RGX_CR_ISP_CTL_PIPE_ENABLE_PIPE_EIGHT             (0X00007000U)
#endif /* RGX_FEATURE_CLUSTER_GROUPING */

#if defined(PVR_RESTRICTED)
/* VALID_ID
 Triangle validation value                                                                      
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_VALID_ID_SHIFT                     (4U)
#define RGX_CR_ISP_CTL_VALID_ID_CLRMSK                    (0XFFFFFC0FU)
#if defined(PVR_RESTRICTED)
/* UPASS_START
 User pass start value                                                                          
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_CTL_UPASS_START_SHIFT                  (0U)
#define RGX_CR_ISP_CTL_UPASS_START_CLRMSK                 (0XFFFFFFF0U)


#if defined(PVR_RESTRICTED)
/*

	ISP context store register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_STORE0
*/
#define RGX_CR_ISP_STORE0                                 (0x1008U)
#define RGX_CR_ISP_STORE0_MASKFULL                        (IMG_UINT64_C(0x000000007F3FF3FF))
#if defined(PVR_RESTRICTED)
/* ACTIVE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_ACTIVE_SHIFT                    (30U)
#define RGX_CR_ISP_STORE0_ACTIVE_CLRMSK                   (0XBFFFFFFFU)
#define RGX_CR_ISP_STORE0_ACTIVE_EN                       (0X40000000U)
#if defined(PVR_RESTRICTED)
/* EOR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_EOR_SHIFT                       (29U)
#define RGX_CR_ISP_STORE0_EOR_CLRMSK                      (0XDFFFFFFFU)
#define RGX_CR_ISP_STORE0_EOR_EN                          (0X20000000U)
#if defined(PVR_RESTRICTED)
/* TILE_LAST*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_TILE_LAST_SHIFT                 (28U)
#define RGX_CR_ISP_STORE0_TILE_LAST_CLRMSK                (0XEFFFFFFFU)
#define RGX_CR_ISP_STORE0_TILE_LAST_EN                    (0X10000000U)
#if defined(PVR_RESTRICTED)
/* MT*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_MT_SHIFT                        (24U)
#define RGX_CR_ISP_STORE0_MT_CLRMSK                       (0XF0FFFFFFU)
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_TILE_X_SHIFT                    (12U)
#define RGX_CR_ISP_STORE0_TILE_X_CLRMSK                   (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE0_TILE_Y_SHIFT                    (0U)
#define RGX_CR_ISP_STORE0_TILE_Y_CLRMSK                   (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP context store register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_STORE1
*/
#define RGX_CR_ISP_STORE1                                 (0x1010U)
#define RGX_CR_ISP_STORE1_MASKFULL                        (IMG_UINT64_C(0x000000007F3FF3FF))
#if defined(PVR_RESTRICTED)
/* ACTIVE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_ACTIVE_SHIFT                    (30U)
#define RGX_CR_ISP_STORE1_ACTIVE_CLRMSK                   (0XBFFFFFFFU)
#define RGX_CR_ISP_STORE1_ACTIVE_EN                       (0X40000000U)
#if defined(PVR_RESTRICTED)
/* EOR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_EOR_SHIFT                       (29U)
#define RGX_CR_ISP_STORE1_EOR_CLRMSK                      (0XDFFFFFFFU)
#define RGX_CR_ISP_STORE1_EOR_EN                          (0X20000000U)
#if defined(PVR_RESTRICTED)
/* TILE_LAST*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_TILE_LAST_SHIFT                 (28U)
#define RGX_CR_ISP_STORE1_TILE_LAST_CLRMSK                (0XEFFFFFFFU)
#define RGX_CR_ISP_STORE1_TILE_LAST_EN                    (0X10000000U)
#if defined(PVR_RESTRICTED)
/* MT*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_MT_SHIFT                        (24U)
#define RGX_CR_ISP_STORE1_MT_CLRMSK                       (0XF0FFFFFFU)
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_TILE_X_SHIFT                    (12U)
#define RGX_CR_ISP_STORE1_TILE_X_CLRMSK                   (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE1_TILE_Y_SHIFT                    (0U)
#define RGX_CR_ISP_STORE1_TILE_Y_CLRMSK                   (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP context store register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_STORE2
*/
#define RGX_CR_ISP_STORE2                                 (0x1018U)
#define RGX_CR_ISP_STORE2_MASKFULL                        (IMG_UINT64_C(0x000000007F3FF3FF))
#if defined(PVR_RESTRICTED)
/* ACTIVE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_ACTIVE_SHIFT                    (30U)
#define RGX_CR_ISP_STORE2_ACTIVE_CLRMSK                   (0XBFFFFFFFU)
#define RGX_CR_ISP_STORE2_ACTIVE_EN                       (0X40000000U)
#if defined(PVR_RESTRICTED)
/* EOR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_EOR_SHIFT                       (29U)
#define RGX_CR_ISP_STORE2_EOR_CLRMSK                      (0XDFFFFFFFU)
#define RGX_CR_ISP_STORE2_EOR_EN                          (0X20000000U)
#if defined(PVR_RESTRICTED)
/* TILE_LAST*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_TILE_LAST_SHIFT                 (28U)
#define RGX_CR_ISP_STORE2_TILE_LAST_CLRMSK                (0XEFFFFFFFU)
#define RGX_CR_ISP_STORE2_TILE_LAST_EN                    (0X10000000U)
#if defined(PVR_RESTRICTED)
/* MT*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_MT_SHIFT                        (24U)
#define RGX_CR_ISP_STORE2_MT_CLRMSK                       (0XF0FFFFFFU)
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_TILE_X_SHIFT                    (12U)
#define RGX_CR_ISP_STORE2_TILE_X_CLRMSK                   (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STORE2_TILE_Y_SHIFT                    (0U)
#define RGX_CR_ISP_STORE2_TILE_Y_CLRMSK                   (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP context resume register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_RESUME0
*/
#define RGX_CR_ISP_RESUME0                                (0x1020U)
#define RGX_CR_ISP_RESUME0_MASKFULL                       (IMG_UINT64_C(0x00000000003FF3FF))
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME0_TILE_X_SHIFT                   (12U)
#define RGX_CR_ISP_RESUME0_TILE_X_CLRMSK                  (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME0_TILE_Y_SHIFT                   (0U)
#define RGX_CR_ISP_RESUME0_TILE_Y_CLRMSK                  (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP context resume register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_RESUME1
*/
#define RGX_CR_ISP_RESUME1                                (0x1028U)
#define RGX_CR_ISP_RESUME1_MASKFULL                       (IMG_UINT64_C(0x00000000003FF3FF))
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME1_TILE_X_SHIFT                   (12U)
#define RGX_CR_ISP_RESUME1_TILE_X_CLRMSK                  (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME1_TILE_Y_SHIFT                   (0U)
#define RGX_CR_ISP_RESUME1_TILE_Y_CLRMSK                  (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP context resume register

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_RESUME2
*/
#define RGX_CR_ISP_RESUME2                                (0x1030U)
#define RGX_CR_ISP_RESUME2_MASKFULL                       (IMG_UINT64_C(0x00000000003FF3FF))
#if defined(PVR_RESTRICTED)
/* TILE_X*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME2_TILE_X_SHIFT                   (12U)
#define RGX_CR_ISP_RESUME2_TILE_X_CLRMSK                  (0XFFC00FFFU)
#if defined(PVR_RESTRICTED)
/* TILE_Y*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_RESUME2_TILE_Y_SHIFT                   (0U)
#define RGX_CR_ISP_RESUME2_TILE_Y_CLRMSK                  (0XFFFFFC00U)


#if defined(PVR_RESTRICTED)
/*

	ISP status registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_ISP_STATUS
*/
#define RGX_CR_ISP_STATUS                                 (0x1038U)
#define RGX_CR_ISP_STATUS_MASKFULL                        (IMG_UINT64_C(0x0000000000000007))
#if defined(PVR_RESTRICTED)
/* SPLIT_MAX
 Split Render Maximum Threshold has been Exceeded 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STATUS_SPLIT_MAX_SHIFT                 (2U)
#define RGX_CR_ISP_STATUS_SPLIT_MAX_CLRMSK                (0XFFFFFFFBU)
#define RGX_CR_ISP_STATUS_SPLIT_MAX_EN                    (0X00000004U)
#if defined(PVR_RESTRICTED)
/* ACTIVE
 ISP is Active, first tile in the render has been assigned
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STATUS_ACTIVE_SHIFT                    (1U)
#define RGX_CR_ISP_STATUS_ACTIVE_CLRMSK                   (0XFFFFFFFDU)
#define RGX_CR_ISP_STATUS_ACTIVE_EN                       (0X00000002U)
#if defined(PVR_RESTRICTED)
/* EOR
 ISP has assigned the last tile in the render
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_ISP_STATUS_EOR_SHIFT                       (0U)
#define RGX_CR_ISP_STATUS_EOR_CLRMSK                      (0XFFFFFFFEU)
#define RGX_CR_ISP_STATUS_EOR_EN                          (0X00000001U)


/*
    Register group: RGX_CR_BIF_CAT_BASE, with 8 repeats
*/
#define RGX_CR_BIF_CAT_BASE_REPEATCOUNT                   (8)
/*
    Register RGX_CR_BIF_CAT_BASE0
*/
#define RGX_CR_BIF_CAT_BASE0                              (0x1200U)
#define RGX_CR_BIF_CAT_BASE0_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE0_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE0_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE0_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE0_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE1
*/
#define RGX_CR_BIF_CAT_BASE1                              (0x1208U)
#define RGX_CR_BIF_CAT_BASE1_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE1_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE1_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE1_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE1_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE2
*/
#define RGX_CR_BIF_CAT_BASE2                              (0x1210U)
#define RGX_CR_BIF_CAT_BASE2_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE2_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE2_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE2_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE2_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE3
*/
#define RGX_CR_BIF_CAT_BASE3                              (0x1218U)
#define RGX_CR_BIF_CAT_BASE3_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE3_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE3_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE3_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE3_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE4
*/
#define RGX_CR_BIF_CAT_BASE4                              (0x1220U)
#define RGX_CR_BIF_CAT_BASE4_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE4_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE4_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE4_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE4_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE5
*/
#define RGX_CR_BIF_CAT_BASE5                              (0x1228U)
#define RGX_CR_BIF_CAT_BASE5_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE5_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE5_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE5_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE5_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE6
*/
#define RGX_CR_BIF_CAT_BASE6                              (0x1230U)
#define RGX_CR_BIF_CAT_BASE6_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE6_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE6_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE6_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE6_ADDR_ALIGNSIZE               (4096U)


/*
    Register RGX_CR_BIF_CAT_BASE7
*/
#define RGX_CR_BIF_CAT_BASE7                              (0x1238U)
#define RGX_CR_BIF_CAT_BASE7_MASKFULL                     (IMG_UINT64_C(0x000000FFFFFFF000))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE7_ADDR_SHIFT                   (12U)
#define RGX_CR_BIF_CAT_BASE7_ADDR_CLRMSK                  (IMG_UINT64_C(0XFFFFFF0000000FFF))
#define RGX_CR_BIF_CAT_BASE7_ADDR_ALIGNSHIFT              (12U)
#define RGX_CR_BIF_CAT_BASE7_ADDR_ALIGNSIZE               (4096U)


#if defined(PVR_RESTRICTED)
/*
 Index registers per data master. Byte aligned fields to allow byte-masked access 
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_CAT_BASE_INDEX
*/
#define RGX_CR_BIF_CAT_BASE_INDEX                         (0x1240U)
#define RGX_CR_BIF_CAT_BASE_INDEX_MASKFULL                (IMG_UINT64_C(0x0007070707070707))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* RVTX
Catalogue base address for VRDM, SHF, SHG and RPM
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_RVTX_SHIFT              (48U)
#define RGX_CR_BIF_CAT_BASE_INDEX_RVTX_CLRMSK             (IMG_UINT64_C(0XFFF8FFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* RAY
Catalogue base address for RDM and FBA
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_RAY_SHIFT               (40U)
#define RGX_CR_BIF_CAT_BASE_INDEX_RAY_CLRMSK              (IMG_UINT64_C(0XFFFFF8FFFFFFFFFF))
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* HOST
Catalogue Base number for HOST data master
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_HOST_SHIFT              (32U)
#define RGX_CR_BIF_CAT_BASE_INDEX_HOST_CLRMSK             (IMG_UINT64_C(0XFFFFFFF8FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TLA
Catalogue Base number for TLA data master
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_TLA_SHIFT               (24U)
#define RGX_CR_BIF_CAT_BASE_INDEX_TLA_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFF8FFFFFF))
#if defined(PVR_RESTRICTED)
/* CDM
Catalogue Base number for CDM data master
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_CDM_SHIFT               (16U)
#define RGX_CR_BIF_CAT_BASE_INDEX_CDM_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFF8FFFF))
#if defined(PVR_RESTRICTED)
/* PIXEL
Catalogue Base number for PIXEL data master
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_PIXEL_SHIFT             (8U)
#define RGX_CR_BIF_CAT_BASE_INDEX_PIXEL_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFF8FF))
#if defined(PVR_RESTRICTED)
/* TA
Catalogue Base number for TA data master
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CAT_BASE_INDEX_TA_SHIFT                (0U)
#define RGX_CR_BIF_CAT_BASE_INDEX_TA_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFF8))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for VCE context 0
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_VCE0
*/
#define RGX_CR_BIF_PM_CAT_BASE_VCE0                       (0x1248U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_MASKFULL              (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_INIT_PAGE_SHIFT       (40U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_INIT_PAGE_CLRMSK      (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_ADDR_SHIFT            (12U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_ADDR_CLRMSK           (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP
Indicates address space has been fully allocated
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_WRAP_SHIFT            (1U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_WRAP_CLRMSK           (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_WRAP_EN               (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_VALID_SHIFT           (0U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_VALID_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_VCE0_VALID_EN              (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for TE context 0
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_TE0
*/
#define RGX_CR_BIF_PM_CAT_BASE_TE0                        (0x1250U)
#define RGX_CR_BIF_PM_CAT_BASE_TE0_MASKFULL               (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE0_INIT_PAGE_SHIFT        (40U)
#define RGX_CR_BIF_PM_CAT_BASE_TE0_INIT_PAGE_CLRMSK       (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE0_ADDR_SHIFT             (12U)
#define RGX_CR_BIF_PM_CAT_BASE_TE0_ADDR_CLRMSK            (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE0_WRAP_SHIFT             (1U)
#define RGX_CR_BIF_PM_CAT_BASE_TE0_WRAP_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_TE0_WRAP_EN                (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE0_VALID_SHIFT            (0U)
#define RGX_CR_BIF_PM_CAT_BASE_TE0_VALID_CLRMSK           (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_TE0_VALID_EN               (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for ALIST context 0
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_ALIST0
*/
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0                     (0x1260U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_MASKFULL            (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_INIT_PAGE_SHIFT     (40U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_INIT_PAGE_CLRMSK    (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_ADDR_SHIFT          (12U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_ADDR_CLRMSK         (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_WRAP_SHIFT          (1U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_WRAP_CLRMSK         (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_WRAP_EN             (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_VALID_SHIFT         (0U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_VALID_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_ALIST0_VALID_EN            (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for VCE context 1
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_VCE1
*/
#define RGX_CR_BIF_PM_CAT_BASE_VCE1                       (0x1268U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_MASKFULL              (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_INIT_PAGE_SHIFT       (40U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_INIT_PAGE_CLRMSK      (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_ADDR_SHIFT            (12U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_ADDR_CLRMSK           (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_WRAP_SHIFT            (1U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_WRAP_CLRMSK           (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_WRAP_EN               (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_VALID_SHIFT           (0U)
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_VALID_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_VCE1_VALID_EN              (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for TE context 1
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_TE1
*/
#define RGX_CR_BIF_PM_CAT_BASE_TE1                        (0x1270U)
#define RGX_CR_BIF_PM_CAT_BASE_TE1_MASKFULL               (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE1_INIT_PAGE_SHIFT        (40U)
#define RGX_CR_BIF_PM_CAT_BASE_TE1_INIT_PAGE_CLRMSK       (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE1_ADDR_SHIFT             (12U)
#define RGX_CR_BIF_PM_CAT_BASE_TE1_ADDR_CLRMSK            (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE1_WRAP_SHIFT             (1U)
#define RGX_CR_BIF_PM_CAT_BASE_TE1_WRAP_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_TE1_WRAP_EN                (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_TE1_VALID_SHIFT            (0U)
#define RGX_CR_BIF_PM_CAT_BASE_TE1_VALID_CLRMSK           (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_TE1_VALID_EN               (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*
 PM catalogue base address for ALIST context 1
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_PM_CAT_BASE_ALIST1
*/
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1                     (0x1280U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_MASKFULL            (IMG_UINT64_C(0x0FFFFFFFFFFFF003))
#if defined(PVR_RESTRICTED)
/* INIT_PAGE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_INIT_PAGE_SHIFT     (40U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_INIT_PAGE_CLRMSK    (IMG_UINT64_C(0XF00000FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_ADDR_SHIFT          (12U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_ADDR_CLRMSK         (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* WRAP*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_WRAP_SHIFT          (1U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_WRAP_CLRMSK         (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_WRAP_EN             (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* VALID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_VALID_SHIFT         (0U)
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_VALID_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_BIF_PM_CAT_BASE_ALIST1_VALID_EN            (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*

Status of pending entry

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_MMU_ENTRY_STATUS
*/
#define RGX_CR_BIF_MMU_ENTRY_STATUS                       (0x1288U)
#define RGX_CR_BIF_MMU_ENTRY_STATUS_MASKFULL              (IMG_UINT64_C(0x000000FFFFFFF0F3))
#if defined(PVR_RESTRICTED)
/* ADDRESS
Virtual 4KB address
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_ENTRY_STATUS_ADDRESS_SHIFT         (12U)
#define RGX_CR_BIF_MMU_ENTRY_STATUS_ADDRESS_CLRMSK        (IMG_UINT64_C(0XFFFFFF0000000FFF))
#if defined(PVR_RESTRICTED)
/* CAT_BASE
Catalogue base address number
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_ENTRY_STATUS_CAT_BASE_SHIFT        (4U)
#define RGX_CR_BIF_MMU_ENTRY_STATUS_CAT_BASE_CLRMSK       (IMG_UINT64_C(0XFFFFFFFFFFFFFF0F))
#if defined(PVR_RESTRICTED)
/* DATA_TYPE
MMU data type "00" = PT, "01" = PD, "10" = PC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_ENTRY_STATUS_DATA_TYPE_SHIFT       (0U)
#define RGX_CR_BIF_MMU_ENTRY_STATUS_DATA_TYPE_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))


#if defined(PVR_RESTRICTED)
/*
Indicates MMU is waiting on the driver to map an entry
*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_MMU_ENTRY
*/
#define RGX_CR_BIF_MMU_ENTRY                              (0x1290U)
#define RGX_CR_BIF_MMU_ENTRY_MASKFULL                     (IMG_UINT64_C(0x0000000000000003))
#if defined(PVR_RESTRICTED)
/* ENABLE
 When set, PENDING will trigger an interrupt back to the host CPU (bypassing the FW) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_ENTRY_ENABLE_SHIFT                 (1U)
#define RGX_CR_BIF_MMU_ENTRY_ENABLE_CLRMSK                (0XFFFFFFFDU)
#define RGX_CR_BIF_MMU_ENTRY_ENABLE_EN                    (0X00000002U)
#if defined(PVR_RESTRICTED)
/* PENDING

*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_ENTRY_PENDING_SHIFT                (0U)
#define RGX_CR_BIF_MMU_ENTRY_PENDING_CLRMSK               (0XFFFFFFFEU)
#define RGX_CR_BIF_MMU_ENTRY_PENDING_EN                   (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Invalidation bits allowing BIF/MMU to clear when invalidation complete

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_CTRL_INVAL
*/
#define RGX_CR_BIF_CTRL_INVAL                             (0x12A0U)
#define RGX_CR_BIF_CTRL_INVAL_MASKFULL                    (IMG_UINT64_C(0x000000000000000F))
#if defined(PVR_RESTRICTED)
/* TLB1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_INVAL_TLB1_SHIFT                  (3U)
#define RGX_CR_BIF_CTRL_INVAL_TLB1_CLRMSK                 (0XFFFFFFF7U)
#define RGX_CR_BIF_CTRL_INVAL_TLB1_EN                     (0X00000008U)
#if defined(PVR_RESTRICTED)
/* PC*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_INVAL_PC_SHIFT                    (2U)
#define RGX_CR_BIF_CTRL_INVAL_PC_CLRMSK                   (0XFFFFFFFBU)
#define RGX_CR_BIF_CTRL_INVAL_PC_EN                       (0X00000004U)
#if defined(PVR_RESTRICTED)
/* PD*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_INVAL_PD_SHIFT                    (1U)
#define RGX_CR_BIF_CTRL_INVAL_PD_CLRMSK                   (0XFFFFFFFDU)
#define RGX_CR_BIF_CTRL_INVAL_PD_EN                       (0X00000002U)
#if defined(PVR_RESTRICTED)
/* PT*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_INVAL_PT_SHIFT                    (0U)
#define RGX_CR_BIF_CTRL_INVAL_PT_CLRMSK                   (0XFFFFFFFEU)
#define RGX_CR_BIF_CTRL_INVAL_PT_EN                       (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Miscellaneous controls

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_CTRL
*/
#define RGX_CR_BIF_CTRL                                   (0x12A8U)
#define RGX_CR_BIF_CTRL_MASKFULL                          (IMG_UINT64_C(0x00000000000000FF))
#if defined(PVR_RESTRICTED)
/* ENABLE_MMU_QUEUE_BYPASS default: 0x00000001
Enables bypassing of the MMU queue for cache hits
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_ENABLE_MMU_QUEUE_BYPASS_SHIFT     (7U)
#define RGX_CR_BIF_CTRL_ENABLE_MMU_QUEUE_BYPASS_CLRMSK    (0XFFFFFF7FU)
#define RGX_CR_BIF_CTRL_ENABLE_MMU_QUEUE_BYPASS_EN        (0X00000080U)
#if defined(PVR_RESTRICTED)
/* ENABLE_MMU_AUTO_PREFETCH default: 0x00000001
Enables automatic prefetching based on incoming requests
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_ENABLE_MMU_AUTO_PREFETCH_SHIFT    (6U)
#define RGX_CR_BIF_CTRL_ENABLE_MMU_AUTO_PREFETCH_CLRMSK   (0XFFFFFFBFU)
#define RGX_CR_BIF_CTRL_ENABLE_MMU_AUTO_PREFETCH_EN       (0X00000040U)
#if defined(PVR_RESTRICTED)
/* PAUSE_MMU_BIF3
Stalls BIF3 input to MMU
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF3_SHIFT              (5U)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF3_CLRMSK             (0XFFFFFFDFU)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF3_EN                 (0X00000020U)
#if defined(PVR_RESTRICTED)
/* PAUSE_MMU_BIF2
Stalls BIF2 input to MMU
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF2_SHIFT              (4U)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF2_CLRMSK             (0XFFFFFFEFU)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF2_EN                 (0X00000010U)
#if defined(PVR_RESTRICTED)
/* PAUSE_BIF1
Stalls BIF1 pipeline
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_BIF1_SHIFT                  (3U)
#define RGX_CR_BIF_CTRL_PAUSE_BIF1_CLRMSK                 (0XFFFFFFF7U)
#define RGX_CR_BIF_CTRL_PAUSE_BIF1_EN                     (0X00000008U)
#if defined(PVR_RESTRICTED)
/* PAUSE_MMU_PM
Stalls PM input to MMU
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_MMU_PM_SHIFT                (2U)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_PM_CLRMSK               (0XFFFFFFFBU)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_PM_EN                   (0X00000004U)
#if defined(PVR_RESTRICTED)
/* PAUSE_MMU_BIF1
Stalls BIF1 input to MMU
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF1_SHIFT              (1U)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF1_CLRMSK             (0XFFFFFFFDU)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF1_EN                 (0X00000002U)
#if defined(PVR_RESTRICTED)
/* PAUSE_MMU_BIF0
Stalls BIF0 input to MMU
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF0_SHIFT              (0U)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF0_CLRMSK             (0XFFFFFFFEU)
#define RGX_CR_BIF_CTRL_PAUSE_MMU_BIF0_EN                 (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Indicates a fault has occurred on bank 0 and provides details of fault

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_FAULT_BANK0_MMU_STATUS
*/
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS                 (0x12B0U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_MASKFULL        (IMG_UINT64_C(0x000000000000F775))
#if defined(PVR_RESTRICTED)
/* CAT_BASE
Catalogue base address number
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_CAT_BASE_SHIFT  (12U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_CAT_BASE_CLRMSK (0XFFFF0FFFU)
#if defined(PVR_RESTRICTED)
/* PAGE_SIZE
Page size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_PAGE_SIZE_SHIFT (8U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_PAGE_SIZE_CLRMSK (0XFFFFF8FFU)
#if defined(PVR_RESTRICTED)
/* DATA_TYPE
MMU data type that was invalid (on valid fault)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_DATA_TYPE_SHIFT (5U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_DATA_TYPE_CLRMSK (0XFFFFFF9FU)
#if defined(PVR_RESTRICTED)
/* FAULT_RO
Indicates read-only fault('1') or valid fault('0')
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_SHIFT  (4U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_CLRMSK (0XFFFFFFEFU)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_EN     (0X00000010U)
#if defined(PVR_RESTRICTED)
/* FAULT_PM_META_RO
Indicates pm/meta protected region fault
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_SHIFT (2U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_CLRMSK (0XFFFFFFFBU)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_EN (0X00000004U)
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_SHIFT     (0U)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_CLRMSK    (0XFFFFFFFEU)
#define RGX_CR_BIF_FAULT_BANK0_MMU_STATUS_FAULT_EN        (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Provides details of the request that faulted on bank 0

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_FAULT_BANK0_REQ_STATUS
*/
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS                 (0x12B8U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_MASKFULL        (IMG_UINT64_C(0x0007FFFFFFFFFFF0))
#if defined(PVR_RESTRICTED)
/* RNW*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_RNW_SHIFT       (50U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_RNW_CLRMSK      (IMG_UINT64_C(0XFFFBFFFFFFFFFFFF))
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_RNW_EN          (IMG_UINT64_C(0X0004000000000000))
#if defined(PVR_RESTRICTED)
/* TAG_SB*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_TAG_SB_SHIFT    (44U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_TAG_SB_CLRMSK   (IMG_UINT64_C(0XFFFC0FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_ID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_TAG_ID_SHIFT    (40U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_TAG_ID_CLRMSK   (IMG_UINT64_C(0XFFFFF0FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_SHIFT   (4U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_CLRMSK  (IMG_UINT64_C(0XFFFFFF000000000F))
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_ALIGNSHIFT (4U)
#define RGX_CR_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_ALIGNSIZE (16U)


#if defined(PVR_RESTRICTED)
/*

Indicates a fault has occurred on bank 1 and provides details of fault

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_FAULT_BANK1_MMU_STATUS
*/
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS                 (0x12C0U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_MASKFULL        (IMG_UINT64_C(0x000000000000F775))
#if defined(PVR_RESTRICTED)
/* CAT_BASE
Catalogue base address number
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_CAT_BASE_SHIFT  (12U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_CAT_BASE_CLRMSK (0XFFFF0FFFU)
#if defined(PVR_RESTRICTED)
/* PAGE_SIZE
Page size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_PAGE_SIZE_SHIFT (8U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_PAGE_SIZE_CLRMSK (0XFFFFF8FFU)
#if defined(PVR_RESTRICTED)
/* DATA_TYPE
MMU data type that was invalid (on valid fault)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_DATA_TYPE_SHIFT (5U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_DATA_TYPE_CLRMSK (0XFFFFFF9FU)
#if defined(PVR_RESTRICTED)
/* FAULT_RO
Indicates read-only fault('1') of valid fault('0')
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_RO_SHIFT  (4U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_RO_CLRMSK (0XFFFFFFEFU)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_RO_EN     (0X00000010U)
#if defined(PVR_RESTRICTED)
/* FAULT_PM_META_RO
Indicates pm/meta protected region fault
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_PM_META_RO_SHIFT (2U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_PM_META_RO_CLRMSK (0XFFFFFFFBU)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_PM_META_RO_EN (0X00000004U)
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_SHIFT     (0U)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_CLRMSK    (0XFFFFFFFEU)
#define RGX_CR_BIF_FAULT_BANK1_MMU_STATUS_FAULT_EN        (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Provides details of the request that faulted on bank 1

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_FAULT_BANK1_REQ_STATUS
*/
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS                 (0x12C8U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_MASKFULL        (IMG_UINT64_C(0x0007FFFFFFFFFFF0))
#if defined(PVR_RESTRICTED)
/* RNW*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_RNW_SHIFT       (50U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_RNW_CLRMSK      (IMG_UINT64_C(0XFFFBFFFFFFFFFFFF))
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_RNW_EN          (IMG_UINT64_C(0X0004000000000000))
#if defined(PVR_RESTRICTED)
/* TAG_SB*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_TAG_SB_SHIFT    (44U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_TAG_SB_CLRMSK   (IMG_UINT64_C(0XFFFC0FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_ID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_TAG_ID_SHIFT    (40U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_TAG_ID_CLRMSK   (IMG_UINT64_C(0XFFFFF0FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_ADDRESS_SHIFT   (4U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_ADDRESS_CLRMSK  (IMG_UINT64_C(0XFFFFFF000000000F))
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_ADDRESS_ALIGNSHIFT (4U)
#define RGX_CR_BIF_FAULT_BANK1_REQ_STATUS_ADDRESS_ALIGNSIZE (16U)


#if defined(PVR_RESTRICTED)
/*

General MMU status

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_MMU_STATUS
*/
#define RGX_CR_BIF_MMU_STATUS                             (0x12D0U)
#define RGX_CR_BIF_MMU_STATUS_MASKFULL                    (IMG_UINT64_C(0x000000001FFFFFF7))
#if defined(PVR_RESTRICTED)
/* PM_FAULT*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_PM_FAULT_SHIFT              (28U)
#define RGX_CR_BIF_MMU_STATUS_PM_FAULT_CLRMSK             (0XEFFFFFFFU)
#define RGX_CR_BIF_MMU_STATUS_PM_FAULT_EN                 (0X10000000U)
#if defined(PVR_RESTRICTED)
/* PC_DATA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_PC_DATA_SHIFT               (20U)
#define RGX_CR_BIF_MMU_STATUS_PC_DATA_CLRMSK              (0XF00FFFFFU)
#if defined(PVR_RESTRICTED)
/* PD_DATA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_PD_DATA_SHIFT               (12U)
#define RGX_CR_BIF_MMU_STATUS_PD_DATA_CLRMSK              (0XFFF00FFFU)
#if defined(PVR_RESTRICTED)
/* PT_DATA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_PT_DATA_SHIFT               (4U)
#define RGX_CR_BIF_MMU_STATUS_PT_DATA_CLRMSK              (0XFFFFF00FU)
#if defined(PVR_RESTRICTED)
/* STALLED*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_STALLED_SHIFT               (2U)
#define RGX_CR_BIF_MMU_STATUS_STALLED_CLRMSK              (0XFFFFFFFBU)
#define RGX_CR_BIF_MMU_STATUS_STALLED_EN                  (0X00000004U)
#if defined(PVR_RESTRICTED)
/* PAUSED*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_PAUSED_SHIFT                (1U)
#define RGX_CR_BIF_MMU_STATUS_PAUSED_CLRMSK               (0XFFFFFFFDU)
#define RGX_CR_BIF_MMU_STATUS_PAUSED_EN                   (0X00000002U)
#if defined(PVR_RESTRICTED)
/* BUSY*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_MMU_STATUS_BUSY_SHIFT                  (0U)
#define RGX_CR_BIF_MMU_STATUS_BUSY_CLRMSK                 (0XFFFFFFFEU)
#define RGX_CR_BIF_MMU_STATUS_BUSY_EN                     (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Outstanding read data external to BIF for BIF128 and MMU

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_READS_EXT_STATUS
*/
#define RGX_CR_BIF_READS_EXT_STATUS                       (0x1320U)
#define RGX_CR_BIF_READS_EXT_STATUS_MASKFULL              (IMG_UINT64_C(0x00000000007FFFFF))
#if defined(PVR_RESTRICTED)
/* MMU*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_READS_EXT_STATUS_MMU_SHIFT             (16U)
#define RGX_CR_BIF_READS_EXT_STATUS_MMU_CLRMSK            (0XFF80FFFFU)
#if defined(PVR_RESTRICTED)
/* BANK1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_READS_EXT_STATUS_BANK1_SHIFT           (0U)
#define RGX_CR_BIF_READS_EXT_STATUS_BANK1_CLRMSK          (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

Outstanding 256-bit read data in return data FIFO for BIF128 and MMU

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_READS_INT_STATUS
*/
#define RGX_CR_BIF_READS_INT_STATUS                       (0x1328U)
#define RGX_CR_BIF_READS_INT_STATUS_MASKFULL              (IMG_UINT64_C(0x00000000007FFFFF))
#if defined(PVR_RESTRICTED)
/* MMU*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_READS_INT_STATUS_MMU_SHIFT             (16U)
#define RGX_CR_BIF_READS_INT_STATUS_MMU_CLRMSK            (0XFF80FFFFU)
#if defined(PVR_RESTRICTED)
/* BANK1*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_READS_INT_STATUS_BANK1_SHIFT           (0U)
#define RGX_CR_BIF_READS_INT_STATUS_BANK1_CLRMSK          (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

Outstanding 256-bit read data in return data FIFO for BIF256

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIFPM_READS_INT_STATUS
*/
#define RGX_CR_BIFPM_READS_INT_STATUS                     (0x1330U)
#define RGX_CR_BIFPM_READS_INT_STATUS_MASKFULL            (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* BANK0*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIFPM_READS_INT_STATUS_BANK0_SHIFT         (0U)
#define RGX_CR_BIFPM_READS_INT_STATUS_BANK0_CLRMSK        (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

Outstanding 256-bit read data external to BIF for BIF256

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIFPM_READS_EXT_STATUS
*/
#define RGX_CR_BIFPM_READS_EXT_STATUS                     (0x1338U)
#define RGX_CR_BIFPM_READS_EXT_STATUS_MASKFULL            (IMG_UINT64_C(0x000000000000FFFF))
#if defined(PVR_RESTRICTED)
/* BANK0*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIFPM_READS_EXT_STATUS_BANK0_SHIFT         (0U)
#define RGX_CR_BIFPM_READS_EXT_STATUS_BANK0_CLRMSK        (0XFFFF0000U)


#if defined(PVR_RESTRICTED)
/*

Outstanding MMU requests from BIF0

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIFPM_STATUS_MMU
*/
#define RGX_CR_BIFPM_STATUS_MMU                           (0x1350U)
#define RGX_CR_BIFPM_STATUS_MMU_MASKFULL                  (IMG_UINT64_C(0x00000000000000FF))
#if defined(PVR_RESTRICTED)
/* REQUESTS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIFPM_STATUS_MMU_REQUESTS_SHIFT            (0U)
#define RGX_CR_BIFPM_STATUS_MMU_REQUESTS_CLRMSK           (0XFFFFFF00U)


#if defined(PVR_RESTRICTED)
/*

Outstanding MMU requests from BIF1

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_STATUS_MMU
*/
#define RGX_CR_BIF_STATUS_MMU                             (0x1358U)
#define RGX_CR_BIF_STATUS_MMU_MASKFULL                    (IMG_UINT64_C(0x00000000000000FF))
#if defined(PVR_RESTRICTED)
/* REQUESTS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_STATUS_MMU_REQUESTS_SHIFT              (0U)
#define RGX_CR_BIF_STATUS_MMU_REQUESTS_CLRMSK             (0XFFFFFF00U)


#if defined(PVR_RESTRICTED)
/*

Specifies physical address to read from in the event of a faulting read request from BIF1

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_FAULT_READ
*/
#define RGX_CR_BIF_FAULT_READ                             (0x13E0U)
#define RGX_CR_BIF_FAULT_READ_MASKFULL                    (IMG_UINT64_C(0x000000FFFFFFFFF0))
#if defined(PVR_RESTRICTED)
/* ADDRESS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_FAULT_READ_ADDRESS_SHIFT               (4U)
#define RGX_CR_BIF_FAULT_READ_ADDRESS_CLRMSK              (IMG_UINT64_C(0XFFFFFF000000000F))
#define RGX_CR_BIF_FAULT_READ_ADDRESS_ALIGNSHIFT          (4U)
#define RGX_CR_BIF_FAULT_READ_ADDRESS_ALIGNSIZE           (16U)


#if defined(PVR_RESTRICTED)
/*

Indicates a fault has occurred on bank 0 and provides details of fault

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS
*/
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS           (0x1430U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_MASKFULL  (IMG_UINT64_C(0x000000000000F775))
#if defined(PVR_RESTRICTED)
/* CAT_BASE
Catalogue base address number
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_CAT_BASE_SHIFT (12U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_CAT_BASE_CLRMSK (0XFFFF0FFFU)
#if defined(PVR_RESTRICTED)
/* PAGE_SIZE
Page size
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_PAGE_SIZE_SHIFT (8U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_PAGE_SIZE_CLRMSK (0XFFFFF8FFU)
#if defined(PVR_RESTRICTED)
/* DATA_TYPE
MMU data type that was invalid (on valid fault)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_DATA_TYPE_SHIFT (5U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_DATA_TYPE_CLRMSK (0XFFFFFF9FU)
#if defined(PVR_RESTRICTED)
/* FAULT_RO
Indicates read-only fault('1') or valid fault('0')
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_SHIFT (4U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_CLRMSK (0XFFFFFFEFU)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_RO_EN (0X00000010U)
#if defined(PVR_RESTRICTED)
/* FAULT_PM_META_RO
Indicates pm/meta protected region fault
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_SHIFT (2U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_CLRMSK (0XFFFFFFFBU)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_PM_META_RO_EN (0X00000004U)
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_SHIFT (0U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS_FAULT_EN  (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Provides details of the request that faulted on bank 0

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS
*/
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS           (0x1438U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_MASKFULL  (IMG_UINT64_C(0x0007FFFFFFFFFFF0))
#if defined(PVR_RESTRICTED)
/* RNW*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_RNW_SHIFT (50U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_RNW_CLRMSK (IMG_UINT64_C(0XFFFBFFFFFFFFFFFF))
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_RNW_EN    (IMG_UINT64_C(0X0004000000000000))
#if defined(PVR_RESTRICTED)
/* TAG_SB*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_TAG_SB_SHIFT (44U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_TAG_SB_CLRMSK (IMG_UINT64_C(0XFFFC0FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_ID*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_TAG_ID_SHIFT (40U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_TAG_ID_CLRMSK (IMG_UINT64_C(0XFFFFF0FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_SHIFT (4U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_CLRMSK (IMG_UINT64_C(0XFFFFFF000000000F))
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_ALIGNSHIFT (4U)
#define RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS_ADDRESS_ALIGNSIZE (16U)


#if defined(PVR_RESTRICTED)
/*

	Defines the Data Master and Addresses used when the MCU optionally issues a Fence as part of a Flush operation. See MCU_GLB_CFI register for details.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MCU_FENCE
*/
#define RGX_CR_MCU_FENCE                                  (0x1740U)
#define RGX_CR_MCU_FENCE_MASKFULL                         (IMG_UINT64_C(0x000007FFFFFFFFE0))
#if defined(PVR_RESTRICTED)
/* DM default: VERTEX (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MCU_FENCE_DM_SHIFT                         (40U)
#define RGX_CR_MCU_FENCE_DM_CLRMSK                        (IMG_UINT64_C(0XFFFFF8FFFFFFFFFF))
#define RGX_CR_MCU_FENCE_DM_VERTEX                        (IMG_UINT64_C(0000000000000000))
#define RGX_CR_MCU_FENCE_DM_PIXEL                         (IMG_UINT64_C(0x0000010000000000))
#define RGX_CR_MCU_FENCE_DM_COMPUTE                       (IMG_UINT64_C(0x0000020000000000))
#if defined(RGX_FEATURE_RAY_TRACING)
#define RGX_CR_MCU_FENCE_DM_RAY_VERTEX                    (IMG_UINT64_C(0x0000030000000000))
#define RGX_CR_MCU_FENCE_DM_RAY                           (IMG_UINT64_C(0x0000040000000000))
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* ADDR
 Address value to use when issuing a Fence 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MCU_FENCE_ADDR_SHIFT                       (5U)
#define RGX_CR_MCU_FENCE_ADDR_CLRMSK                      (IMG_UINT64_C(0XFFFFFF000000001F))
#define RGX_CR_MCU_FENCE_ADDR_ALIGNSHIFT                  (5U)
#define RGX_CR_MCU_FENCE_ADDR_ALIGNSIZE                   (32U)


#if defined(PVR_RESTRICTED)
/*

	SLC control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_CTRL_MISC
*/
#define RGX_CR_SLC_CTRL_MISC                              (0x3800U)
#define RGX_CR_SLC_CTRL_MISC_MASKFULL                     (IMG_UINT64_C(0xFFFFFFFF00FF0105))
#if defined(PVR_RESTRICTED)
/* SCRAMBLE_BITS
 Pattern of bits used to determine the Cache Bank in Address Decode mode 0x21. The actual Cache Bank to use is determined by indexing into the 32 Scramble Bits using the 5 LSB's of the Hash result and then XORing this with Bit 6 of the incoming address to give a single bit result 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC_SCRAMBLE_BITS_SHIFT          (32U)
#define RGX_CR_SLC_CTRL_MISC_SCRAMBLE_BITS_CLRMSK         (IMG_UINT64_C(0X00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDR_DECODE_MODE default: INTERLEAVED_64_BYTE (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_SHIFT       (16U)
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_CLRMSK      (IMG_UINT64_C(0XFFFFFFFFFF00FFFF))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_INTERLEAVED_64_BYTE (IMG_UINT64_C(0000000000000000))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_INTERLEAVED_128_BYTE (IMG_UINT64_C(0x0000000000010000))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_SIMPLE_HASH1 (IMG_UINT64_C(0x0000000000100000))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_SIMPLE_HASH2 (IMG_UINT64_C(0x0000000000110000))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_PVR_HASH1   (IMG_UINT64_C(0x0000000000200000))
#define RGX_CR_SLC_CTRL_MISC_ADDR_DECODE_MODE_PVR_HASH2_SCRAMBLE (IMG_UINT64_C(0x0000000000210000))
#if defined(PVR_RESTRICTED)
/* PAUSE
 Pause the SLC 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC_PAUSE_SHIFT                  (8U)
#define RGX_CR_SLC_CTRL_MISC_PAUSE_CLRMSK                 (IMG_UINT64_C(0XFFFFFFFFFFFFFEFF))
#define RGX_CR_SLC_CTRL_MISC_PAUSE_EN                     (IMG_UINT64_C(0X0000000000000100))
#if defined(PVR_RESTRICTED)
/* ENABLE_LINE_USE_LIMIT
 Enable the use of cache line limits 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC_ENABLE_LINE_USE_LIMIT_SHIFT  (2U)
#define RGX_CR_SLC_CTRL_MISC_ENABLE_LINE_USE_LIMIT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_SLC_CTRL_MISC_ENABLE_LINE_USE_LIMIT_EN     (IMG_UINT64_C(0X0000000000000004))
#if defined(PVR_RESTRICTED)
/* BYPASS_BURST_COMBINER default: 0x00000001
 Disable the burst combiner on the external memory interface 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC_BYPASS_BURST_COMBINER_SHIFT  (0U)
#define RGX_CR_SLC_CTRL_MISC_BYPASS_BURST_COMBINER_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_SLC_CTRL_MISC_BYPASS_BURST_COMBINER_EN     (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*

	SLC Flush & Invalidate control.
	Note that per Data Master operations will flush any cache lines that have been made dirty by any writes from the specified Data Master.	Combined Invalidate operation then only invalidates entries that have been referenced solely by the specified Data Master, any cache lines referenced by multiple Data Masters will not be affected by a per Data Master invalidate operation and will remain valid.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_CTRL_FLUSH_INVAL
*/
#define RGX_CR_SLC_CTRL_FLUSH_INVAL                       (0x3818U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_MASKFULL              (IMG_UINT64_C(0x00000000800007FF))
#if defined(PVR_RESTRICTED)
/* LAZY
 Advanced mode of operation whereby other requestors are not blocked whilst the Flush Invalidate is in progress
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_LAZY_SHIFT            (31U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_LAZY_CLRMSK           (0X7FFFFFFFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_LAZY_EN               (0X80000000U)
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* DM_RAY_VERTEX
 When set, flush all SLC entries made dirty by the ray tracing VERTEX_RAY data master, then invalidate all SLC entries referenced solely by the ray tracing VERTEX_RAY
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_VERTEX_SHIFT   (10U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_VERTEX_CLRMSK  (0XFFFFFBFFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_VERTEX_EN      (0X00000400U)
#if defined(PVR_RESTRICTED)
/* DM_RAY
 When set, flush all SLC entries made dirty by the ray tracing RAY data master, then invalidate all SLC entries referenced solely by the ray tracing RAY
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_SHIFT          (9U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_CLRMSK         (0XFFFFFDFFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_RAY_EN             (0X00000200U)
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* DM_FRC
 When set, flush all SLC entries made dirty by the FRC Video Core, then invalidate all SLC entries referenced solely by the FRC Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_FRC_SHIFT          (8U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_FRC_CLRMSK         (0XFFFFFEFFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_FRC_EN             (0X00000100U)
#if defined(PVR_RESTRICTED)
/* DM_VXE
 When set, flush all SLC entries made dirty by the VXE Video Core, then invalidate all SLC entries referenced solely by the VXE Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXE_SHIFT          (7U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXE_CLRMSK         (0XFFFFFF7FU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXE_EN             (0X00000080U)
#if defined(PVR_RESTRICTED)
/* DM_VXD
 When set, flush all SLC entries made dirty by the VXD Video Core, then invalidate all SLC entries referenced solely by the VXD Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXD_SHIFT          (6U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXD_CLRMSK         (0XFFFFFFBFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_VXD_EN             (0X00000040U)
#if defined(PVR_RESTRICTED)
/* DM_HOST_META
 When set, flush all SLC entries made dirty by the HOST or META, then invalidate all SLC entries referenced solely by the HOST or META 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_HOST_META_SHIFT    (5U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_HOST_META_CLRMSK   (0XFFFFFFDFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_HOST_META_EN       (0X00000020U)
#if defined(PVR_RESTRICTED)
/* DM_MMU
 When set, flush all SLC entries made dirty by the MMU, then invalidate all SLC entries referenced solely by the MMU 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_MMU_SHIFT          (4U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_MMU_CLRMSK         (0XFFFFFFEFU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_MMU_EN             (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM_COMPUTE
 When set, flush all SLC entries made dirty by the COMPUTE data master, then invalidate all SLC entries referenced solely by the COMPUTE data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_COMPUTE_SHIFT      (3U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_COMPUTE_CLRMSK     (0XFFFFFFF7U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_COMPUTE_EN         (0X00000008U)
#if defined(PVR_RESTRICTED)
/* DM_PIXEL
 When set, flush all SLC entries made dirty by the PIXEL data master, then invalidate all SLC entries referenced solely by the PIXEL data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_PIXEL_SHIFT        (2U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_PIXEL_CLRMSK       (0XFFFFFFFBU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_PIXEL_EN           (0X00000004U)
#if defined(PVR_RESTRICTED)
/* DM_TA
 When set, flush all SLC entries made dirty by the TA group which includes VERTEX, TESSELLATOR & STREAM_OUT data masters, then invalidate all SLC entries referenced solely by the TA group which includes VERTEX, TESSELLATOR & STREAM_OUT data masters 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_TA_SHIFT           (1U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_TA_CLRMSK          (0XFFFFFFFDU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_DM_TA_EN              (0X00000002U)
#if defined(PVR_RESTRICTED)
/* ALL
 When set, flush all SLC entries, then invalidate all SLC entries 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_ALL_SHIFT             (0U)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_ALL_CLRMSK            (0XFFFFFFFEU)
#define RGX_CR_SLC_CTRL_FLUSH_INVAL_ALL_EN                (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	Current status of Flush / Invalidate operations within the SLC

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_STATUS0
*/
#define RGX_CR_SLC_STATUS0                                (0x3820U)
#define RGX_CR_SLC_STATUS0_MASKFULL                       (IMG_UINT64_C(0x0000000000000007))
#if defined(PVR_RESTRICTED)
/* FLUSH_INVAL_PENDING
1 indicates there is a pending request to perform a combined Flush Invalidate on the SLC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS0_FLUSH_INVAL_PENDING_SHIFT      (2U)
#define RGX_CR_SLC_STATUS0_FLUSH_INVAL_PENDING_CLRMSK     (0XFFFFFFFBU)
#define RGX_CR_SLC_STATUS0_FLUSH_INVAL_PENDING_EN         (0X00000004U)
#if defined(PVR_RESTRICTED)
/* INVAL_PENDING
1 indicates there is a pending request to Invalidate the SLC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS0_INVAL_PENDING_SHIFT            (1U)
#define RGX_CR_SLC_STATUS0_INVAL_PENDING_CLRMSK           (0XFFFFFFFDU)
#define RGX_CR_SLC_STATUS0_INVAL_PENDING_EN               (0X00000002U)
#if defined(PVR_RESTRICTED)
/* FLUSH_PENDING
1 indicates there is a pending request to Flush the SLC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS0_FLUSH_PENDING_SHIFT            (0U)
#define RGX_CR_SLC_STATUS0_FLUSH_PENDING_CLRMSK           (0XFFFFFFFEU)
#define RGX_CR_SLC_STATUS0_FLUSH_PENDING_EN               (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	SLC Bypass control

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_CTRL_BYPASS
*/
#define RGX_CR_SLC_CTRL_BYPASS                            (0x3828U)
#define RGX_CR_SLC_CTRL_BYPASS_MASKFULL                   (IMG_UINT64_C(0x000000000FFFFFFF))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* DM_RAY_VERTEX
 Bypass SLC for ray tracing VERTEX_RAY (CPF) requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_VERTEX_SHIFT        (27U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_VERTEX_CLRMSK       (0XF7FFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_VERTEX_EN           (0X08000000U)
#if defined(PVR_RESTRICTED)
/* DM_RAY
 Bypass SLC for ray tracing RAY requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_SHIFT               (26U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_CLRMSK              (0XFBFFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_RAY_EN                  (0X04000000U)
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* REQ_IPF_CPF
 Bypass SLC for IPF (CPF) requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_CPF_SHIFT          (25U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_CPF_CLRMSK         (0XFDFFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_CPF_EN             (0X02000000U)
#if defined(PVR_RESTRICTED)
/* REQ_TPU
 Bypass SLC for TPU requests coming from the MCU requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPU_SHIFT              (24U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPU_CLRMSK             (0XFEFFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPU_EN                 (0X01000000U)
#if defined(PVR_RESTRICTED)
/* REQ_FBDC
 Bypass SLC for the FBDC requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_FBDC_SHIFT             (23U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_FBDC_CLRMSK            (0XFF7FFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_FBDC_EN                (0X00800000U)
#if defined(PVR_RESTRICTED)
/* REQ_TLA
 Bypass SLC for the TLA requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TLA_SHIFT              (22U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TLA_CLRMSK             (0XFFBFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TLA_EN                 (0X00400000U)
#if defined(PVR_RESTRICTED)
/* BYP_CC_N
 Bypass SLC when Cache Coherency bit is not set 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_N_SHIFT             (21U)
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_N_CLRMSK            (0XFFDFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_N_EN                (0X00200000U)
#if defined(PVR_RESTRICTED)
/* BYP_CC
 Bypass SLC when Cache Coherency bit is set 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_SHIFT               (20U)
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_CLRMSK              (0XFFEFFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_BYP_CC_EN                  (0X00100000U)
#if defined(PVR_RESTRICTED)
/* REQ_MCU
 Bypass SLC for the MCU requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MCU_SHIFT              (19U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MCU_CLRMSK             (0XFFF7FFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MCU_EN                 (0X00080000U)
#if defined(PVR_RESTRICTED)
/* REQ_PDS
 Bypass SLC for the PDS requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_PDS_SHIFT              (18U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_PDS_CLRMSK             (0XFFFBFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_PDS_EN                 (0X00040000U)
#if defined(PVR_RESTRICTED)
/* REQ_TPF
 Bypass SLC for the TPF requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPF_SHIFT              (17U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPF_CLRMSK             (0XFFFDFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TPF_EN                 (0X00020000U)
#if defined(PVR_RESTRICTED)
/* REQ_TA_TPC
 Bypass SLC for the TA (Tail Pointer Cache data) requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TA_TPC_SHIFT           (16U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TA_TPC_CLRMSK          (0XFFFEFFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_TA_TPC_EN              (0X00010000U)
#if defined(PVR_RESTRICTED)
/* REQ_IPF_OBJ
 Bypass SLC for the IPF (Object data) requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_OBJ_SHIFT          (15U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_OBJ_CLRMSK         (0XFFFF7FFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_IPF_OBJ_EN             (0X00008000U)
#if defined(PVR_RESTRICTED)
/* REQ_USC
 Bypass SLC for the USC requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_USC_SHIFT              (14U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_USC_CLRMSK             (0XFFFFBFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_USC_EN                 (0X00004000U)
#if defined(PVR_RESTRICTED)
/* REQ_META
 Bypass SLC for the META requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_META_SHIFT             (13U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_META_CLRMSK            (0XFFFFDFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_META_EN                (0X00002000U)
#if defined(PVR_RESTRICTED)
/* REQ_HOST
 Bypass SLC for the Host requestor 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_HOST_SHIFT             (12U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_HOST_CLRMSK            (0XFFFFEFFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_HOST_EN                (0X00001000U)
#if defined(PVR_RESTRICTED)
/* REQ_MMU_PT
 Bypass SLC for the MMU requestor (Page Table data) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PT_SHIFT           (11U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PT_CLRMSK          (0XFFFFF7FFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PT_EN              (0X00000800U)
#if defined(PVR_RESTRICTED)
/* REQ_MMU_PD
 Bypass SLC for the MMU requestor (Page Directory data) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PD_SHIFT           (10U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PD_CLRMSK          (0XFFFFFBFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PD_EN              (0X00000400U)
#if defined(PVR_RESTRICTED)
/* REQ_MMU_PC
 Bypass SLC for the MMU requestor (Page Catalogue data) 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PC_SHIFT           (9U)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PC_CLRMSK          (0XFFFFFDFFU)
#define RGX_CR_SLC_CTRL_BYPASS_REQ_MMU_PC_EN              (0X00000200U)
#if defined(PVR_RESTRICTED)
/* DM_FRC
 Bypass SLC for the FRC Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_FRC_SHIFT               (8U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_FRC_CLRMSK              (0XFFFFFEFFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_FRC_EN                  (0X00000100U)
#if defined(PVR_RESTRICTED)
/* DM_VXE
 Bypass SLC for the VXE Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXE_SHIFT               (7U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXE_CLRMSK              (0XFFFFFF7FU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXE_EN                  (0X00000080U)
#if defined(PVR_RESTRICTED)
/* DM_VXD
 Bypass SLC for the VXD Video Core (Optional feature)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXD_SHIFT               (6U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXD_CLRMSK              (0XFFFFFFBFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_VXD_EN                  (0X00000040U)
#if defined(PVR_RESTRICTED)
/* DM_HOST_META
 Bypass SLC the HOST/META data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_HOST_META_SHIFT         (5U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_HOST_META_CLRMSK        (0XFFFFFFDFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_HOST_META_EN            (0X00000020U)
#if defined(PVR_RESTRICTED)
/* DM_MMU
 Bypass SLC the MMU data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_MMU_SHIFT               (4U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_MMU_CLRMSK              (0XFFFFFFEFU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_MMU_EN                  (0X00000010U)
#if defined(PVR_RESTRICTED)
/* DM_COMPUTE
 Bypass SLC the COMPUTE data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_COMPUTE_SHIFT           (3U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_COMPUTE_CLRMSK          (0XFFFFFFF7U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_COMPUTE_EN              (0X00000008U)
#if defined(PVR_RESTRICTED)
/* DM_PIXEL
 Bypass SLC for the PIXEL data master 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_PIXEL_SHIFT             (2U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_PIXEL_CLRMSK            (0XFFFFFFFBU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_PIXEL_EN                (0X00000004U)
#if defined(PVR_RESTRICTED)
/* DM_TA
 Bypass SLC for the TA group which includes VERTEX, TESSELLATOR & STREAM_OUT data masters 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_DM_TA_SHIFT                (1U)
#define RGX_CR_SLC_CTRL_BYPASS_DM_TA_CLRMSK               (0XFFFFFFFDU)
#define RGX_CR_SLC_CTRL_BYPASS_DM_TA_EN                   (0X00000002U)
#if defined(PVR_RESTRICTED)
/* ALL
 Bypass SLC for all requesters 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_BYPASS_ALL_SHIFT                  (0U)
#define RGX_CR_SLC_CTRL_BYPASS_ALL_CLRMSK                 (0XFFFFFFFEU)
#define RGX_CR_SLC_CTRL_BYPASS_ALL_EN                     (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	Current status of the SLC

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_STATUS1
*/
#define RGX_CR_SLC_STATUS1                                (0x3870U)
#define RGX_CR_SLC_STATUS1_MASKFULL                       (IMG_UINT64_C(0x800003FF03FFFFFF))
#if defined(PVR_RESTRICTED)
/* PAUSED
 All cache banks are Paused 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS1_PAUSED_SHIFT                   (63U)
#define RGX_CR_SLC_STATUS1_PAUSED_CLRMSK                  (IMG_UINT64_C(0X7FFFFFFFFFFFFFFF))
#define RGX_CR_SLC_STATUS1_PAUSED_EN                      (IMG_UINT64_C(0X8000000000000000))
#if defined(PVR_RESTRICTED)
/* READS1
 Number of items of read data SLC bank 1 has in internal pipeline FIFO's 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS1_READS1_SHIFT                   (32U)
#define RGX_CR_SLC_STATUS1_READS1_CLRMSK                  (IMG_UINT64_C(0XFFFFFC00FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* READS0
 Number of items of read data SLC bank 0 has in internal pipeline FIFO's 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS1_READS0_SHIFT                   (16U)
#define RGX_CR_SLC_STATUS1_READS0_CLRMSK                  (IMG_UINT64_C(0XFFFFFFFFFC00FFFF))
#if defined(PVR_RESTRICTED)
/* READS1_EXT
 Number of items of read data SLC bank 1 has outstanding from external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS1_READS1_EXT_SHIFT               (8U)
#define RGX_CR_SLC_STATUS1_READS1_EXT_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFF00FF))
#if defined(PVR_RESTRICTED)
/* READS0_EXT
 Number of items of read data SLC bank 0 has outstanding from external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS1_READS0_EXT_SHIFT               (0U)
#define RGX_CR_SLC_STATUS1_READS0_EXT_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFFFF00))


/*
    Register RGX_CR_SLC_IDLE
*/
#define RGX_CR_SLC_IDLE                                   (0x3898U)
#define RGX_CR_SLC_IDLE_MASKFULL                          (IMG_UINT64_C(0x00000000000000FF))
#if defined(PVR_RESTRICTED)
/* IMGBV4 default: 0x00000001
IMG Bus v4 Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_IMGBV4_SHIFT                      (7U)
#define RGX_CR_SLC_IDLE_IMGBV4_CLRMSK                     (0XFFFFFF7FU)
#define RGX_CR_SLC_IDLE_IMGBV4_EN                         (0X00000080U)
#if defined(PVR_RESTRICTED)
/* CACHE_BANKS default: 0x00000001
Cache Bank IDLEs
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_CACHE_BANKS_SHIFT                 (6U)
#define RGX_CR_SLC_IDLE_CACHE_BANKS_CLRMSK                (0XFFFFFFBFU)
#define RGX_CR_SLC_IDLE_CACHE_BANKS_EN                    (0X00000040U)
#if defined(PVR_RESTRICTED)
/* RBOFIFO default: 0x00000001
Read Burst Order FIFO Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_RBOFIFO_SHIFT                     (5U)
#define RGX_CR_SLC_IDLE_RBOFIFO_CLRMSK                    (0XFFFFFFDFU)
#define RGX_CR_SLC_IDLE_RBOFIFO_EN                        (0X00000020U)
#if defined(PVR_RESTRICTED)
/* FRC_CONV default: 0x00000001
FRC Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_FRC_CONV_SHIFT                    (4U)
#define RGX_CR_SLC_IDLE_FRC_CONV_CLRMSK                   (0XFFFFFFEFU)
#define RGX_CR_SLC_IDLE_FRC_CONV_EN                       (0X00000010U)
#if defined(PVR_RESTRICTED)
/* VXE_CONV default: 0x00000001
Video Encode Converter Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_VXE_CONV_SHIFT                    (3U)
#define RGX_CR_SLC_IDLE_VXE_CONV_CLRMSK                   (0XFFFFFFF7U)
#define RGX_CR_SLC_IDLE_VXE_CONV_EN                       (0X00000008U)
#if defined(PVR_RESTRICTED)
/* VXD_CONV default: 0x00000001
Video Decode Converter Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_VXD_CONV_SHIFT                    (2U)
#define RGX_CR_SLC_IDLE_VXD_CONV_CLRMSK                   (0XFFFFFFFBU)
#define RGX_CR_SLC_IDLE_VXD_CONV_EN                       (0X00000004U)
#if defined(PVR_RESTRICTED)
/* BIF1_CONV default: 0x00000001
BIF128->256 Converter Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_BIF1_CONV_SHIFT                   (1U)
#define RGX_CR_SLC_IDLE_BIF1_CONV_CLRMSK                  (0XFFFFFFFDU)
#define RGX_CR_SLC_IDLE_BIF1_CONV_EN                      (0X00000002U)
#if defined(PVR_RESTRICTED)
/* CBAR default: 0x00000001
CrossBar Module IDLE
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_IDLE_CBAR_SHIFT                        (0U)
#define RGX_CR_SLC_IDLE_CBAR_CLRMSK                       (0XFFFFFFFEU)
#define RGX_CR_SLC_IDLE_CBAR_EN                           (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	Current status of the SLC

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_STATUS2
*/
#define RGX_CR_SLC_STATUS2                                (0x3908U)
#define RGX_CR_SLC_STATUS2_MASKFULL                       (IMG_UINT64_C(0x000003FF03FFFFFF))
#if defined(PVR_RESTRICTED)
/* READS3
 Number of items of read data SLC bank 3 has in internal pipeline FIFO's 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS2_READS3_SHIFT                   (32U)
#define RGX_CR_SLC_STATUS2_READS3_CLRMSK                  (IMG_UINT64_C(0XFFFFFC00FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* READS2
 Number of items of read data SLC bank 2 has in internal pipeline FIFO's 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS2_READS2_SHIFT                   (16U)
#define RGX_CR_SLC_STATUS2_READS2_CLRMSK                  (IMG_UINT64_C(0XFFFFFFFFFC00FFFF))
#if defined(PVR_RESTRICTED)
/* READS3_EXT
 Number of items of read data SLC bank 3 has outstanding from external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS2_READS3_EXT_SHIFT               (8U)
#define RGX_CR_SLC_STATUS2_READS3_EXT_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFF00FF))
#if defined(PVR_RESTRICTED)
/* READS2_EXT
 Number of items of read data SLC bank 2 has outstanding from external memory 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_STATUS2_READS2_EXT_SHIFT               (0U)
#define RGX_CR_SLC_STATUS2_READS2_EXT_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFFFF00))


#if defined(PVR_RESTRICTED)
/*

	SLC control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC_CTRL_MISC2
*/
#define RGX_CR_SLC_CTRL_MISC2                             (0x3930U)
#define RGX_CR_SLC_CTRL_MISC2_MASKFULL                    (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* SCRAMBLE_BITS
 Pattern of bits used to determine the MSB of the Cache Bank in 4 Bank configurations in Address Decode mode 0x21. The actual Cache Bank to use is determined by indexing into the 32 Scramble Bits using the 5 LSB's of the Hash result and then XORing this with Bit 6 of the incoming address to give a single bit result 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CTRL_MISC2_SCRAMBLE_BITS_SHIFT         (0U)
#define RGX_CR_SLC_CTRL_MISC2_SCRAMBLE_BITS_CLRMSK        (00000000U)


/*
    Register RGX_CR_SLC_CROSSBAR_LOAD_BALANCE
*/
#define RGX_CR_SLC_CROSSBAR_LOAD_BALANCE                  (0x3938U)
#define RGX_CR_SLC_CROSSBAR_LOAD_BALANCE_MASKFULL         (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* BYPASS
 control register bit to bypass load balancing in SLC crossbar. In this case, the requests from
 img-memif0 will go directly to ocp-memif0 and so on 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC_CROSSBAR_LOAD_BALANCE_BYPASS_SHIFT     (0U)
#define RGX_CR_SLC_CROSSBAR_LOAD_BALANCE_BYPASS_CLRMSK    (0XFFFFFFFEU)
#define RGX_CR_SLC_CROSSBAR_LOAD_BALANCE_BYPASS_EN        (0X00000001U)


/*
    Register RGX_CR_PERF_TA_PHASE
*/
#define RGX_CR_PERF_TA_PHASE                              (0x6008U)
#define RGX_CR_PERF_TA_PHASE_MASKFULL                     (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of TA phases completed
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_TA_PHASE_COUNT_SHIFT                  (0U)
#define RGX_CR_PERF_TA_PHASE_COUNT_CLRMSK                 (00000000U)


/*
    Register RGX_CR_PERF_3D_PHASE
*/
#define RGX_CR_PERF_3D_PHASE                              (0x6010U)
#define RGX_CR_PERF_3D_PHASE_MASKFULL                     (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of 3D phases completed
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_3D_PHASE_COUNT_SHIFT                  (0U)
#define RGX_CR_PERF_3D_PHASE_COUNT_CLRMSK                 (00000000U)


/*
    Register RGX_CR_PERF_COMPUTE_PHASE
*/
#define RGX_CR_PERF_COMPUTE_PHASE                         (0x6018U)
#define RGX_CR_PERF_COMPUTE_PHASE_MASKFULL                (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of Compute phases completed
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_COMPUTE_PHASE_COUNT_SHIFT             (0U)
#define RGX_CR_PERF_COMPUTE_PHASE_COUNT_CLRMSK            (00000000U)


/*
    Register RGX_CR_PERF_TA_CYCLE
*/
#define RGX_CR_PERF_TA_CYCLE                              (0x6020U)
#define RGX_CR_PERF_TA_CYCLE_MASKFULL                     (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of cycles spent in TA phases
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_TA_CYCLE_COUNT_SHIFT                  (0U)
#define RGX_CR_PERF_TA_CYCLE_COUNT_CLRMSK                 (00000000U)


/*
    Register RGX_CR_PERF_3D_CYCLE
*/
#define RGX_CR_PERF_3D_CYCLE                              (0x6028U)
#define RGX_CR_PERF_3D_CYCLE_MASKFULL                     (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of cycles spent in 3D phases
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_3D_CYCLE_COUNT_SHIFT                  (0U)
#define RGX_CR_PERF_3D_CYCLE_COUNT_CLRMSK                 (00000000U)


/*
    Register RGX_CR_PERF_COMPUTE_CYCLE
*/
#define RGX_CR_PERF_COMPUTE_CYCLE                         (0x6030U)
#define RGX_CR_PERF_COMPUTE_CYCLE_MASKFULL                (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of cycles spent in Compute phases
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_COMPUTE_CYCLE_COUNT_SHIFT             (0U)
#define RGX_CR_PERF_COMPUTE_CYCLE_COUNT_CLRMSK            (00000000U)


/*
    Register RGX_CR_PERF_TA_OR_3D_CYCLE
*/
#define RGX_CR_PERF_TA_OR_3D_CYCLE                        (0x6038U)
#define RGX_CR_PERF_TA_OR_3D_CYCLE_MASKFULL               (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of cycles spent in TA phases or 3D phases
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_TA_OR_3D_CYCLE_COUNT_SHIFT            (0U)
#define RGX_CR_PERF_TA_OR_3D_CYCLE_COUNT_CLRMSK           (00000000U)


/*
    Register RGX_CR_PERF_INITIAL_TA_CYCLE
*/
#define RGX_CR_PERF_INITIAL_TA_CYCLE                      (0x6040U)
#define RGX_CR_PERF_INITIAL_TA_CYCLE_MASKFULL             (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* COUNT
The number of cycles spent in TA phases before the first 3D phase
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_INITIAL_TA_CYCLE_COUNT_SHIFT          (0U)
#define RGX_CR_PERF_INITIAL_TA_CYCLE_COUNT_CLRMSK         (00000000U)


/*
    Register RGX_CR_PERF_3D_SPINUP
*/
#define RGX_CR_PERF_3D_SPINUP                             (0x6220U)
#define RGX_CR_PERF_3D_SPINUP_MASKFULL                    (IMG_UINT64_C(0x00000000FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* CYCLES
The number of cycles it takes the 3D pipeline to spin-up
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_PERF_3D_SPINUP_CYCLES_SHIFT                (0U)
#define RGX_CR_PERF_3D_SPINUP_CYCLES_CLRMSK               (00000000U)


#if defined(PVR_RESTRICTED)
/*

	AXI ACE-LITE configuration registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_AXI_ACE_LITE_CONFIGURATION
*/
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION                 (0x38C0U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_MASKFULL        (IMG_UINT64_C(0x0000001FFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* DISABLE_COHERENT_WRITELINEUNIQUE
SET to 1 to disable coherent write line uniques
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITELINEUNIQUE_SHIFT (36U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITELINEUNIQUE_CLRMSK (IMG_UINT64_C(0XFFFFFFEFFFFFFFFF))
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITELINEUNIQUE_EN (IMG_UINT64_C(0X0000001000000000))
#if defined(PVR_RESTRICTED)
/* DISABLE_COHERENT_WRITE
SET to 1 to disable coherent writes
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITE_SHIFT (35U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITE_CLRMSK (IMG_UINT64_C(0XFFFFFFF7FFFFFFFF))
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_WRITE_EN (IMG_UINT64_C(0X0000000800000000))
#if defined(PVR_RESTRICTED)
/* DISABLE_COHERENT_READ
SET to 1 to disable coherent reads
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_READ_SHIFT (34U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_READ_CLRMSK (IMG_UINT64_C(0XFFFFFFFBFFFFFFFF))
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_DISABLE_COHERENT_READ_EN (IMG_UINT64_C(0X0000000400000000))
#if defined(PVR_RESTRICTED)
/* ARCACHE_CACHE_MAINTENANCE default: 0x00000002
Read cache policy for cache maintenance transactions - bit[1] should be set to 1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_CACHE_MAINTENANCE_SHIFT (30U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_CACHE_MAINTENANCE_CLRMSK (IMG_UINT64_C(0XFFFFFFFC3FFFFFFF))
#if defined(PVR_RESTRICTED)
/* ARCACHE_COHERENT default: 0x00000002
Read cache policy for coherent transactions - bit[1] should be set to 1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_COHERENT_SHIFT (26U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_COHERENT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFC3FFFFFF))
#if defined(PVR_RESTRICTED)
/* AWCACHE_COHERENT default: 0x00000002
Write cache policy for coherent transactions - bit[1] should be set to 1
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWCACHE_COHERENT_SHIFT (22U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWCACHE_COHERENT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFC3FFFFF))
#if defined(PVR_RESTRICTED)
/* ARDOMAIN_BARRIER
Read shareability domain for barrier transactions
								      00 = Non-Shareable
								      01 = Inner Shareable
								      10 = Outer Shareable
								      11 = System
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_BARRIER_SHIFT (20U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_BARRIER_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFCFFFFF))
#if defined(PVR_RESTRICTED)
/* AWDOMAIN_BARRIER
Write shareability domain for barrier transactions
								      00 = Non-Shareable
								      01 = Inner Shareable
								      10 = Outer Shareable
								      11 = System
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_BARRIER_SHIFT (18U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_BARRIER_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFF3FFFF))
#if defined(PVR_RESTRICTED)
/* ARDOMAIN_CACHE_MAINTENANCE
Read shareability domain for cache maintenance transactions
										00 = Non-Shareable
										01 = Inner Shareable
										10 = Outer Shareable
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_CACHE_MAINTENANCE_SHIFT (16U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_CACHE_MAINTENANCE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFCFFFF))
#if defined(PVR_RESTRICTED)
/* AWDOMAIN_COHERENT default: 0x00000001
Write shareability domain for coherant transactions
								       01 = Inner Shareable
								       10 = Outer Shareable
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_COHERENT_SHIFT (14U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_COHERENT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFF3FFF))
#if defined(PVR_RESTRICTED)
/* ARDOMAIN_COHERENT default: 0x00000001
Read shareability domain for coherant transactions
								       01 = Inner Shareable
								       10 = Outer Shareable
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_COHERENT_SHIFT (12U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_COHERENT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFCFFF))
#if defined(PVR_RESTRICTED)
/* ARDOMAIN_NON_SNOOPING
Read shareability domain for non-snooping transactions
									  00 = Non-Shareable
									  11 = System
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_NON_SNOOPING_SHIFT (10U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARDOMAIN_NON_SNOOPING_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFF3FF))
#if defined(PVR_RESTRICTED)
/* AWDOMAIN_NON_SNOOPING
Write shareability domain for non-snooping transactions
									 00 = Non-Shareable
									 11 = System
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_NON_SNOOPING_SHIFT (8U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWDOMAIN_NON_SNOOPING_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#if defined(PVR_RESTRICTED)
/* ARCACHE_NON_SNOOPING
Read cache policy for non-snooping transactions
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_NON_SNOOPING_SHIFT (4U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_ARCACHE_NON_SNOOPING_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFF0F))
#if defined(PVR_RESTRICTED)
/* AWCACHE_NON_SNOOPING
Write cache policy for non-snooping transactions
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWCACHE_NON_SNOOPING_SHIFT (0U)
#define RGX_CR_AXI_ACE_LITE_CONFIGURATION_AWCACHE_NON_SNOOPING_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFF0))


#if defined(PVR_RESTRICTED)
/*

   This defines the core revision and bus widths of the core. See IPG spec for more details.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_OCP_REVINFO
*/
#define RGX_CR_OCP_REVINFO                                (0x9000U)
#define RGX_CR_OCP_REVINFO_MASKFULL                       (IMG_UINT64_C(0x00000007FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* HWINFO_SYSBUS default: 0x00000001
System data bus width, 0: 32 bits, 1: 64 bits, 2: 128 bits
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_REVINFO_HWINFO_SYSBUS_SHIFT            (33U)
#define RGX_CR_OCP_REVINFO_HWINFO_SYSBUS_CLRMSK           (IMG_UINT64_C(0XFFFFFFF9FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* HWINFO_MEMBUS
Memory data bus width, 0: 128 bis, 1: 256 bits
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_REVINFO_HWINFO_MEMBUS_SHIFT            (32U)
#define RGX_CR_OCP_REVINFO_HWINFO_MEMBUS_CLRMSK           (IMG_UINT64_C(0XFFFFFFFEFFFFFFFF))
#define RGX_CR_OCP_REVINFO_HWINFO_MEMBUS_EN               (IMG_UINT64_C(0X0000000100000000))
#if defined(PVR_RESTRICTED)
/* REVISION default: 0x40000000
Core revision
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_REVINFO_REVISION_SHIFT                 (0U)
#define RGX_CR_OCP_REVINFO_REVISION_CLRMSK                (IMG_UINT64_C(0XFFFFFFFF00000000))


#if defined(PVR_RESTRICTED)
/*

   This defines the OCP Idle mode and OCP Standby mode for various power domains. See OCP-IPGeneric spec for more details.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_OCP_SYSCONFIG
*/
#define RGX_CR_OCP_SYSCONFIG                              (0x9010U)
#define RGX_CR_OCP_SYSCONFIG_MASKFULL                     (IMG_UINT64_C(0x0000000000000FFF))
#if defined(PVR_RESTRICTED)
/* DUST2_STANDBY_MODE default: 0x00000002
Standby Mode for Dust2, 0: Force-Standby, 1: No-Standby, 2: Smart-Standby
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_DUST2_STANDBY_MODE_SHIFT     (10U)
#define RGX_CR_OCP_SYSCONFIG_DUST2_STANDBY_MODE_CLRMSK    (0XFFFFF3FFU)
#if defined(PVR_RESTRICTED)
/* DUST1_STANDBY_MODE default: 0x00000002
Standby Mode for Dust1, 0: Force-Standby, 1: No-Standby, 2: Smart-Standby
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_DUST1_STANDBY_MODE_SHIFT     (8U)
#define RGX_CR_OCP_SYSCONFIG_DUST1_STANDBY_MODE_CLRMSK    (0XFFFFFCFFU)
#if defined(PVR_RESTRICTED)
/* DUST0_STANDBY_MODE default: 0x00000002
Standby Mode for Dust0, 0: Force-Standby, 1: No-Standby, 2: Smart-Standby
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_DUST0_STANDBY_MODE_SHIFT     (6U)
#define RGX_CR_OCP_SYSCONFIG_DUST0_STANDBY_MODE_CLRMSK    (0XFFFFFF3FU)
#if defined(PVR_RESTRICTED)
/* RASCAL_STANDBYMODE default: 0x00000002
Standby Mode for Rascal, 0: Force-Standby, 1: No-Standby, 2: Smart-Standby
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_RASCAL_STANDBYMODE_SHIFT     (4U)
#define RGX_CR_OCP_SYSCONFIG_RASCAL_STANDBYMODE_CLRMSK    (0XFFFFFFCFU)
#if defined(PVR_RESTRICTED)
/* STANDBY_MODE default: 0x00000002
Standby Mode for SLC and Sidekick OCP Master, 0: Force-Standby, 1: No-Standby, 2: Smart-Standby
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_STANDBY_MODE_SHIFT           (2U)
#define RGX_CR_OCP_SYSCONFIG_STANDBY_MODE_CLRMSK          (0XFFFFFFF3U)
#if defined(PVR_RESTRICTED)
/* IDLE_MODE default: 0x00000002
Idle Mode for OCP slaves, 0: Force-Idle, 1: No-Idle, 2: Smart-Idle
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_SYSCONFIG_IDLE_MODE_SHIFT              (0U)
#define RGX_CR_OCP_SYSCONFIG_IDLE_MODE_CLRMSK             (0XFFFFFFFCU)


/*
    Register RGX_CR_OCP_IRQSTATUS_RAW_0
*/
#define RGX_CR_OCP_IRQSTATUS_RAW_0                        (0x9020U)
#define RGX_CR_OCP_IRQSTATUS_RAW_0_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Init_MInterrupt_raw
Interrupt raw event for OCP Master Interfaces, W 0 : No action, W 1 - Set event, R 0 - No event pending, R 1 - Event pending
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_RAW_0_INIT_MINTERRUPT_RAW_SHIFT (0U)
#define RGX_CR_OCP_IRQSTATUS_RAW_0_INIT_MINTERRUPT_RAW_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_RAW_0_INIT_MINTERRUPT_RAW_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQSTATUS_RAW_1
*/
#define RGX_CR_OCP_IRQSTATUS_RAW_1                        (0x9028U)
#define RGX_CR_OCP_IRQSTATUS_RAW_1_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Target_SInterrupt_raw
Interrupt raw event for OCP Slave Interfaces, W 0 : No action, W 1 - Set event, R 0 - No event pending, R 1 - Event pending
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_RAW_1_TARGET_SINTERRUPT_RAW_SHIFT (0U)
#define RGX_CR_OCP_IRQSTATUS_RAW_1_TARGET_SINTERRUPT_RAW_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_RAW_1_TARGET_SINTERRUPT_RAW_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQSTATUS_RAW_2
*/
#define RGX_CR_OCP_IRQSTATUS_RAW_2                        (0x9030U)
#define RGX_CR_OCP_IRQSTATUS_RAW_2_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* rgx_irq_raw
Interrupt raw event for core, W 0 : No action, W 1 - Set event, R 0 - No event pending, R 1 - Event pending
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_RAW_2_RGX_IRQ_RAW_SHIFT      (0U)
#define RGX_CR_OCP_IRQSTATUS_RAW_2_RGX_IRQ_RAW_CLRMSK     (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_RAW_2_RGX_IRQ_RAW_EN         (0X00000001U)


/*
    Register RGX_CR_OCP_IRQSTATUS_0
*/
#define RGX_CR_OCP_IRQSTATUS_0                            (0x9038U)
#define RGX_CR_OCP_IRQSTATUS_0_MASKFULL                   (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Init_MInterrupt_status
Interrupt status event for OCP Master Interfaces, W 0 : No action, W 1 - Clear event, R 0 - No event pending, R 1 - Event pending and interrupt enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_0_INIT_MINTERRUPT_STATUS_SHIFT (0U)
#define RGX_CR_OCP_IRQSTATUS_0_INIT_MINTERRUPT_STATUS_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_0_INIT_MINTERRUPT_STATUS_EN  (0X00000001U)


/*
    Register RGX_CR_OCP_IRQSTATUS_1
*/
#define RGX_CR_OCP_IRQSTATUS_1                            (0x9040U)
#define RGX_CR_OCP_IRQSTATUS_1_MASKFULL                   (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* target_SInterrupt_status
Interrupt status event for OCP Slave Interfaces, W 0 : No action, W 1 - Clear event, R 0 - No event pending, R 1 - Event pending and interrupt enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_1_TARGET_SINTERRUPT_STATUS_SHIFT (0U)
#define RGX_CR_OCP_IRQSTATUS_1_TARGET_SINTERRUPT_STATUS_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_1_TARGET_SINTERRUPT_STATUS_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQSTATUS_2
*/
#define RGX_CR_OCP_IRQSTATUS_2                            (0x9048U)
#define RGX_CR_OCP_IRQSTATUS_2_MASKFULL                   (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* rgx_irq_status
Interrupt status event for core, W 0 : No action, W 1 - Clear event, R 0 - No event pending, R 1 - Event pending and interrupt enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQSTATUS_2_RGX_IRQ_STATUS_SHIFT       (0U)
#define RGX_CR_OCP_IRQSTATUS_2_RGX_IRQ_STATUS_CLRMSK      (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQSTATUS_2_RGX_IRQ_STATUS_EN          (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_SET_0
*/
#define RGX_CR_OCP_IRQENABLE_SET_0                        (0x9050U)
#define RGX_CR_OCP_IRQENABLE_SET_0_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Init_MInterrupt_enable
Interrupt enable for OCP Master Interfaces, W 0 : No action, W 1 - Enable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_SET_0_INIT_MINTERRUPT_ENABLE_SHIFT (0U)
#define RGX_CR_OCP_IRQENABLE_SET_0_INIT_MINTERRUPT_ENABLE_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_SET_0_INIT_MINTERRUPT_ENABLE_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_SET_1
*/
#define RGX_CR_OCP_IRQENABLE_SET_1                        (0x9058U)
#define RGX_CR_OCP_IRQENABLE_SET_1_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Target_SInterrupt_enable
Interrupt enable for OCP Slave Interfaces, W 0 : No action, W 1 - Enable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_SET_1_TARGET_SINTERRUPT_ENABLE_SHIFT (0U)
#define RGX_CR_OCP_IRQENABLE_SET_1_TARGET_SINTERRUPT_ENABLE_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_SET_1_TARGET_SINTERRUPT_ENABLE_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_SET_2
*/
#define RGX_CR_OCP_IRQENABLE_SET_2                        (0x9060U)
#define RGX_CR_OCP_IRQENABLE_SET_2_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* rgx_irq_enable
Interrupt enable for core, W 0 : No action, W 1 - Enable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_SET_2_RGX_IRQ_ENABLE_SHIFT   (0U)
#define RGX_CR_OCP_IRQENABLE_SET_2_RGX_IRQ_ENABLE_CLRMSK  (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_SET_2_RGX_IRQ_ENABLE_EN      (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_CLR_0
*/
#define RGX_CR_OCP_IRQENABLE_CLR_0                        (0x9068U)
#define RGX_CR_OCP_IRQENABLE_CLR_0_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Init_MInterrupt_disable
Interrupt disable for OCP Master Interfaces, W 0 : No action, W 1 - Disable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_CLR_0_INIT_MINTERRUPT_DISABLE_SHIFT (0U)
#define RGX_CR_OCP_IRQENABLE_CLR_0_INIT_MINTERRUPT_DISABLE_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_CLR_0_INIT_MINTERRUPT_DISABLE_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_CLR_1
*/
#define RGX_CR_OCP_IRQENABLE_CLR_1                        (0x9070U)
#define RGX_CR_OCP_IRQENABLE_CLR_1_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Target_SInterrupt_disable
Interrupt disable for OCP Slave Interfaces, W 0 : No action, W 1 - Disable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_CLR_1_TARGET_SINTERRUPT_DISABLE_SHIFT (0U)
#define RGX_CR_OCP_IRQENABLE_CLR_1_TARGET_SINTERRUPT_DISABLE_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_CLR_1_TARGET_SINTERRUPT_DISABLE_EN (0X00000001U)


/*
    Register RGX_CR_OCP_IRQENABLE_CLR_2
*/
#define RGX_CR_OCP_IRQENABLE_CLR_2                        (0x9078U)
#define RGX_CR_OCP_IRQENABLE_CLR_2_MASKFULL               (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* rgx_irq_disable
Interrupt disable for core, W 0 : No action, W 1 - Disable Interrupt, R 0 - Interrupt is disabled, R 1 - Interrupt is enabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQENABLE_CLR_2_RGX_IRQ_DISABLE_SHIFT  (0U)
#define RGX_CR_OCP_IRQENABLE_CLR_2_RGX_IRQ_DISABLE_CLRMSK (0XFFFFFFFEU)
#define RGX_CR_OCP_IRQENABLE_CLR_2_RGX_IRQ_DISABLE_EN     (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

   This defines the interrupt disable for Core.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_OCP_IRQ_EVENT
*/
#define RGX_CR_OCP_IRQ_EVENT                              (0x9080U)
#define RGX_CR_OCP_IRQ_EVENT_MASKFULL                     (IMG_UINT64_C(0x00000000000FFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETH_RCVD_UNEXPECTED_RDATA
interrupt events from OCP host if - received unexpeted rdata from IMG if
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNEXPECTED_RDATA_SHIFT (19U)
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNEXPECTED_RDATA_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFF7FFFF))
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNEXPECTED_RDATA_EN (IMG_UINT64_C(0X0000000000080000))
#if defined(PVR_RESTRICTED)
/* TARGETH_RCVD_UNSUPPORTED_MCMD
interrupt events from OCP host if - received unsupported MCmd
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNSUPPORTED_MCMD_SHIFT (18U)
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNSUPPORTED_MCMD_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFBFFFF))
#define RGX_CR_OCP_IRQ_EVENT_TARGETH_RCVD_UNSUPPORTED_MCMD_EN (IMG_UINT64_C(0X0000000000040000))
#if defined(PVR_RESTRICTED)
/* TARGETS_RCVD_UNEXPECTED_RDATA
interrupt events from OCP system if - received unexpeted rdata from IMG if
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNEXPECTED_RDATA_SHIFT (17U)
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNEXPECTED_RDATA_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFDFFFF))
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNEXPECTED_RDATA_EN (IMG_UINT64_C(0X0000000000020000))
#if defined(PVR_RESTRICTED)
/* TARGETS_RCVD_UNSUPPORTED_MCMD
interrupt events from OCP system if - received unsupported MCmd
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNSUPPORTED_MCMD_SHIFT (16U)
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNSUPPORTED_MCMD_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFEFFFF))
#define RGX_CR_OCP_IRQ_EVENT_TARGETS_RCVD_UNSUPPORTED_MCMD_EN (IMG_UINT64_C(0X0000000000010000))
#if defined(PVR_RESTRICTED)
/* INIT3_IMG_PAGE_BOUNDARY_CROSS
interrupt events from Init3 - burst request from IMG cross 4k page boundary
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT3_IMG_PAGE_BOUNDARY_CROSS_SHIFT (15U)
#define RGX_CR_OCP_IRQ_EVENT_INIT3_IMG_PAGE_BOUNDARY_CROSS_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFF7FFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT3_IMG_PAGE_BOUNDARY_CROSS_EN (IMG_UINT64_C(0X0000000000008000))
#if defined(PVR_RESTRICTED)
/* INIT3_RCVD_RESP_ERR_FAIL
interrupt events from Init3 - received RESP_ERR or RESP_FAIL from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_RESP_ERR_FAIL_SHIFT (14U)
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_RESP_ERR_FAIL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFBFFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_RESP_ERR_FAIL_EN  (IMG_UINT64_C(0X0000000000004000))
#if defined(PVR_RESTRICTED)
/* INIT3_RCVD_UNUSED_TAGID
interrupt events from Init3 - received unused ocp tag id from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_UNUSED_TAGID_SHIFT (13U)
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_UNUSED_TAGID_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFDFFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RCVD_UNUSED_TAGID_EN   (IMG_UINT64_C(0X0000000000002000))
#if defined(PVR_RESTRICTED)
/* INIT3_RDATA_FIFO_OVERFILL
interrupt events from Init3 - return data fifo overfill
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RDATA_FIFO_OVERFILL_SHIFT (12U)
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RDATA_FIFO_OVERFILL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFEFFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT3_RDATA_FIFO_OVERFILL_EN (IMG_UINT64_C(0X0000000000001000))
#if defined(PVR_RESTRICTED)
/* INIT2_IMG_PAGE_BOUNDARY_CROSS
interrupt events from Init2 - burst request from IMG cross 4k page boundary
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT2_IMG_PAGE_BOUNDARY_CROSS_SHIFT (11U)
#define RGX_CR_OCP_IRQ_EVENT_INIT2_IMG_PAGE_BOUNDARY_CROSS_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFF7FF))
#define RGX_CR_OCP_IRQ_EVENT_INIT2_IMG_PAGE_BOUNDARY_CROSS_EN (IMG_UINT64_C(0X0000000000000800))
#if defined(PVR_RESTRICTED)
/* INIT2_RCVD_RESP_ERR_FAIL
interrupt events from Init2 - received RESP_ERR or RESP_FAIL from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_RESP_ERR_FAIL_SHIFT (10U)
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_RESP_ERR_FAIL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFBFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_RESP_ERR_FAIL_EN  (IMG_UINT64_C(0X0000000000000400))
#if defined(PVR_RESTRICTED)
/* INIT2_RCVD_UNUSED_TAGID
interrupt events from Init2 - received unused ocp tag id from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_UNUSED_TAGID_SHIFT (9U)
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_UNUSED_TAGID_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFDFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RCVD_UNUSED_TAGID_EN   (IMG_UINT64_C(0X0000000000000200))
#if defined(PVR_RESTRICTED)
/* INIT2_RDATA_FIFO_OVERFILL
interrupt events from Init2 - return data fifo overfill
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RDATA_FIFO_OVERFILL_SHIFT (8U)
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RDATA_FIFO_OVERFILL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFEFF))
#define RGX_CR_OCP_IRQ_EVENT_INIT2_RDATA_FIFO_OVERFILL_EN (IMG_UINT64_C(0X0000000000000100))
#if defined(PVR_RESTRICTED)
/* INIT1_IMG_PAGE_BOUNDARY_CROSS
interrupt events from Init1 - burst request from IMG cross 4k page boundary
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT1_IMG_PAGE_BOUNDARY_CROSS_SHIFT (7U)
#define RGX_CR_OCP_IRQ_EVENT_INIT1_IMG_PAGE_BOUNDARY_CROSS_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFF7F))
#define RGX_CR_OCP_IRQ_EVENT_INIT1_IMG_PAGE_BOUNDARY_CROSS_EN (IMG_UINT64_C(0X0000000000000080))
#if defined(PVR_RESTRICTED)
/* INIT1_RCVD_RESP_ERR_FAIL
interrupt events from Init1 - received RESP_ERR or RESP_FAIL from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_RESP_ERR_FAIL_SHIFT (6U)
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_RESP_ERR_FAIL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFBF))
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_RESP_ERR_FAIL_EN  (IMG_UINT64_C(0X0000000000000040))
#if defined(PVR_RESTRICTED)
/* INIT1_RCVD_UNUSED_TAGID
interrupt events from Init1 - received unused ocp tag id from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_UNUSED_TAGID_SHIFT (5U)
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_UNUSED_TAGID_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFDF))
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RCVD_UNUSED_TAGID_EN   (IMG_UINT64_C(0X0000000000000020))
#if defined(PVR_RESTRICTED)
/* INIT1_RDATA_FIFO_OVERFILL
interrupt events from Init1 - return data fifo overfill
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RDATA_FIFO_OVERFILL_SHIFT (4U)
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RDATA_FIFO_OVERFILL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_OCP_IRQ_EVENT_INIT1_RDATA_FIFO_OVERFILL_EN (IMG_UINT64_C(0X0000000000000010))
#if defined(PVR_RESTRICTED)
/* INIT0_IMG_PAGE_BOUNDARY_CROSS
interrupt events from Init0 - burst request from IMG cross 4k page boundary
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT0_IMG_PAGE_BOUNDARY_CROSS_SHIFT (3U)
#define RGX_CR_OCP_IRQ_EVENT_INIT0_IMG_PAGE_BOUNDARY_CROSS_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_OCP_IRQ_EVENT_INIT0_IMG_PAGE_BOUNDARY_CROSS_EN (IMG_UINT64_C(0X0000000000000008))
#if defined(PVR_RESTRICTED)
/* INIT0_RCVD_RESP_ERR_FAIL
interrupt events from Init0 - received RESP_ERR or RESP_FAIL from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_RESP_ERR_FAIL_SHIFT (2U)
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_RESP_ERR_FAIL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_RESP_ERR_FAIL_EN  (IMG_UINT64_C(0X0000000000000004))
#if defined(PVR_RESTRICTED)
/* INIT0_RCVD_UNUSED_TAGID
interrupt events from Init0 - received unused ocp tag id from SoC
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_UNUSED_TAGID_SHIFT (1U)
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_UNUSED_TAGID_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFD))
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RCVD_UNUSED_TAGID_EN   (IMG_UINT64_C(0X0000000000000002))
#if defined(PVR_RESTRICTED)
/* INIT0_RDATA_FIFO_OVERFILL
interrupt events from Init0 - return data fifo overfill
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RDATA_FIFO_OVERFILL_SHIFT (0U)
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RDATA_FIFO_OVERFILL_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_OCP_IRQ_EVENT_INIT0_RDATA_FIFO_OVERFILL_EN (IMG_UINT64_C(0X0000000000000001))


/*
    Register RGX_CR_OCP_DEBUG_CONFIG
*/
#define RGX_CR_OCP_DEBUG_CONFIG                           (0x9088U)
#define RGX_CR_OCP_DEBUG_CONFIG_MASKFULL                  (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* REG
bypass rgx_irq from OCP wrapper and do not use OCP specific irq enable/disable
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_CONFIG_REG_SHIFT                 (0U)
#define RGX_CR_OCP_DEBUG_CONFIG_REG_CLRMSK                (0XFFFFFFFEU)
#define RGX_CR_OCP_DEBUG_CONFIG_REG_EN                    (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

   This defines the debug status of the OCP internal registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_OCP_DEBUG_STATUS
*/
#define RGX_CR_OCP_DEBUG_STATUS                           (0x9090U)
#define RGX_CR_OCP_DEBUG_STATUS_MASKFULL                  (IMG_UINT64_C(0x001F1F77FFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETH_SDISCACK default: 0x00000003
debug status from OCP host interface - acknowledge to Idle protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SDISCACK_SHIFT    (51U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SDISCACK_CLRMSK   (IMG_UINT64_C(0XFFE7FFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETH_SCONNECT
debug status from OCP host interface - Target SConnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SCONNECT_SHIFT    (50U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SCONNECT_CLRMSK   (IMG_UINT64_C(0XFFFBFFFFFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SCONNECT_EN       (IMG_UINT64_C(0X0004000000000000))
#if defined(PVR_RESTRICTED)
/* TARGETH_MCONNECT
debug status from OCP host interface - taget MConnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_MCONNECT_SHIFT    (48U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_MCONNECT_CLRMSK   (IMG_UINT64_C(0XFFFCFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETS_SDISCACK default: 0x00000003
debug status from OCP system interface - acknowledge to Idle protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SDISCACK_SHIFT    (43U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SDISCACK_CLRMSK   (IMG_UINT64_C(0XFFFFE7FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETS_SCONNECT
debug status from OCP system interface - Target SConnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SCONNECT_SHIFT    (42U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SCONNECT_CLRMSK   (IMG_UINT64_C(0XFFFFFBFFFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SCONNECT_EN       (IMG_UINT64_C(0X0000040000000000))
#if defined(PVR_RESTRICTED)
/* TARGETS_MCONNECT
debug status from OCP system interface - taget MConnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_MCONNECT_SHIFT    (40U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_MCONNECT_CLRMSK   (IMG_UINT64_C(0XFFFFFCFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TARGETH_BUSY
debug status from OCP host interface - ocp slave interface is busy
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_BUSY_SHIFT        (38U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_BUSY_CLRMSK       (IMG_UINT64_C(0XFFFFFFBFFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_BUSY_EN           (IMG_UINT64_C(0X0000004000000000))
#if defined(PVR_RESTRICTED)
/* TARGETH_CMD_FIFO_FULL
debug status from OCP host interface - command fifo full
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_CMD_FIFO_FULL_SHIFT (37U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_CMD_FIFO_FULL_CLRMSK (IMG_UINT64_C(0XFFFFFFDFFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_CMD_FIFO_FULL_EN  (IMG_UINT64_C(0X0000002000000000))
#if defined(PVR_RESTRICTED)
/* TARGETH_SRESP_ERROR
debug status from OCP host interface - error response due to non-supporting command
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SRESP_ERROR_SHIFT (36U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SRESP_ERROR_CLRMSK (IMG_UINT64_C(0XFFFFFFEFFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETH_SRESP_ERROR_EN    (IMG_UINT64_C(0X0000001000000000))
#if defined(PVR_RESTRICTED)
/* TARGETS_BUSY
debug status from OCP system interface - ocp slave interface is busy
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_BUSY_SHIFT        (34U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_BUSY_CLRMSK       (IMG_UINT64_C(0XFFFFFFFBFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_BUSY_EN           (IMG_UINT64_C(0X0000000400000000))
#if defined(PVR_RESTRICTED)
/* TARGETS_CMD_FIFO_FULL
debug status from OCP system interface - command fifo full
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_CMD_FIFO_FULL_SHIFT (33U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_CMD_FIFO_FULL_CLRMSK (IMG_UINT64_C(0XFFFFFFFDFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_CMD_FIFO_FULL_EN  (IMG_UINT64_C(0X0000000200000000))
#if defined(PVR_RESTRICTED)
/* TARGETS_SRESP_ERROR
debug status from OCP system interface - error response due to non-supporting command
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SRESP_ERROR_SHIFT (32U)
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SRESP_ERROR_CLRMSK (IMG_UINT64_C(0XFFFFFFFEFFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_TARGETS_SRESP_ERROR_EN    (IMG_UINT64_C(0X0000000100000000))
#if defined(PVR_RESTRICTED)
/* INIT3_RESERVED
debug status from init3 - reserved
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_RESERVED_SHIFT      (31U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_RESERVED_CLRMSK     (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_RESERVED_EN         (IMG_UINT64_C(0X0000000080000000))
#if defined(PVR_RESTRICTED)
/* INIT3_SWAIT
debug status from init3 - defines whether to wait in M_WAIT state for MConnect
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SWAIT_SHIFT         (30U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SWAIT_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFBFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SWAIT_EN            (IMG_UINT64_C(0X0000000040000000))
#if defined(PVR_RESTRICTED)
/* INIT3_MDISCREQ default: 0x00000001
debug status from init3 - request to disconnect from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MDISCREQ_SHIFT      (29U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MDISCREQ_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFDFFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MDISCREQ_EN         (IMG_UINT64_C(0X0000000020000000))
#if defined(PVR_RESTRICTED)
/* INIT3_MDISCACK default: 0x00000003
debug status from init3 - ack to MDiscReq from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MDISCACK_SHIFT      (27U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MDISCACK_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFE7FFFFFF))
#if defined(PVR_RESTRICTED)
/* INIT3_SCONNECT
debug status from init3 - disconnect state from slave
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SCONNECT_SHIFT      (26U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFBFFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_SCONNECT_EN         (IMG_UINT64_C(0X0000000004000000))
#if defined(PVR_RESTRICTED)
/* INIT3_MCONNECT
debug status from init3 - initiator mconnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MCONNECT_SHIFT      (24U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT3_MCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFCFFFFFF))
#if defined(PVR_RESTRICTED)
/* INIT2_RESERVED
debug status from init2 - reserved
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_RESERVED_SHIFT      (23U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_RESERVED_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_RESERVED_EN         (IMG_UINT64_C(0X0000000000800000))
#if defined(PVR_RESTRICTED)
/* INIT2_SWAIT
debug status from init2 - defines whether to wait in M_WAIT state for MConnect
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SWAIT_SHIFT         (22U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SWAIT_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFBFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SWAIT_EN            (IMG_UINT64_C(0X0000000000400000))
#if defined(PVR_RESTRICTED)
/* INIT2_MDISCREQ default: 0x00000001
debug status from init2 - request to disconnect from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MDISCREQ_SHIFT      (21U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MDISCREQ_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFDFFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MDISCREQ_EN         (IMG_UINT64_C(0X0000000000200000))
#if defined(PVR_RESTRICTED)
/* INIT2_MDISCACK default: 0x00000003
debug status from init2 - ack to MDiscReq from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MDISCACK_SHIFT      (19U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MDISCACK_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFE7FFFF))
#if defined(PVR_RESTRICTED)
/* INIT2_SCONNECT
debug status from init2 - disconnect state from slave
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SCONNECT_SHIFT      (18U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFBFFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_SCONNECT_EN         (IMG_UINT64_C(0X0000000000040000))
#if defined(PVR_RESTRICTED)
/* INIT2_MCONNECT
debug status from init2 - initiator mconnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MCONNECT_SHIFT      (16U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT2_MCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFCFFFF))
#if defined(PVR_RESTRICTED)
/* INIT1_RESERVED
debug status from init1 - reserved
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_RESERVED_SHIFT      (15U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_RESERVED_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFF7FFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_RESERVED_EN         (IMG_UINT64_C(0X0000000000008000))
#if defined(PVR_RESTRICTED)
/* INIT1_SWAIT
debug status from init1 - defines whether to wait in M_WAIT state for MConnect
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SWAIT_SHIFT         (14U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SWAIT_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFFFBFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SWAIT_EN            (IMG_UINT64_C(0X0000000000004000))
#if defined(PVR_RESTRICTED)
/* INIT1_MDISCREQ default: 0x00000001
debug status from init1 - request to disconnect from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MDISCREQ_SHIFT      (13U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MDISCREQ_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFDFFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MDISCREQ_EN         (IMG_UINT64_C(0X0000000000002000))
#if defined(PVR_RESTRICTED)
/* INIT1_MDISCACK default: 0x00000003
debug status from init1 - ack to MDiscReq from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MDISCACK_SHIFT      (11U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MDISCACK_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFE7FF))
#if defined(PVR_RESTRICTED)
/* INIT1_SCONNECT
debug status from init1 - disconnect state from slave
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SCONNECT_SHIFT      (10U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFBFF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_SCONNECT_EN         (IMG_UINT64_C(0X0000000000000400))
#if defined(PVR_RESTRICTED)
/* INIT1_MCONNECT
debug status from init1 - initiator mconnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MCONNECT_SHIFT      (8U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT1_MCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#if defined(PVR_RESTRICTED)
/* INIT0_RESERVED
debug status from init0 - reserved
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_RESERVED_SHIFT      (7U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_RESERVED_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFF7F))
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_RESERVED_EN         (IMG_UINT64_C(0X0000000000000080))
#if defined(PVR_RESTRICTED)
/* INIT0_SWAIT
debug status from init0 - defines whether to wait in M_WAIT state for MConnect
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SWAIT_SHIFT         (6U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SWAIT_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFFFFFBF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SWAIT_EN            (IMG_UINT64_C(0X0000000000000040))
#if defined(PVR_RESTRICTED)
/* INIT0_MDISCREQ default: 0x00000001
debug status from init0 - request to disconnect from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MDISCREQ_SHIFT      (5U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MDISCREQ_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFFDF))
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MDISCREQ_EN         (IMG_UINT64_C(0X0000000000000020))
#if defined(PVR_RESTRICTED)
/* INIT0_MDISCACK default: 0x00000003
debug status from init0 - ack to MDiscReq from standby protocol
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MDISCACK_SHIFT      (3U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MDISCACK_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFFE7))
#if defined(PVR_RESTRICTED)
/* INIT0_SCONNECT
debug status from init0 - disconnect state from slave
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SCONNECT_SHIFT      (2U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_SCONNECT_EN         (IMG_UINT64_C(0X0000000000000004))
#if defined(PVR_RESTRICTED)
/* INIT0_MCONNECT
debug status from init0 - initiator mconnect state
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MCONNECT_SHIFT      (0U)
#define RGX_CR_OCP_DEBUG_STATUS_INIT0_MCONNECT_CLRMSK     (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))


#if defined(PVR_RESTRICTED)
/* PM_ALIST*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_PM_ALIST_SHIFT           (6U)
#define RGX_CR_BIF_TRUST_DM_TYPE_PM_ALIST_CLRMSK          (0XFFFFFFBFU)
#define RGX_CR_BIF_TRUST_DM_TYPE_PM_ALIST_EN              (0X00000040U)
#if defined(PVR_RESTRICTED)
/* HOST*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_HOST_SHIFT               (5U)
#define RGX_CR_BIF_TRUST_DM_TYPE_HOST_CLRMSK              (0XFFFFFFDFU)
#define RGX_CR_BIF_TRUST_DM_TYPE_HOST_EN                  (0X00000020U)
#if defined(PVR_RESTRICTED)
/* META*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_META_SHIFT               (4U)
#define RGX_CR_BIF_TRUST_DM_TYPE_META_CLRMSK              (0XFFFFFFEFU)
#define RGX_CR_BIF_TRUST_DM_TYPE_META_EN                  (0X00000010U)
#if defined(PVR_RESTRICTED)
/* PB_ZLS*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_ZLS_SHIFT             (3U)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_ZLS_CLRMSK            (0XFFFFFFF7U)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_ZLS_EN                (0X00000008U)
#if defined(PVR_RESTRICTED)
/* PB_TE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_TE_SHIFT              (2U)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_TE_CLRMSK             (0XFFFFFFFBU)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_TE_EN                 (0X00000004U)
#if defined(PVR_RESTRICTED)
/* PB_VCE*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_VCE_SHIFT             (1U)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_VCE_CLRMSK            (0XFFFFFFFDU)
#define RGX_CR_BIF_TRUST_DM_TYPE_PB_VCE_EN                (0X00000002U)
#if defined(PVR_RESTRICTED)
/* TLA*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TYPE_TLA_SHIFT                (0U)
#define RGX_CR_BIF_TRUST_DM_TYPE_TLA_CLRMSK               (0XFFFFFFFEU)
#define RGX_CR_BIF_TRUST_DM_TYPE_TLA_EN                   (0X00000001U)


#define RGX_CR_BIF_TRUST_DM_MASK                          (0x0000007FU)


#if defined(PVR_RESTRICTED)
/*
 Define Requestors/Data Masters which are Trusted/Untrusted and enable/disbale the Memory Bus Security feature within the Core 

  When enabled the GPU modifies the top 2 bits of the external memory address to indicate:
  - Address[39] Trusted DM Access (according to the DM Trusted setup)
  - Address[38] META Code Access

  Setting this bit effectively reduces the external physical address range from 1TB to 256 GB, and should only be used where the SOC implementation has a corresponding trust implementation.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_BIF_TRUST
*/
#define RGX_CR_BIF_TRUST                                  (0xA000U)
#define RGX_CR_BIF_TRUST_MASKFULL                         (IMG_UINT64_C(0x00000000001FFFFF))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* OTHER_RAY_VERTEX_DM_TRUSTED
Defines whether other accesses with the Ray Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_OTHER_RAY_VERTEX_DM_TRUSTED_SHIFT (20U)
#define RGX_CR_BIF_TRUST_OTHER_RAY_VERTEX_DM_TRUSTED_CLRMSK (0XFFEFFFFFU)
#define RGX_CR_BIF_TRUST_OTHER_RAY_VERTEX_DM_TRUSTED_EN   (0X00100000U)
#if defined(PVR_RESTRICTED)
/* MCU_RAY_VERTEX_DM_TRUSTED
Defines whether MCU accesses with the Ray Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_MCU_RAY_VERTEX_DM_TRUSTED_SHIFT  (19U)
#define RGX_CR_BIF_TRUST_MCU_RAY_VERTEX_DM_TRUSTED_CLRMSK (0XFFF7FFFFU)
#define RGX_CR_BIF_TRUST_MCU_RAY_VERTEX_DM_TRUSTED_EN     (0X00080000U)
#if defined(PVR_RESTRICTED)
/* OTHER_RAY_DM_TRUSTED
Defines whether other accesses with the Ray DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_OTHER_RAY_DM_TRUSTED_SHIFT       (18U)
#define RGX_CR_BIF_TRUST_OTHER_RAY_DM_TRUSTED_CLRMSK      (0XFFFBFFFFU)
#define RGX_CR_BIF_TRUST_OTHER_RAY_DM_TRUSTED_EN          (0X00040000U)
#if defined(PVR_RESTRICTED)
/* MCU_RAY_DM_TRUSTED
Defines whether MCU accesses with the Ray DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_MCU_RAY_DM_TRUSTED_SHIFT         (17U)
#define RGX_CR_BIF_TRUST_MCU_RAY_DM_TRUSTED_CLRMSK        (0XFFFDFFFFU)
#define RGX_CR_BIF_TRUST_MCU_RAY_DM_TRUSTED_EN            (0X00020000U)
#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/* ENABLE
Enable Security feature: 0x1 = Enabled, 0x0 = Disabled
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_ENABLE_SHIFT                     (16U)
#define RGX_CR_BIF_TRUST_ENABLE_CLRMSK                    (0XFFFEFFFFU)
#define RGX_CR_BIF_TRUST_ENABLE_EN                        (0X00010000U)
#if defined(PVR_RESTRICTED)
/* DM_TRUSTED
Mask of bits which defines which of the remaining Data Masters are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_DM_TRUSTED_SHIFT                 (9U)
#define RGX_CR_BIF_TRUST_DM_TRUSTED_CLRMSK                (0XFFFF01FFU)
#if defined(PVR_RESTRICTED)
/* OTHER_COMPUTE_DM_TRUSTED
Defines whether other accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_OTHER_COMPUTE_DM_TRUSTED_SHIFT   (8U)
#define RGX_CR_BIF_TRUST_OTHER_COMPUTE_DM_TRUSTED_CLRMSK  (0XFFFFFEFFU)
#define RGX_CR_BIF_TRUST_OTHER_COMPUTE_DM_TRUSTED_EN      (0X00000100U)
#if defined(PVR_RESTRICTED)
/* MCU_COMPUTE_DM_TRUSTED
Defines whether MCU accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_MCU_COMPUTE_DM_TRUSTED_SHIFT     (7U)
#define RGX_CR_BIF_TRUST_MCU_COMPUTE_DM_TRUSTED_CLRMSK    (0XFFFFFF7FU)
#define RGX_CR_BIF_TRUST_MCU_COMPUTE_DM_TRUSTED_EN        (0X00000080U)
#if defined(PVR_RESTRICTED)
/* PBE_COMPUTE_DM_TRUSTED
Defines whether PBE accesses with the Compute DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_PBE_COMPUTE_DM_TRUSTED_SHIFT     (6U)
#define RGX_CR_BIF_TRUST_PBE_COMPUTE_DM_TRUSTED_CLRMSK    (0XFFFFFFBFU)
#define RGX_CR_BIF_TRUST_PBE_COMPUTE_DM_TRUSTED_EN        (0X00000040U)
#if defined(PVR_RESTRICTED)
/* OTHER_PIXEL_DM_TRUSTED
Defines whether other accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_OTHER_PIXEL_DM_TRUSTED_SHIFT     (5U)
#define RGX_CR_BIF_TRUST_OTHER_PIXEL_DM_TRUSTED_CLRMSK    (0XFFFFFFDFU)
#define RGX_CR_BIF_TRUST_OTHER_PIXEL_DM_TRUSTED_EN        (0X00000020U)
#if defined(PVR_RESTRICTED)
/* MCU_PIXEL_DM_TRUSTED
Defines whether MCU accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_MCU_PIXEL_DM_TRUSTED_SHIFT       (4U)
#define RGX_CR_BIF_TRUST_MCU_PIXEL_DM_TRUSTED_CLRMSK      (0XFFFFFFEFU)
#define RGX_CR_BIF_TRUST_MCU_PIXEL_DM_TRUSTED_EN          (0X00000010U)
#if defined(PVR_RESTRICTED)
/* PBE_PIXEL_DM_TRUSTED
Defines whether PBE accesses with the Pixel DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_PBE_PIXEL_DM_TRUSTED_SHIFT       (3U)
#define RGX_CR_BIF_TRUST_PBE_PIXEL_DM_TRUSTED_CLRMSK      (0XFFFFFFF7U)
#define RGX_CR_BIF_TRUST_PBE_PIXEL_DM_TRUSTED_EN          (0X00000008U)
#if defined(PVR_RESTRICTED)
/* OTHER_VERTEX_DM_TRUSTED
Defines whether other accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_OTHER_VERTEX_DM_TRUSTED_SHIFT    (2U)
#define RGX_CR_BIF_TRUST_OTHER_VERTEX_DM_TRUSTED_CLRMSK   (0XFFFFFFFBU)
#define RGX_CR_BIF_TRUST_OTHER_VERTEX_DM_TRUSTED_EN       (0X00000004U)
#if defined(PVR_RESTRICTED)
/* MCU_VERTEX_DM_TRUSTED
Defines whether MCU accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_MCU_VERTEX_DM_TRUSTED_SHIFT      (1U)
#define RGX_CR_BIF_TRUST_MCU_VERTEX_DM_TRUSTED_CLRMSK     (0XFFFFFFFDU)
#define RGX_CR_BIF_TRUST_MCU_VERTEX_DM_TRUSTED_EN         (0X00000002U)
#if defined(PVR_RESTRICTED)
/* PBE_VERTEX_DM_TRUSTED
Defines whether PBE accesses with the Vertex DM are trusted: 0x1 = Trusted, 0x0 = Untrusted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_BIF_TRUST_PBE_VERTEX_DM_TRUSTED_SHIFT      (0U)
#define RGX_CR_BIF_TRUST_PBE_VERTEX_DM_TRUSTED_CLRMSK     (0XFFFFFFFEU)
#define RGX_CR_BIF_TRUST_PBE_VERTEX_DM_TRUSTED_EN         (0X00000001U)


/*
    Register RGX_CR_SYS_BUS_SECURE
*/
#define RGX_CR_SYS_BUS_SECURE                             (0xA100U)
#define RGX_CR_SYS_BUS_SECURE_MASKFULL                    (IMG_UINT64_C(0x0000000000000001))
#if defined(PVR_RESTRICTED)
/* Enable
0 = No System Bus Security1 = System Bus Restricted
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SYS_BUS_SECURE_ENABLE_SHIFT                (0U)
#define RGX_CR_SYS_BUS_SECURE_ENABLE_CLRMSK               (0XFFFFFFFEU)
#define RGX_CR_SYS_BUS_SECURE_ENABLE_EN                   (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

	Core Module Clock Control Modes.


	Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating. This register is generally controlled by the GPU firmware and should be set to AUTO. Clock gating reduces the power consumed by the device.

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_CTRL2
*/
#define RGX_CR_CLK_CTRL2                                  (0xD200U)
#define RGX_CR_CLK_CTRL2_MASKFULL                         (IMG_UINT64_C(0x0000000000000F33))
#if defined(PVR_RESTRICTED)
/* MCU_FBTC default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL2_MCU_FBTC_SHIFT                   (10U)
#define RGX_CR_CLK_CTRL2_MCU_FBTC_CLRMSK                  (IMG_UINT64_C(0XFFFFFFFFFFFFF3FF))
#define RGX_CR_CLK_CTRL2_MCU_FBTC_OFF                     (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL2_MCU_FBTC_ON                      (IMG_UINT64_C(0x0000000000000400))
#define RGX_CR_CLK_CTRL2_MCU_FBTC_AUTO                    (IMG_UINT64_C(0x0000000000000800))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* VRDM default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL2_VRDM_SHIFT                       (8U)
#define RGX_CR_CLK_CTRL2_VRDM_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFCFF))
#define RGX_CR_CLK_CTRL2_VRDM_OFF                         (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL2_VRDM_ON                          (IMG_UINT64_C(0x0000000000000100))
#define RGX_CR_CLK_CTRL2_VRDM_AUTO                        (IMG_UINT64_C(0x0000000000000200))
#if defined(PVR_RESTRICTED)
/* SH default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL2_SH_SHIFT                         (4U)
#define RGX_CR_CLK_CTRL2_SH_CLRMSK                        (IMG_UINT64_C(0XFFFFFFFFFFFFFFCF))
#define RGX_CR_CLK_CTRL2_SH_OFF                           (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL2_SH_ON                            (IMG_UINT64_C(0x0000000000000010))
#define RGX_CR_CLK_CTRL2_SH_AUTO                          (IMG_UINT64_C(0x0000000000000020))
#if defined(PVR_RESTRICTED)
/* FBA default: AUTO (0x00000002) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_CTRL2_FBA_SHIFT                        (0U)
#define RGX_CR_CLK_CTRL2_FBA_CLRMSK                       (IMG_UINT64_C(0XFFFFFFFFFFFFFFFC))
#define RGX_CR_CLK_CTRL2_FBA_OFF                          (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_CTRL2_FBA_ON                           (IMG_UINT64_C(0x0000000000000001))
#define RGX_CR_CLK_CTRL2_FBA_AUTO                         (IMG_UINT64_C(0x0000000000000002))


#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/*

	Reports the current module clock status


	Clock gating state reflects the condition of the clock for each module

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_CLK_STATUS2
*/
#define RGX_CR_CLK_STATUS2                                (0xD208U)
#define RGX_CR_CLK_STATUS2_MASKFULL                       (IMG_UINT64_C(0x0000000000000015))
#if defined(RGX_FEATURE_RAY_TRACING)
#if defined(PVR_RESTRICTED)
/* VRDM default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS2_VRDM_SHIFT                     (4U)
#define RGX_CR_CLK_STATUS2_VRDM_CLRMSK                    (IMG_UINT64_C(0XFFFFFFFFFFFFFFEF))
#define RGX_CR_CLK_STATUS2_VRDM_GATED                     (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS2_VRDM_RUNNING                   (IMG_UINT64_C(0x0000000000000010))
#if defined(PVR_RESTRICTED)
/* SH default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS2_SH_SHIFT                       (2U)
#define RGX_CR_CLK_STATUS2_SH_CLRMSK                      (IMG_UINT64_C(0XFFFFFFFFFFFFFFFB))
#define RGX_CR_CLK_STATUS2_SH_GATED                       (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS2_SH_RUNNING                     (IMG_UINT64_C(0x0000000000000004))
#if defined(PVR_RESTRICTED)
/* FBA default: GATED (0x00000000) */
#endif /* PVR_RESTRICTED */
#define RGX_CR_CLK_STATUS2_FBA_SHIFT                      (0U)
#define RGX_CR_CLK_STATUS2_FBA_CLRMSK                     (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_CLK_STATUS2_FBA_GATED                      (IMG_UINT64_C(0000000000000000))
#define RGX_CR_CLK_STATUS2_FBA_RUNNING                    (IMG_UINT64_C(0x0000000000000001))


#if defined(PVR_RESTRICTED)
/*

Indicates a fault has occurred on bank 0 and provides details of fault

*/
#endif /* PVR_RESTRICTED */
/*
    Register DPX_CR_BIF_FAULT_BANK_MMU_STATUS
*/
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS                  (0xC5C8U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_MASKFULL         (IMG_UINT64_C(0x000000000000F775))
#if defined(PVR_RESTRICTED)
/* CAT_BASE
Catalogue base address number
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_CAT_BASE_SHIFT   (12U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_CAT_BASE_CLRMSK  (0XFFFF0FFFU)
#if defined(PVR_RESTRICTED)
/* PAGE_SIZE
Page size
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_PAGE_SIZE_SHIFT  (8U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_PAGE_SIZE_CLRMSK (0XFFFFF8FFU)
#if defined(PVR_RESTRICTED)
/* DATA_TYPE
MMU data type that was invalid (on valid fault)
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_DATA_TYPE_SHIFT  (5U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_DATA_TYPE_CLRMSK (0XFFFFFF9FU)
#if defined(PVR_RESTRICTED)
/* FAULT_RO
Indicates read-only fault('1') or valid fault('0')
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_RO_SHIFT   (4U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_RO_CLRMSK  (0XFFFFFFEFU)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_RO_EN      (0X00000010U)
#if defined(PVR_RESTRICTED)
/* FAULT_PM_META_RO
Indicates pm/meta protected region fault
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_PM_META_RO_SHIFT (2U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_PM_META_RO_CLRMSK (0XFFFFFFFBU)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_PM_META_RO_EN (0X00000004U)
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_SHIFT      (0U)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_CLRMSK     (0XFFFFFFFEU)
#define DPX_CR_BIF_FAULT_BANK_MMU_STATUS_FAULT_EN         (0X00000001U)


#if defined(PVR_RESTRICTED)
/*

Provides details of the request that faulted on bank 0

*/
#endif /* PVR_RESTRICTED */
/*
    Register DPX_CR_BIF_FAULT_BANK_REQ_STATUS
*/
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS                  (0xC5D0U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_MASKFULL         (IMG_UINT64_C(0x03FFFFFFFFFFFFF0))
#if defined(PVR_RESTRICTED)
/* RNW*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_RNW_SHIFT        (57U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_RNW_CLRMSK       (IMG_UINT64_C(0XFDFFFFFFFFFFFFFF))
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_RNW_EN           (IMG_UINT64_C(0X0200000000000000))
#if defined(PVR_RESTRICTED)
/* TAG_SB*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_TAG_SB_SHIFT     (44U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_TAG_SB_CLRMSK    (IMG_UINT64_C(0XFE000FFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_ID*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_TAG_ID_SHIFT     (40U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_TAG_ID_CLRMSK    (IMG_UINT64_C(0XFFFFF0FFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS*/
#endif /* PVR_RESTRICTED */
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_ADDRESS_SHIFT    (4U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_ADDRESS_CLRMSK   (IMG_UINT64_C(0XFFFFFF000000000F))
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_ADDRESS_ALIGNSHIFT (4U)
#define DPX_CR_BIF_FAULT_BANK_REQ_STATUS_ADDRESS_ALIGNSIZE (16U)


#endif /* RGX_FEATURE_RAY_TRACING */

#if defined(PVR_RESTRICTED)
/*

   Indicates a page fault has occurred due to a non-Meta request and gives details of faulting request. Any write to this register will clear the contents and allow a subsequent fault to be reported

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MMU_FAULT_STATUS
*/
#define RGX_CR_MMU_FAULT_STATUS                           (0xE150U)
#define RGX_CR_MMU_FAULT_STATUS_MASKFULL                  (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS
Virtual address
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_ADDRESS_SHIFT             (28U)
#define RGX_CR_MMU_FAULT_STATUS_ADDRESS_CLRMSK            (IMG_UINT64_C(0X000000000FFFFFFF))
#if defined(PVR_RESTRICTED)
/* CONTEXT
Context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_CONTEXT_SHIFT             (20U)
#define RGX_CR_MMU_FAULT_STATUS_CONTEXT_CLRMSK            (IMG_UINT64_C(0XFFFFFFFFF00FFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_SB
Sideband tag
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_TAG_SB_SHIFT              (12U)
#define RGX_CR_MMU_FAULT_STATUS_TAG_SB_CLRMSK             (IMG_UINT64_C(0XFFFFFFFFFFF00FFF))
#if defined(PVR_RESTRICTED)
/* REQ_ID
Requester ID - see rgx_bif3_pack/documentation for encoding
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_REQ_ID_SHIFT              (6U)
#define RGX_CR_MMU_FAULT_STATUS_REQ_ID_CLRMSK             (IMG_UINT64_C(0XFFFFFFFFFFFFF03F))
#if defined(PVR_RESTRICTED)
/* LEVEL
MMU level that faulted: "00"=PT "01"=PD "10"=PC "11"=PC Base
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_LEVEL_SHIFT               (4U)
#define RGX_CR_MMU_FAULT_STATUS_LEVEL_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFFFFCF))
#if defined(PVR_RESTRICTED)
/* RNW
Indicates whether fault was caused by a read(1) or write(0) request
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_RNW_SHIFT                 (3U)
#define RGX_CR_MMU_FAULT_STATUS_RNW_CLRMSK                (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_MMU_FAULT_STATUS_RNW_EN                    (IMG_UINT64_C(0X0000000000000008))
#if defined(PVR_RESTRICTED)
/* TYPE
Type of fault: "00"=valid "10"=read-only "11"=pm/meta protected
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_TYPE_SHIFT                (1U)
#define RGX_CR_MMU_FAULT_STATUS_TYPE_CLRMSK               (IMG_UINT64_C(0XFFFFFFFFFFFFFFF9))
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_FAULT_SHIFT               (0U)
#define RGX_CR_MMU_FAULT_STATUS_FAULT_CLRMSK              (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_MMU_FAULT_STATUS_FAULT_EN                  (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*

   Indicates a page fault has occurred due to a Meta request and gives details of faulting request. Any write to this register will clear the contents and allow a subsequent fault to be reported

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_MMU_FAULT_STATUS_META
*/
#define RGX_CR_MMU_FAULT_STATUS_META                      (0xE158U)
#define RGX_CR_MMU_FAULT_STATUS_META_MASKFULL             (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* ADDRESS
Virtual address
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_ADDRESS_SHIFT        (28U)
#define RGX_CR_MMU_FAULT_STATUS_META_ADDRESS_CLRMSK       (IMG_UINT64_C(0X000000000FFFFFFF))
#if defined(PVR_RESTRICTED)
/* CONTEXT
Context
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_CONTEXT_SHIFT        (20U)
#define RGX_CR_MMU_FAULT_STATUS_META_CONTEXT_CLRMSK       (IMG_UINT64_C(0XFFFFFFFFF00FFFFF))
#if defined(PVR_RESTRICTED)
/* TAG_SB
Sideband tag
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_TAG_SB_SHIFT         (12U)
#define RGX_CR_MMU_FAULT_STATUS_META_TAG_SB_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFF00FFF))
#if defined(PVR_RESTRICTED)
/* REQ_ID
Requester ID - see rgx_bif3_pack/documentation for encoding
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_REQ_ID_SHIFT         (6U)
#define RGX_CR_MMU_FAULT_STATUS_META_REQ_ID_CLRMSK        (IMG_UINT64_C(0XFFFFFFFFFFFFF03F))
#if defined(PVR_RESTRICTED)
/* LEVEL
MMU level that faulted: "00"=PT "01"=PD "10"=PC "11"=PC Base
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_LEVEL_SHIFT          (4U)
#define RGX_CR_MMU_FAULT_STATUS_META_LEVEL_CLRMSK         (IMG_UINT64_C(0XFFFFFFFFFFFFFFCF))
#if defined(PVR_RESTRICTED)
/* RNW
Indicates whether fault was caused by a read(1) or write(0) request
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_RNW_SHIFT            (3U)
#define RGX_CR_MMU_FAULT_STATUS_META_RNW_CLRMSK           (IMG_UINT64_C(0XFFFFFFFFFFFFFFF7))
#define RGX_CR_MMU_FAULT_STATUS_META_RNW_EN               (IMG_UINT64_C(0X0000000000000008))
#if defined(PVR_RESTRICTED)
/* TYPE
Type of fault: "00"=valid "10"=read-only "11"=pm/meta protected
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_TYPE_SHIFT           (1U)
#define RGX_CR_MMU_FAULT_STATUS_META_TYPE_CLRMSK          (IMG_UINT64_C(0XFFFFFFFFFFFFFFF9))
#if defined(PVR_RESTRICTED)
/* FAULT
Indicates a fault has occured
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_MMU_FAULT_STATUS_META_FAULT_SHIFT          (0U)
#define RGX_CR_MMU_FAULT_STATUS_META_FAULT_CLRMSK         (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
#define RGX_CR_MMU_FAULT_STATUS_META_FAULT_EN             (IMG_UINT64_C(0X0000000000000001))


#if defined(PVR_RESTRICTED)
/*

	SLC Control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC3_CTRL_MISC
*/
#define RGX_CR_SLC3_CTRL_MISC                             (0xE200U)
#define RGX_CR_SLC3_CTRL_MISC_MASKFULL                    (IMG_UINT64_C(0x0000000000000007))
#if defined(PVR_RESTRICTED)
/* ADDR_DECODE_MODE default: LINEAR (0x00000000)
(null)
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_SHIFT      (0U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_CLRMSK     (0XFFFFFFF8U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_LINEAR     (00000000U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_IN_PAGE_HASH (0X00000001U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_FIXED_PVR_HASH (0X00000002U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_SCRAMBLE_PVR_HASH (0X00000003U)
#define RGX_CR_SLC3_CTRL_MISC_ADDR_DECODE_MODE_WEAVED_HASH (0X00000004U)


#if defined(PVR_RESTRICTED)
/*

	SLC Control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC3_SCRAMBLE
*/
#define RGX_CR_SLC3_SCRAMBLE                              (0xE208U)
#define RGX_CR_SLC3_SCRAMBLE_MASKFULL                     (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BITS
 Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC3_SCRAMBLE_BITS_SHIFT                   (0U)
#define RGX_CR_SLC3_SCRAMBLE_BITS_CLRMSK                  (IMG_UINT64_C(0000000000000000))


#if defined(PVR_RESTRICTED)
/*

	SLC Control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC3_SCRAMBLE2
*/
#define RGX_CR_SLC3_SCRAMBLE2                             (0xE210U)
#define RGX_CR_SLC3_SCRAMBLE2_MASKFULL                    (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BITS
 Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC3_SCRAMBLE2_BITS_SHIFT                  (0U)
#define RGX_CR_SLC3_SCRAMBLE2_BITS_CLRMSK                 (IMG_UINT64_C(0000000000000000))


#if defined(PVR_RESTRICTED)
/*

	SLC Control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC3_SCRAMBLE3
*/
#define RGX_CR_SLC3_SCRAMBLE3                             (0xE218U)
#define RGX_CR_SLC3_SCRAMBLE3_MASKFULL                    (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BITS
 Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC3_SCRAMBLE3_BITS_SHIFT                  (0U)
#define RGX_CR_SLC3_SCRAMBLE3_BITS_CLRMSK                 (IMG_UINT64_C(0000000000000000))


#if defined(PVR_RESTRICTED)
/*

	SLC Control registers

*/
#endif /* PVR_RESTRICTED */
/*
    Register RGX_CR_SLC3_SCRAMBLE4
*/
#define RGX_CR_SLC3_SCRAMBLE4                             (0xE260U)
#define RGX_CR_SLC3_SCRAMBLE4_MASKFULL                    (IMG_UINT64_C(0xFFFFFFFFFFFFFFFF))
#if defined(PVR_RESTRICTED)
/* BITS
 Pattern of bits used to determine the Cache Bank in Address Decode mode 0x3. The actual Cache Bank to use is determined by indexing into the Scramble Bits, see the SLC HW specification for more details 
*/
#endif /* PVR_RESTRICTED */
#define RGX_CR_SLC3_SCRAMBLE4_BITS_SHIFT                  (0U)
#define RGX_CR_SLC3_SCRAMBLE4_BITS_CLRMSK                 (IMG_UINT64_C(0000000000000000))


#endif /* _RGX_CR_DEFS_KM_H_ */

/*****************************************************************************
 End of file (rgx_cr_defs_km.h)
*****************************************************************************/

