

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_s'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.735 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lit_count_flag_loc = alloca i64 1"   --->   Operation 5 'alloca' 'lit_count_flag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_loc = alloca i64 1"   --->   Operation 6 'alloca' 'lit_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 8 'read' 'input_size_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_4"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln51 = icmp_eq  i32 %input_size_4, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %if.end, void %return" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:51]   --->   Operation 17 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.54ns O:3.54ns )   --->   "%boosterStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 18 'read' 'boosterStream_read' <Predicate = (!icmp_ln51)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_4, i32 4294967295"   --->   Operation 19 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%fence_ln59 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 %boosterStream, i32 4294967295, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 20 'fence' 'fence_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln57 = call void @lz4CompressPart1<4096, 1>_Pipeline_lz4_divide, i32 %boosterStream_read, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 21 'call' 'call_ln57' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 22 [1/2] (4.14ns)   --->   "%call_ln57 = call void @lz4CompressPart1<4096, 1>_Pipeline_lz4_divide, i32 %boosterStream_read, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57]   --->   Operation 22 'call' 'call_ln57' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%fence_ln88 = fence void @_ssdm_op_Fence, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream, i32 4294967295, i64 %lenOffset_Stream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:88]   --->   Operation 23 'fence' 'fence_ln88' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%lit_count_loc_load = load i32 %lit_count_loc"   --->   Operation 24 'load' 'lit_count_loc_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%lit_count_flag_loc_load = load i32 %lit_count_flag_loc"   --->   Operation 25 'load' 'lit_count_flag_loc_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (2.55ns)   --->   "%switch_ln88 = switch i32 %lit_count_loc_load, void %if.else48, i32 0, void %if.end54, i32 4096, void %if.end53" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:88]   --->   Operation 26 'switch' 'switch_ln88' <Predicate = (!icmp_ln51)> <Delay = 2.55>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %lit_count_loc_load, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:97]   --->   Operation 27 'bitconcatenate' 'tmpValue' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end53"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 1.58>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmpValue_1 = phi i64 %tmpValue, void %if.else48, i64 17592236966665, void %if.end"   --->   Operation 29 'phi' 'tmpValue_1' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%lit_count_flag = phi i32 %lit_count_flag_loc_load, void %if.else48, i32 1, void %if.end"   --->   Operation 30 'phi' 'lit_count_flag' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] ( I:3.72ns O:3.72ns )   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue_1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:99]   --->   Operation 31 'write' 'write_ln99' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_4 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln100 = br void %if.end54" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:100]   --->   Operation 32 'br' 'br_ln100' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 1.58>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%lit_count_flag_1 = phi i32 %lit_count_flag, void %if.end53, i32 %lit_count_flag_loc_load, void %if.end"   --->   Operation 33 'phi' 'lit_count_flag_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_lit_limit, i32 %lit_count_flag_1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:101]   --->   Operation 34 'write' 'write_ln101' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln102 = br void %return" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:102]   --->   Operation 35 'br' 'br_ln102' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:102]   --->   Operation 36 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 9.735ns
The critical path consists of the following:
	fifo read operation ('input_size') on port 'input_size' [10]  (3.634 ns)
	fifo write operation ('write_ln0') on port 'input_size_c' [12]  (3.634 ns)
	blocking operation 2.467 ns on control path)

 <State 2>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('sub') [22]  (2.552 ns)
	'call' operation 0 bit ('call_ln57', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57) to 'lz4CompressPart1<4096, 1>_Pipeline_lz4_divide' [24]  (1.588 ns)

 <State 3>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln57', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:57) to 'lz4CompressPart1<4096, 1>_Pipeline_lz4_divide' [24]  (4.140 ns)

 <State 4>: 7.866ns
The critical path consists of the following:
	'load' operation 32 bit ('lit_count_loc_load') on local variable 'lit_count_loc' [26]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('lit_count_flag') with incoming values : ('lit_count_flag_loc_load') [38]  (2.552 ns)
	multiplexor before 'phi' operation 64 bit ('tmpValue') with incoming values : ('tmpValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:97) [33]  (1.588 ns)
	'phi' operation 64 bit ('tmpValue') with incoming values : ('tmpValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:97) [33]  (0.000 ns)
	fifo write operation ('write_ln99', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:99) on port 'lenOffset_Stream' (/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:99) [35]  (3.726 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
