low-power 3D rendering engine; three-dimensional rendering engine; mobile PDA
	chip; mobile personal digital assistant chip; embedded DRAM macros;
	8-pixel-parallel rendering logic; reconfigurable bus; low power
	consumption; polygon-dependent access; line-block mapping;
	read-modify-write data transaction; CMOS embedded memory logic
	technology; 3D graphics rendering; 120 mW; 6 Mbit; 3.2 GB/s; 0.18
	micron
