-- VHDL test case input
output <= input0 WHEN sel = '0' ELSE input1;
