\hypertarget{trcHardwarePort_8h}{}\section{/var/www/html/\+S\+J\+S\+U-\/\+D\+E\+V-\/\+Linux/firmware/default/lib/\+L1\+\_\+\+Free\+R\+T\+O\+S/trace/trc\+Hardware\+Port.h File Reference}
\label{trcHardwarePort_8h}\index{/var/www/html/\+S\+J\+S\+U-\/\+D\+E\+V-\/\+Linux/firmware/default/lib/\+L1\+\_\+\+Free\+R\+T\+O\+S/trace/trc\+Hardware\+Port.\+h@{/var/www/html/\+S\+J\+S\+U-\/\+D\+E\+V-\/\+Linux/firmware/default/lib/\+L1\+\_\+\+Free\+R\+T\+O\+S/trace/trc\+Hardware\+Port.\+h}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include \char`\"{}trc\+Config.\+h\char`\"{}}\\*
Include dependency graph for trc\+Hardware\+Port.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=215pt]{df/d00/trcHardwarePort_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d6/d15/trcHardwarePort_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{trcHardwarePort_8h_a21f7f415caa76d8dbd38e75c0d30f1fa}{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG}~1
\item 
\#define \hyperlink{trcHardwarePort_8h_a5b4ef04472bb3f944ad48e4b78650c56}{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}~2
\item 
\#define \hyperlink{trcHardwarePort_8h_ac60ab0ea67a13fb19bbe6473a0da7041}{P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED}~-\/2	/$\ast$	-\/			-\/					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a93fadd8a42c5d0991e5a5f91c3dd70d3}{P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET}~-\/1	/$\ast$	-\/			-\/					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a4dcf47cf6e8f76e5d9f707334960794e}{P\+O\+R\+T\+\_\+\+H\+W\+Independent}~0	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a3ba0ee2a9d46c3b1b6c4c97289d26545}{P\+O\+R\+T\+\_\+\+Win32}~1	/$\ast$	Yes			Free\+R\+T\+OS on Win32	$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a09daeefb3d443cdf6227b7ef396d81e5}{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7}~2	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a4fce26bc7d05b65a9d26170992e6154a}{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0}~3	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a55b2c37d3ebfee40333c8867932226cf}{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM}~4	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a2484c6d4f72d67848d979f62f7a552ae}{P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600}~5	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a839e3c192996a88dbcfc84d607e25853}{P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24}~6	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a54ceb88b0cf2fff7dd04fc0d23f2822d}{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570}~7	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_aa8a25ef0c1bde5f5b8cbbce500fd0f9b}{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430}~8	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_aabc6b777bbce3104bb7f28ca95184b43}{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX}~9	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a48d6433b2d42c3f742dee100ec333fa8}{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405}~10	/$\ast$	No			Free\+R\+T\+OS			$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_aa0d8917070d1f8eba1fec621ff032584}{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440}~11	/$\ast$	No			Free\+R\+T\+OS			$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a78d285aa8232565d4d0eb93ce2166c56}{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE}~12	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a13d4708545aee5f70e959586c1ef255d}{P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X}~13	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_ad598fd089a3e4b43f0e547c79c7a0945}{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ}~14	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a475bb06cca34884f1961656dab71f915}{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9}~15	/$\ast$	No			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a33f23be989057b5eb0881e65c1bd61a8}{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0}~16	/$\ast$	Yes			Any					$\ast$/
\item 
\#define \hyperlink{trcHardwarePort_8h_a6c37ddce8e21a25780561011b02f60a9}{H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}~\hyperlink{trcHardwarePort_8h_a5b4ef04472bb3f944ad48e4b78650c56}{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}
\item 
\#define \hyperlink{trcHardwarePort_8h_ad9c2c8b705942deb597f2eb16c2f26f7}{H\+W\+T\+C\+\_\+\+C\+O\+U\+NT}~($\ast$((uint32\+\_\+t$\ast$)0x\+E000\+E018))
\item 
\#define \hyperlink{trcHardwarePort_8h_a80a3561b5199d48164780ebc201ece2c}{H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD}~(($\ast$(uint32\+\_\+t$\ast$)0x\+E000\+E014) + 1)
\item 
\#define \hyperlink{trcHardwarePort_8h_a60e701eb59d9c28d1b3e5e1d460dffff}{H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR}~48
\item 
\#define \hyperlink{trcHardwarePort_8h_aca2b05f81c6b6e9c817762ae4c8db646}{I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER}~0
\item 
\#define \hyperlink{trcHardwarePort_8h_ad3593420ccf9522c78d945a69edf1dc4}{v\+Trace\+Console\+Message}(x)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{trcHardwarePort_8h_ae077677c406c4b9afddd3348b83026b9}{v\+Trace\+Port\+Get\+Time\+Stamp} (uint32\+\_\+t $\ast$pui\+Timestamp)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG@{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}}
\index{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG@{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}{DIRECTION_DECREMENTING}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG~2}\hypertarget{trcHardwarePort_8h_a5b4ef04472bb3f944ad48e4b78650c56}{}\label{trcHardwarePort_8h_a5b4ef04472bb3f944ad48e4b78650c56}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG@{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG}}
\index{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG@{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG}{DIRECTION_INCREMENTING}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+I\+NG~1}\hypertarget{trcHardwarePort_8h_a21f7f415caa76d8dbd38e75c0d30f1fa}{}\label{trcHardwarePort_8h_a21f7f415caa76d8dbd38e75c0d30f1fa}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!H\+W\+T\+C\+\_\+\+C\+O\+U\+NT@{H\+W\+T\+C\+\_\+\+C\+O\+U\+NT}}
\index{H\+W\+T\+C\+\_\+\+C\+O\+U\+NT@{H\+W\+T\+C\+\_\+\+C\+O\+U\+NT}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{H\+W\+T\+C\+\_\+\+C\+O\+U\+NT}{HWTC_COUNT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+W\+T\+C\+\_\+\+C\+O\+U\+NT~($\ast$((uint32\+\_\+t$\ast$)0x\+E000\+E018))}\hypertarget{trcHardwarePort_8h_ad9c2c8b705942deb597f2eb16c2f26f7}{}\label{trcHardwarePort_8h_ad9c2c8b705942deb597f2eb16c2f26f7}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}}
\index{H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}{HWTC_COUNT_DIRECTION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+W\+T\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON~{\bf D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+D\+E\+C\+R\+E\+M\+E\+N\+T\+I\+NG}}\hypertarget{trcHardwarePort_8h_a6c37ddce8e21a25780561011b02f60a9}{}\label{trcHardwarePort_8h_a6c37ddce8e21a25780561011b02f60a9}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR@{H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR}}
\index{H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR@{H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR}{HWTC_DIVISOR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+W\+T\+C\+\_\+\+D\+I\+V\+I\+S\+OR~48}\hypertarget{trcHardwarePort_8h_a60e701eb59d9c28d1b3e5e1d460dffff}{}\label{trcHardwarePort_8h_a60e701eb59d9c28d1b3e5e1d460dffff}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD@{H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD}}
\index{H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD@{H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD}{HWTC_PERIOD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+W\+T\+C\+\_\+\+P\+E\+R\+I\+OD~(($\ast$(uint32\+\_\+t$\ast$)0x\+E000\+E014) + 1)}\hypertarget{trcHardwarePort_8h_a80a3561b5199d48164780ebc201ece2c}{}\label{trcHardwarePort_8h_a80a3561b5199d48164780ebc201ece2c}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER@{I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER}}
\index{I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER@{I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER}{IRQ_PRIORITY_ORDER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+R\+Q\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+O\+R\+D\+ER~0}\hypertarget{trcHardwarePort_8h_aca2b05f81c6b6e9c817762ae4c8db646}{}\label{trcHardwarePort_8h_aca2b05f81c6b6e9c817762ae4c8db646}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED@{P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED}}
\index{P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED@{P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED}{PORT_APPLICATION_DEFINED}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+I\+N\+ED~-\/2	/$\ast$	-\/			-\/					$\ast$/}\hypertarget{trcHardwarePort_8h_ac60ab0ea67a13fb19bbe6473a0da7041}{}\label{trcHardwarePort_8h_ac60ab0ea67a13fb19bbe6473a0da7041}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9}}
\index{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9}{PORT_ARM_CORTEX_A9}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+A9~15	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a475bb06cca34884f1961656dab71f915}{}\label{trcHardwarePort_8h_a475bb06cca34884f1961656dab71f915}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0}}
\index{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0}{PORT_ARM_CORTEX_M0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M0~16	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a33f23be989057b5eb0881e65c1bd61a8}{}\label{trcHardwarePort_8h_a33f23be989057b5eb0881e65c1bd61a8}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM}}
\index{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM@{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM}{PORT_ARM_CortexM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+A\+R\+M\+\_\+\+CortexM~4	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a55b2c37d3ebfee40333c8867932226cf}{}\label{trcHardwarePort_8h_a55b2c37d3ebfee40333c8867932226cf}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7@{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7}}
\index{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7@{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7}{PORT_Atmel_AT91SAM7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+A\+T91\+S\+A\+M7~2	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a09daeefb3d443cdf6227b7ef396d81e5}{}\label{trcHardwarePort_8h_a09daeefb3d443cdf6227b7ef396d81e5}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0@{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0}}
\index{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0@{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0}{PORT_Atmel_UC3A0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+Atmel\+\_\+\+U\+C3\+A0~3	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a4fce26bc7d05b65a9d26170992e6154a}{}\label{trcHardwarePort_8h_a4fce26bc7d05b65a9d26170992e6154a}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+H\+W\+Independent@{P\+O\+R\+T\+\_\+\+H\+W\+Independent}}
\index{P\+O\+R\+T\+\_\+\+H\+W\+Independent@{P\+O\+R\+T\+\_\+\+H\+W\+Independent}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+H\+W\+Independent}{PORT_HWIndependent}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+H\+W\+Independent~0	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a4dcf47cf6e8f76e5d9f707334960794e}{}\label{trcHardwarePort_8h_a4dcf47cf6e8f76e5d9f707334960794e}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24@{P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24}}
\index{P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24@{P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24}{PORT_Microchip_dsPIC_AND_PIC24}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+Microchip\+\_\+ds\+P\+I\+C\+\_\+\+A\+N\+D\+\_\+\+P\+I\+C24~6	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a839e3c192996a88dbcfc84d607e25853}{}\label{trcHardwarePort_8h_a839e3c192996a88dbcfc84d607e25853}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX@{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX}}
\index{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX@{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX}{PORT_MICROCHIP_PIC32MX}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MX~9	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_aabc6b777bbce3104bb7f28ca95184b43}{}\label{trcHardwarePort_8h_aabc6b777bbce3104bb7f28ca95184b43}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ@{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ}}
\index{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ@{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ}{PORT_MICROCHIP_PIC32MZ}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+M\+I\+C\+R\+O\+C\+H\+I\+P\+\_\+\+P\+I\+C32\+MZ~14	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_ad598fd089a3e4b43f0e547c79c7a0945}{}\label{trcHardwarePort_8h_ad598fd089a3e4b43f0e547c79c7a0945}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET@{P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET}}
\index{P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET@{P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET}{PORT_NOT_SET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+N\+O\+T\+\_\+\+S\+ET~-\/1	/$\ast$	-\/			-\/					$\ast$/}\hypertarget{trcHardwarePort_8h_a93fadd8a42c5d0991e5a5f91c3dd70d3}{}\label{trcHardwarePort_8h_a93fadd8a42c5d0991e5a5f91c3dd70d3}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X@{P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X}}
\index{P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X@{P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X}{PORT_NXP_LPC210X}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+N\+X\+P\+\_\+\+L\+P\+C210X~13	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a13d4708545aee5f70e959586c1ef255d}{}\label{trcHardwarePort_8h_a13d4708545aee5f70e959586c1ef255d}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600@{P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600}}
\index{P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600@{P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600}{PORT_Renesas_RX600}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+Renesas\+\_\+\+R\+X600~5	/$\ast$	Yes			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a2484c6d4f72d67848d979f62f7a552ae}{}\label{trcHardwarePort_8h_a2484c6d4f72d67848d979f62f7a552ae}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430@{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430}}
\index{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430@{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430}{PORT_TEXAS_INSTRUMENTS_MSP430}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+M\+S\+P430~8	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_aa8a25ef0c1bde5f5b8cbbce500fd0f9b}{}\label{trcHardwarePort_8h_aa8a25ef0c1bde5f5b8cbbce500fd0f9b}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570@{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570}}
\index{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570@{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570}{PORT_TEXAS_INSTRUMENTS_TMS570}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+T\+E\+X\+A\+S\+\_\+\+I\+N\+S\+T\+R\+U\+M\+E\+N\+T\+S\+\_\+\+T\+M\+S570~7	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a54ceb88b0cf2fff7dd04fc0d23f2822d}{}\label{trcHardwarePort_8h_a54ceb88b0cf2fff7dd04fc0d23f2822d}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+Win32@{P\+O\+R\+T\+\_\+\+Win32}}
\index{P\+O\+R\+T\+\_\+\+Win32@{P\+O\+R\+T\+\_\+\+Win32}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+Win32}{PORT_Win32}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+Win32~1	/$\ast$	Yes			Free\+R\+T\+OS on Win32	$\ast$/}\hypertarget{trcHardwarePort_8h_a3ba0ee2a9d46c3b1b6c4c97289d26545}{}\label{trcHardwarePort_8h_a3ba0ee2a9d46c3b1b6c4c97289d26545}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE}}
\index{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE}{PORT_XILINX_MICROBLAZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+M\+I\+C\+R\+O\+B\+L\+A\+ZE~12	/$\ast$	No			Any					$\ast$/}\hypertarget{trcHardwarePort_8h_a78d285aa8232565d4d0eb93ce2166c56}{}\label{trcHardwarePort_8h_a78d285aa8232565d4d0eb93ce2166c56}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405}}
\index{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405}{PORT_XILINX_PPC405}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C405~10	/$\ast$	No			Free\+R\+T\+OS			$\ast$/}\hypertarget{trcHardwarePort_8h_a48d6433b2d42c3f742dee100ec333fa8}{}\label{trcHardwarePort_8h_a48d6433b2d42c3f742dee100ec333fa8}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440}}
\index{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440@{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440}{PORT_XILINX_PPC440}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+X\+I\+L\+I\+N\+X\+\_\+\+P\+P\+C440~11	/$\ast$	No			Free\+R\+T\+OS			$\ast$/}\hypertarget{trcHardwarePort_8h_aa0d8917070d1f8eba1fec621ff032584}{}\label{trcHardwarePort_8h_aa0d8917070d1f8eba1fec621ff032584}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!v\+Trace\+Console\+Message@{v\+Trace\+Console\+Message}}
\index{v\+Trace\+Console\+Message@{v\+Trace\+Console\+Message}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{v\+Trace\+Console\+Message}{vTraceConsoleMessage}}]{\setlength{\rightskip}{0pt plus 5cm}\#define v\+Trace\+Console\+Message(
\begin{DoxyParamCaption}
\item[{}]{x}
\end{DoxyParamCaption}
)}\hypertarget{trcHardwarePort_8h_ad3593420ccf9522c78d945a69edf1dc4}{}\label{trcHardwarePort_8h_ad3593420ccf9522c78d945a69edf1dc4}


\subsection{Function Documentation}
\index{trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}!v\+Trace\+Port\+Get\+Time\+Stamp@{v\+Trace\+Port\+Get\+Time\+Stamp}}
\index{v\+Trace\+Port\+Get\+Time\+Stamp@{v\+Trace\+Port\+Get\+Time\+Stamp}!trc\+Hardware\+Port.\+h@{trc\+Hardware\+Port.\+h}}
\subsubsection[{\texorpdfstring{v\+Trace\+Port\+Get\+Time\+Stamp(uint32\+\_\+t $\ast$pui\+Timestamp)}{vTracePortGetTimeStamp(uint32_t *puiTimestamp)}}]{\setlength{\rightskip}{0pt plus 5cm}void v\+Trace\+Port\+Get\+Time\+Stamp (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t $\ast$}]{pui\+Timestamp}
\end{DoxyParamCaption}
)}\hypertarget{trcHardwarePort_8h_ae077677c406c4b9afddd3348b83026b9}{}\label{trcHardwarePort_8h_ae077677c406c4b9afddd3348b83026b9}
