var g_data = {"7":{"st":"inst","pa":0,"n":"/tb_CLA_8bit/DUT/CLA_4BIT_UNIT_1","l":"Verilog","sn":2,"ln":24,"du":{"n":"work.CLA_4bit","s":3,"b":1},"bc":[{"n":"tb_CLA_8bit","s":4,"b":1},{"n":"DUT","s":5,"b":1},{"n":"CLA_4BIT_UNIT_1","s":7,"z":1}],"loc":{"cp":80.55,"data":{"fe":[24,10,1]}}},"5":{"st":"inst","pa":0,"n":"/tb_CLA_8bit/DUT","l":"Verilog","sn":1,"ln":29,"du":{"n":"work.CLA_8bit","s":2,"b":1},"bc":[{"n":"tb_CLA_8bit","s":4,"b":1},{"n":"DUT","s":5,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":7,"zf":1,"tc":80.55,"fe":41.66}],"rec":{"cp":82.29,"data":{"fe":[32,15]}},"loc":{"cp":87.50,"data":{"fe":[8,5,1]}}},"4":{"st":"inst","pa":0,"n":"/tb_CLA_8bit","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_CLA_8bit","s":1,"b":1},"bc":[{"n":"tb_CLA_8bit","s":4,"z":1}],"children":[{"n":"DUT","id":5,"zf":1,"tc":82.29,"fe":46.87}],"rec":{"cp":51.63,"data":{"b":[4,2],"fc":[2,0],"fe":[32,15],"t":[266,163]}},"loc":{"cp":49.75,"data":{"b":[4,2,1],"fc":[2,0,1],"t":[202,99,1]}}},"2":{"st":"du","pa":0,"n":"work.CLA_8bit","l":"Verilog","sn":2,"ln":1,"one_inst":5,"loc":{"cp":87.50,"data":{"fe":[8,5,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_CLA_8bit","l":"Verilog","sn":1,"ln":3,"one_inst":4,"loc":{"cp":49.75,"data":{"b":[4,2,1],"fc":[2,0,1],"t":[202,99,1]}}}};
processSummaryData(g_data);