#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 30 15:21:30 2021
# Process ID: 20822
# Current directory: /home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/top.vds
# Journal file: /home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20882
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.441 ; gain = 16.801 ; free physical = 1229 ; free virtual = 7740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'GTP_TX_RX' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/GTP_TX_RX.v:26]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/.Xil/Vivado-20822-daphne.linktest.lme/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (1#1) [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/.Xil/Vivado-20822-daphne.linktest.lme/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/daphnelme/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'GTP_TX_RX' (4#1) [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/GTP_TX_RX.v:26]
INFO: [Synth 8-6157] synthesizing module 'top_logic' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_logic' (5#1) [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top_logic.v:23]
WARNING: [Synth 8-7071] port 'led0' of module 'top_logic' is unconnected for instance 'tx' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7071] port 'led1' of module 'top_logic' is unconnected for instance 'tx' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7071] port 'led2' of module 'top_logic' is unconnected for instance 'tx' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7071] port 'led3' of module 'top_logic' is unconnected for instance 'tx' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7023] instance 'tx' of module 'top_logic' has 12 connections declared, but only 8 given [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:78]
INFO: [Synth 8-6157] synthesizing module 'rx' [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/rx.v:138]
INFO: [Synth 8-6155] done synthesizing module 'rx' (6#1) [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.852 ; gain = 74.211 ; free physical = 1255 ; free virtual = 7768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.691 ; gain = 89.051 ; free physical = 1251 ; free virtual = 7763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.691 ; gain = 89.051 ; free physical = 1251 ; free virtual = 7763
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2300.629 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7755
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'GTP_TX_RX/gtwizard_0_support_i'
WARNING: [Vivado 12-584] No ports matched ''. [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc:8]
Finished Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'GTP_TX_RX/gtwizard_0_support_i'
Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc]
WARNING: [Vivado 12-2489] -period contains time 4.166700 which will be rounded to 4.167 to ensure it is an integer multiple of 1 picosecond [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'RP_CLK_IN_P'. [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc:73]
Finished Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/constrs_1/new/const_DAPHNE.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.461 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.461 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2426.461 ; gain = 220.820 ; free physical = 1221 ; free virtual = 7733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2426.461 ; gain = 220.820 ; free physical = 1221 ; free virtual = 7733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for GTP_TX_RX/gtwizard_0_support_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2426.461 ; gain = 220.820 ; free physical = 1221 ; free virtual = 7733
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'top_logic'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE4 |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'top_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2426.461 ; gain = 220.820 ; free physical = 1211 ; free virtual = 7724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 55    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	             531K Bit	(17000 X 32 bit)          RAMs := 1     
	              34K Bit	(1024 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tx/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tx/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tx/storage_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 2452.453 ; gain = 246.812 ; free physical = 1158 ; free virtual = 7676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tx/storage_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                    | 
+------------+----------------+-----------+----------------------+-------------------------------+
|top         | rx/storage_reg | Implied   | 32 K x 32            | RAM64X1D x 532	RAM64M x 2660	 | 
+------------+----------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 2452.457 ; gain = 246.816 ; free physical = 1039 ; free virtual = 7556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 2452.457 ; gain = 246.816 ; free physical = 1002 ; free virtual = 7519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | tx/storage_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                    | 
+------------+----------------+-----------+----------------------+-------------------------------+
|top         | rx/storage_reg | Implied   | 32 K x 32            | RAM64X1D x 532	RAM64M x 2660	 | 
+------------+----------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tx/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2528.484 ; gain = 322.844 ; free physical = 981 ; free virtual = 7499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \GTP_TX_RX/gtwizard_0_support_i  has unconnected pin gt0_txcharisk_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \GTP_TX_RX/gtwizard_0_support_i  has unconnected pin gt0_txcharisk_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \GTP_TX_RX/gtwizard_0_support_i  has unconnected pin gt0_txcharisk_in[1]
WARNING: [Synth 8-3295] tying undriven pin GTP_TX_RX/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin GTP_TX_RX/gt_txfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin GTP_TX_RX/gt0_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin GTP_TX_RX/gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 979 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 979 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 978 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 978 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 977 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 977 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtwizard_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |gtwizard |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    26|
|4     |LUT1     |     9|
|5     |LUT2     |   201|
|6     |LUT3     |    99|
|7     |LUT4     |  1788|
|8     |LUT5     |  1075|
|9     |LUT6     |  3361|
|10    |MUXF7    |  1104|
|11    |MUXF8    |   528|
|12    |RAM64M   |  2660|
|13    |RAM64X1D |   532|
|14    |RAMB36E1 |     1|
|15    |FDCE     |     5|
|16    |FDRE     |   306|
|17    |FDSE     |    21|
|18    |IBUF     |     5|
|19    |IBUFDS   |     1|
|20    |OBUF     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.488 ; gain = 322.848 ; free physical = 977 ; free virtual = 7495
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2528.488 ; gain = 191.078 ; free physical = 1032 ; free virtual = 7550
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2528.492 ; gain = 322.848 ; free physical = 1032 ; free virtual = 7550
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2528.492 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7618
INFO: [Netlist 29-17] Analyzing 4852 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'rx' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2528.492 ; gain = 0.000 ; free physical = 1010 ; free virtual = 7528
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3192 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 2660 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 532 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 2528.492 ; gain = 322.957 ; free physical = 1176 ; free virtual = 7693
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 30 15:23:41 2021...
