

================================================================
== Vivado HLS Report for 'Multiply'
================================================================
* Date:           Wed May 13 23:30:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.931 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %y) nounwind" [aes.c:343]   --->   Operation 2 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x) nounwind" [aes.c:343]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%trunc_ln349 = trunc i5 %y_read to i1" [aes.c:349]   --->   Operation 4 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%select_ln349 = select i1 %trunc_ln349, i8 -1, i8 0" [aes.c:349]   --->   Operation 5 'select' 'select_ln349' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%and_ln349 = and i8 %select_ln349, %x_read" [aes.c:349]   --->   Operation 6 'and' 'and_ln349' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %y_read, i32 1)" [aes.c:349]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309)   --->   "%shl_ln309 = shl i8 %x_read, 1" [aes.c:309->aes.c:346]   --->   Operation 8 'shl' 'shl_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_read, i32 7)" [aes.c:309->aes.c:346]   --->   Operation 9 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309)   --->   "%select_ln309 = select i1 %tmp_1, i8 27, i8 0" [aes.c:309->aes.c:346]   --->   Operation 10 'select' 'select_ln309' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln309 = xor i8 %select_ln309, %shl_ln309" [aes.c:309->aes.c:346]   --->   Operation 11 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%select_ln349_1 = select i1 %tmp, i8 -1, i8 0" [aes.c:349]   --->   Operation 12 'select' 'select_ln349_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%and_ln349_1 = and i8 %xor_ln309, %select_ln349_1" [aes.c:349]   --->   Operation 13 'and' 'and_ln349_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %y_read, i32 2)" [aes.c:349]   --->   Operation 14 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_1)   --->   "%shl_ln309_1 = shl i8 %xor_ln309, 1" [aes.c:309->aes.c:347]   --->   Operation 15 'shl' 'shl_ln309_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln309, i32 7)" [aes.c:309->aes.c:347]   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_1)   --->   "%select_ln309_1 = select i1 %tmp_3, i8 27, i8 0" [aes.c:309->aes.c:347]   --->   Operation 17 'select' 'select_ln309_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln309_1 = xor i8 %select_ln309_1, %shl_ln309_1" [aes.c:309->aes.c:347]   --->   Operation 18 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%select_ln349_2 = select i1 %tmp_2, i8 -1, i8 0" [aes.c:349]   --->   Operation 19 'select' 'select_ln349_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%and_ln349_2 = and i8 %xor_ln309_1, %select_ln349_2" [aes.c:349]   --->   Operation 20 'and' 'and_ln349_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %y_read, i32 3)" [aes.c:349]   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%shl_ln309_2 = shl i8 %xor_ln309_1, 1" [aes.c:309->aes.c:348]   --->   Operation 22 'shl' 'shl_ln309_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln309_1, i32 7)" [aes.c:309->aes.c:348]   --->   Operation 23 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%select_ln309_2 = select i1 %tmp_5, i8 27, i8 0" [aes.c:309->aes.c:348]   --->   Operation 24 'select' 'select_ln309_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%xor_ln309_2 = xor i8 %select_ln309_2, %shl_ln309_2" [aes.c:309->aes.c:348]   --->   Operation 25 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%select_ln349_3 = select i1 %tmp_4, i8 -1, i8 0" [aes.c:349]   --->   Operation 26 'select' 'select_ln349_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_1)   --->   "%and_ln349_3 = and i8 %xor_ln309_2, %select_ln349_3" [aes.c:349]   --->   Operation 27 'and' 'and_ln349_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln349_2)   --->   "%xor_ln349 = xor i8 %and_ln349_1, %and_ln349" [aes.c:349]   --->   Operation 28 'xor' 'xor_ln349' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.75ns) (out node of the LUT)   --->   "%xor_ln349_1 = xor i8 %and_ln349_3, %and_ln349_2" [aes.c:349]   --->   Operation 29 'xor' 'xor_ln349_1' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln349_2 = xor i8 %xor_ln349_1, %xor_ln349" [aes.c:349]   --->   Operation 30 'xor' 'xor_ln349_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "ret i8 %xor_ln349_2" [aes.c:349]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.93ns
The critical path consists of the following:
	wire read on port 'x' (aes.c:343) [4]  (0 ns)
	'shl' operation ('shl_ln309', aes.c:309->aes.c:346) [9]  (0 ns)
	'xor' operation ('x', aes.c:309->aes.c:346) [12]  (0.757 ns)
	'shl' operation ('shl_ln309_1', aes.c:309->aes.c:347) [16]  (0 ns)
	'xor' operation ('x', aes.c:309->aes.c:347) [19]  (0.757 ns)
	'and' operation ('and_ln349_2', aes.c:349) [21]  (0 ns)
	'xor' operation ('xor_ln349_1', aes.c:349) [30]  (0.757 ns)
	'xor' operation ('xor_ln349_2', aes.c:349) [31]  (0.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
