Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\niels\Documents\VoiceGame_VHDL\NIOSII_Test.qsys --block-symbol-file --output-directory=C:\Users\niels\Documents\VoiceGame_VHDL\NIOSII_Test --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VoiceGame_VHDL/NIOSII_Test.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Progress: Parameterizing module alt_vip_cl_tpg_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_Test.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII_Test.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII_Test.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: NIOSII_Test.: You have exported the interface onchip_memory2_0.s2 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1
Warning: NIOSII_Test.: You have exported the interface onchip_memory2_0.s2 but not its associated reset interface.  Export the driver(s) of onchip_memory2_0.reset1
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\niels\Documents\VoiceGame_VHDL\NIOSII_Test.qsys --synthesis=VHDL --output-directory=C:\Users\niels\Documents\VoiceGame_VHDL\NIOSII_Test\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VoiceGame_VHDL/NIOSII_Test.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Progress: Parameterizing module alt_vip_cl_tpg_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_Test.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII_Test.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII_Test.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: NIOSII_Test.: You have exported the interface onchip_memory2_0.s2 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1
Warning: NIOSII_Test.: You have exported the interface onchip_memory2_0.s2 but not its associated reset interface.  Export the driver(s) of onchip_memory2_0.reset1
Info: NIOSII_Test: Generating NIOSII_Test "NIOSII_Test" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "NIOSII_Test" instantiated altera_up_avalon_audio "audio_0"
Info: audio_pll_0: "NIOSII_Test" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: jtag_uart_0: Starting RTL generation for module 'NIOSII_Test_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSII_Test_jtag_uart_0 --dir=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0003_jtag_uart_0_gen//NIOSII_Test_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOSII_Test_jtag_uart_0'
Info: jtag_uart_0: "NIOSII_Test" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'NIOSII_Test_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSII_Test_new_sdram_controller_0 --dir=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0004_new_sdram_controller_0_gen//NIOSII_Test_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'NIOSII_Test_new_sdram_controller_0'
Info: new_sdram_controller_0: "NIOSII_Test" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "NIOSII_Test" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOSII_Test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_Test_onchip_memory2_0 --dir=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0005_onchip_memory2_0_gen//NIOSII_Test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOSII_Test_onchip_memory2_0'
Info: onchip_memory2_0: "NIOSII_Test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sys_sdram_pll_0: "NIOSII_Test" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSII_Test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOSII_Test" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "NIOSII_Test" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "NIOSII_Test" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_up_altpll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'NIOSII_Test_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSII_Test_nios2_gen2_0_cpu --dir=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/niels/AppData/Local/Temp/alt9695_1773208946234039792.dir/0011_cpu_gen//NIOSII_Test_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.12.04 17:41:50 (*) Starting Nios II generation
Info: cpu: # 2023.12.04 17:41:50 (*)   Checking for plaintext license.
Info: cpu: # 2023.12.04 17:41:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.12.04 17:41:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.12.04 17:41:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.12.04 17:41:53 (*)   Plaintext license not found.
Info: cpu: # 2023.12.04 17:41:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.12.04 17:41:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.12.04 17:41:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.12.04 17:41:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.12.04 17:41:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.12.04 17:41:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.12.04 17:41:54 (*)   Creating all objects for CPU
Info: cpu: # 2023.12.04 17:41:54 (*)     Testbench
Info: cpu: # 2023.12.04 17:41:54 (*)     Instruction decoding
Info: cpu: # 2023.12.04 17:41:54 (*)       Instruction fields
Info: cpu: # 2023.12.04 17:41:54 (*)       Instruction decodes
Info: cpu: # 2023.12.04 17:41:55 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.12.04 17:41:55 (*)       Instruction controls
Info: cpu: # 2023.12.04 17:41:55 (*)     Pipeline frontend
Info: cpu: # 2023.12.04 17:41:56 (*)     Pipeline backend
Info: cpu: # 2023.12.04 17:41:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.12.04 17:42:02 (*)   Creating encrypted RTL
Info: cpu: # 2023.12.04 17:42:03 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSII_Test_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: audio_0_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_0_avalon_audio_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: audio_0_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_0_avalon_audio_slave_agent"
Info: audio_0_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_0_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/niels/Documents/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/niels/Documents/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/niels/Documents/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/niels/Documents/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/niels/Documents/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOSII_Test: Done "NIOSII_Test" with 37 modules, 68 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
