strict digraph "" {
	node [label="\N"];
	"3812:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b4a490>",
		clk_sens=True,
		fillcolor=gold,
		label="3812:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'sample_point', 'bit_de_stuff', 'arbitration_field_d', 'arbitration_cnt']"];
	"3813:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b4a610>",
		fillcolor=turquoise,
		label="3813:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3812:AL" -> "3813:BL"	 [cond="[]",
		lineno=None];
	"Leaf_3812:AL"	 [def_var="['arbitration_cnt']",
		label="Leaf_3812:AL"];
	"3815:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4acd0>",
		fillcolor=firebrick,
		label="3815:NS
arbitration_cnt <= 5'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4acd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3815:NS" -> "Leaf_3812:AL"	 [cond="[]",
		lineno=None];
	"3817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b4a6d0>",
		fillcolor=springgreen,
		label="3817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3818:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4a910>",
		fillcolor=firebrick,
		label="3818:NS
arbitration_cnt <= #Tp arbitration_cnt + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4a910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3817:IF" -> "3818:NS"	 [cond="['arbitration_field_d']",
		label=arbitration_field_d,
		lineno=3817];
	"3820:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4a710>",
		fillcolor=firebrick,
		label="3820:NS
arbitration_cnt <= #Tp 5'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4a710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3817:IF" -> "3820:NS"	 [cond="['arbitration_field_d']",
		label="!(arbitration_field_d)",
		lineno=3817];
	"3818:NS" -> "Leaf_3812:AL"	 [cond="[]",
		lineno=None];
	"3820:NS" -> "Leaf_3812:AL"	 [cond="[]",
		lineno=None];
	"3816:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b4a690>",
		fillcolor=springgreen,
		label="3816:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3816:IF" -> "3817:IF"	 [cond="['sample_point', 'bit_de_stuff']",
		label="(sample_point && !bit_de_stuff)",
		lineno=3816];
	"3814:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b4a650>",
		fillcolor=springgreen,
		label="3814:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3814:IF" -> "3815:NS"	 [cond="['rst']",
		label=rst,
		lineno=3814];
	"3814:IF" -> "3816:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3814];
	"3813:BL" -> "3814:IF"	 [cond="[]",
		lineno=None];
}
