//
// Written by Synplify Pro 
// Product Version "R-2021.03M-SP1"
// Program "Synplify Pro", Mapper "map202103act, Build 148R"
// Wed Jun 15 20:55:02 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\j:\liberosoc\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\j:\liberosoc\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\j:\liberosoc\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\j:\liberosoc\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\j:\liberosoc\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\j:\liberosoc\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\j:\liberosoc\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\j:\liberosoc\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\j:\liberosoc\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\hdl\spi_master.vhd "
// file 10 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 11 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 12 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 13 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root_sb\ccc_0\root_sb_ccc_0_fccc.vhd "
// file 14 "\j:\liberosoc\synplifypro\lib\generic\smartfusion2.vhd "
// file 15 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 16 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root_sb_mss\root_sb_mss_syn.vhd "
// file 17 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 18 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\hdl\stamp.vhd "
// file 19 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 20 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 21 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root_sb\fabosc_0\root_sb_fabosc_0_osc.vhd "
// file 22 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root_sb_mss\root_sb_mss.vhd "
// file 23 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root_sb\root_sb.vhd "
// file 24 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\component\work\root\root.vhd "
// file 25 "\j:\liberosoc\synplifypro\lib\nlconst.dat "
// file 26 "\c:\users\jl\source\repos\hermess\hermess-firmware\fpga\designer\root\synthesis.fdc "

`timescale 100 ps/100 ps
module root_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  MSS_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output MSS_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire MSS_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @13:103
  CLKINT GL0_INST (
	.Y(MSS_FIC_0_CLK),
	.A(GL0_net)
);
//@23:565
// @13:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000045174000318C6318C1F18C61EC0404040400101;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_CCC_0_FCCC */

module COREAPB3_MUXPTOB3 (
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  TM_PADDRS,
  iPSELS_raw_1_0_0,
  PSELSBUS,
  MSS_STAMP_2_PRDATA,
  MSS_STAMP_PRDATA,
  MSS_STAMP_4_PRDATA,
  MSS_STAMP_5_PRDATA,
  MSS_STAMP_1_PRDATA,
  MSS_STAMP_3_PRDATA,
  MSS_STAMP_PSELx
)
;
output [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [14:12] TM_PADDRS ;
input iPSELS_raw_1_0_0 ;
output [2:0] PSELSBUS ;
input [31:0] MSS_STAMP_2_PRDATA ;
input [31:0] MSS_STAMP_PRDATA ;
input [31:0] MSS_STAMP_4_PRDATA ;
input [31:0] MSS_STAMP_5_PRDATA ;
input [31:0] MSS_STAMP_1_PRDATA ;
input [31:0] MSS_STAMP_3_PRDATA ;
input MSS_STAMP_PSELx ;
wire iPSELS_raw_1_0_0 ;
wire MSS_STAMP_PSELx ;
wire N_268 ;
wire N_269 ;
wire N_270 ;
wire N_271 ;
wire N_272 ;
wire N_273 ;
wire N_274 ;
wire N_275 ;
wire N_276 ;
wire N_277 ;
wire N_278 ;
wire N_279 ;
wire N_280 ;
wire N_281 ;
wire N_282 ;
wire N_283 ;
wire N_284 ;
wire N_285 ;
wire N_286 ;
wire N_287 ;
wire N_288 ;
wire N_289 ;
wire N_290 ;
wire N_291 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_295 ;
wire N_296 ;
wire N_297 ;
wire N_298 ;
wire N_299 ;
wire N_300 ;
wire N_301 ;
wire N_302 ;
wire N_303 ;
wire N_304 ;
wire N_305 ;
wire N_306 ;
wire N_307 ;
wire N_308 ;
wire N_309 ;
wire N_310 ;
wire N_311 ;
wire N_312 ;
wire N_313 ;
wire N_314 ;
wire N_315 ;
wire N_316 ;
wire N_317 ;
wire N_318 ;
wire N_319 ;
wire N_320 ;
wire N_321 ;
wire N_322 ;
wire N_323 ;
wire N_324 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire N_328 ;
wire N_329 ;
wire N_330 ;
wire N_331 ;
wire N_332 ;
wire N_333 ;
wire N_334 ;
wire N_335 ;
wire N_336 ;
wire N_337 ;
wire N_338 ;
wire N_339 ;
wire N_340 ;
wire N_341 ;
wire N_342 ;
wire N_343 ;
wire N_344 ;
wire N_345 ;
wire N_346 ;
wire N_347 ;
wire N_348 ;
wire N_349 ;
wire N_350 ;
wire N_351 ;
wire N_352 ;
wire N_353 ;
wire N_354 ;
wire N_355 ;
wire N_356 ;
wire N_357 ;
wire N_358 ;
wire N_359 ;
wire N_360 ;
wire N_361 ;
wire N_362 ;
wire N_363 ;
wire PRDATA_sn_N_6 ;
wire PRDATA_sn_N_5 ;
wire N_364 ;
wire N_365 ;
wire N_366 ;
wire N_367 ;
wire N_368 ;
wire N_369 ;
wire N_370 ;
wire N_371 ;
wire N_372 ;
wire N_373 ;
wire N_374 ;
wire N_375 ;
wire N_376 ;
wire N_377 ;
wire N_378 ;
wire N_379 ;
wire N_380 ;
wire N_381 ;
wire N_382 ;
wire N_383 ;
wire N_384 ;
wire N_385 ;
wire N_386 ;
wire N_387 ;
wire N_388 ;
wire N_134 ;
wire N_133 ;
wire N_132 ;
wire N_131 ;
wire N_130 ;
wire N_129 ;
wire N_128 ;
wire GND ;
wire VCC ;
// @10:94
  CFG3 \PRDATA_2[0]  (
	.A(MSS_STAMP_3_PRDATA[0]),
	.B(MSS_STAMP_1_PRDATA[0]),
	.C(PSELSBUS[1]),
	.Y(N_268)
);
defparam \PRDATA_2[0] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[1]  (
	.A(MSS_STAMP_3_PRDATA[1]),
	.B(MSS_STAMP_1_PRDATA[1]),
	.C(PSELSBUS[1]),
	.Y(N_269)
);
defparam \PRDATA_2[1] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[2]  (
	.A(MSS_STAMP_3_PRDATA[2]),
	.B(MSS_STAMP_1_PRDATA[2]),
	.C(PSELSBUS[1]),
	.Y(N_270)
);
defparam \PRDATA_2[2] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[3]  (
	.A(MSS_STAMP_3_PRDATA[3]),
	.B(MSS_STAMP_1_PRDATA[3]),
	.C(PSELSBUS[1]),
	.Y(N_271)
);
defparam \PRDATA_2[3] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[4]  (
	.A(MSS_STAMP_3_PRDATA[4]),
	.B(MSS_STAMP_1_PRDATA[4]),
	.C(PSELSBUS[1]),
	.Y(N_272)
);
defparam \PRDATA_2[4] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[5]  (
	.A(MSS_STAMP_3_PRDATA[5]),
	.B(MSS_STAMP_1_PRDATA[5]),
	.C(PSELSBUS[1]),
	.Y(N_273)
);
defparam \PRDATA_2[5] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[6]  (
	.A(MSS_STAMP_3_PRDATA[6]),
	.B(MSS_STAMP_1_PRDATA[6]),
	.C(PSELSBUS[1]),
	.Y(N_274)
);
defparam \PRDATA_2[6] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[7]  (
	.A(MSS_STAMP_3_PRDATA[7]),
	.B(MSS_STAMP_1_PRDATA[7]),
	.C(PSELSBUS[1]),
	.Y(N_275)
);
defparam \PRDATA_2[7] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[8]  (
	.A(MSS_STAMP_3_PRDATA[8]),
	.B(MSS_STAMP_1_PRDATA[8]),
	.C(PSELSBUS[1]),
	.Y(N_276)
);
defparam \PRDATA_2[8] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[9]  (
	.A(MSS_STAMP_3_PRDATA[9]),
	.B(MSS_STAMP_1_PRDATA[9]),
	.C(PSELSBUS[1]),
	.Y(N_277)
);
defparam \PRDATA_2[9] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[10]  (
	.A(MSS_STAMP_3_PRDATA[10]),
	.B(MSS_STAMP_1_PRDATA[10]),
	.C(PSELSBUS[1]),
	.Y(N_278)
);
defparam \PRDATA_2[10] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[11]  (
	.A(MSS_STAMP_3_PRDATA[11]),
	.B(MSS_STAMP_1_PRDATA[11]),
	.C(PSELSBUS[1]),
	.Y(N_279)
);
defparam \PRDATA_2[11] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[12]  (
	.A(MSS_STAMP_3_PRDATA[12]),
	.B(MSS_STAMP_1_PRDATA[12]),
	.C(PSELSBUS[1]),
	.Y(N_280)
);
defparam \PRDATA_2[12] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[13]  (
	.A(MSS_STAMP_3_PRDATA[13]),
	.B(MSS_STAMP_1_PRDATA[13]),
	.C(PSELSBUS[1]),
	.Y(N_281)
);
defparam \PRDATA_2[13] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[14]  (
	.A(MSS_STAMP_3_PRDATA[14]),
	.B(MSS_STAMP_1_PRDATA[14]),
	.C(PSELSBUS[1]),
	.Y(N_282)
);
defparam \PRDATA_2[14] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[15]  (
	.A(MSS_STAMP_3_PRDATA[15]),
	.B(MSS_STAMP_1_PRDATA[15]),
	.C(PSELSBUS[1]),
	.Y(N_283)
);
defparam \PRDATA_2[15] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[16]  (
	.A(MSS_STAMP_3_PRDATA[16]),
	.B(MSS_STAMP_1_PRDATA[16]),
	.C(PSELSBUS[1]),
	.Y(N_284)
);
defparam \PRDATA_2[16] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[17]  (
	.A(MSS_STAMP_3_PRDATA[17]),
	.B(MSS_STAMP_1_PRDATA[17]),
	.C(PSELSBUS[1]),
	.Y(N_285)
);
defparam \PRDATA_2[17] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[18]  (
	.A(MSS_STAMP_3_PRDATA[18]),
	.B(MSS_STAMP_1_PRDATA[18]),
	.C(PSELSBUS[1]),
	.Y(N_286)
);
defparam \PRDATA_2[18] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[19]  (
	.A(MSS_STAMP_3_PRDATA[19]),
	.B(MSS_STAMP_1_PRDATA[19]),
	.C(PSELSBUS[1]),
	.Y(N_287)
);
defparam \PRDATA_2[19] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[20]  (
	.A(MSS_STAMP_3_PRDATA[20]),
	.B(MSS_STAMP_1_PRDATA[20]),
	.C(PSELSBUS[1]),
	.Y(N_288)
);
defparam \PRDATA_2[20] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[21]  (
	.A(MSS_STAMP_3_PRDATA[21]),
	.B(MSS_STAMP_1_PRDATA[21]),
	.C(PSELSBUS[1]),
	.Y(N_289)
);
defparam \PRDATA_2[21] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[22]  (
	.A(MSS_STAMP_3_PRDATA[22]),
	.B(MSS_STAMP_1_PRDATA[22]),
	.C(PSELSBUS[1]),
	.Y(N_290)
);
defparam \PRDATA_2[22] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[23]  (
	.A(MSS_STAMP_3_PRDATA[23]),
	.B(MSS_STAMP_1_PRDATA[23]),
	.C(PSELSBUS[1]),
	.Y(N_291)
);
defparam \PRDATA_2[23] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[24]  (
	.A(MSS_STAMP_3_PRDATA[24]),
	.B(MSS_STAMP_1_PRDATA[24]),
	.C(PSELSBUS[1]),
	.Y(N_292)
);
defparam \PRDATA_2[24] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[25]  (
	.A(MSS_STAMP_3_PRDATA[25]),
	.B(MSS_STAMP_1_PRDATA[25]),
	.C(PSELSBUS[1]),
	.Y(N_293)
);
defparam \PRDATA_2[25] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[26]  (
	.A(MSS_STAMP_3_PRDATA[26]),
	.B(MSS_STAMP_1_PRDATA[26]),
	.C(PSELSBUS[1]),
	.Y(N_294)
);
defparam \PRDATA_2[26] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[27]  (
	.A(MSS_STAMP_3_PRDATA[27]),
	.B(MSS_STAMP_1_PRDATA[27]),
	.C(PSELSBUS[1]),
	.Y(N_295)
);
defparam \PRDATA_2[27] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[28]  (
	.A(MSS_STAMP_3_PRDATA[28]),
	.B(MSS_STAMP_1_PRDATA[28]),
	.C(PSELSBUS[1]),
	.Y(N_296)
);
defparam \PRDATA_2[28] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[29]  (
	.A(MSS_STAMP_3_PRDATA[29]),
	.B(MSS_STAMP_1_PRDATA[29]),
	.C(PSELSBUS[1]),
	.Y(N_297)
);
defparam \PRDATA_2[29] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[30]  (
	.A(MSS_STAMP_3_PRDATA[30]),
	.B(MSS_STAMP_1_PRDATA[30]),
	.C(PSELSBUS[1]),
	.Y(N_298)
);
defparam \PRDATA_2[30] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_2[31]  (
	.A(MSS_STAMP_3_PRDATA[31]),
	.B(MSS_STAMP_1_PRDATA[31]),
	.C(PSELSBUS[1]),
	.Y(N_299)
);
defparam \PRDATA_2[31] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[0]  (
	.A(MSS_STAMP_5_PRDATA[0]),
	.B(MSS_STAMP_4_PRDATA[0]),
	.C(PSELSBUS[0]),
	.Y(N_300)
);
defparam \PRDATA_3[0] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[1]  (
	.A(MSS_STAMP_5_PRDATA[1]),
	.B(MSS_STAMP_4_PRDATA[1]),
	.C(PSELSBUS[0]),
	.Y(N_301)
);
defparam \PRDATA_3[1] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[2]  (
	.A(MSS_STAMP_5_PRDATA[2]),
	.B(MSS_STAMP_4_PRDATA[2]),
	.C(PSELSBUS[0]),
	.Y(N_302)
);
defparam \PRDATA_3[2] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[3]  (
	.A(MSS_STAMP_5_PRDATA[3]),
	.B(MSS_STAMP_4_PRDATA[3]),
	.C(PSELSBUS[0]),
	.Y(N_303)
);
defparam \PRDATA_3[3] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[4]  (
	.A(MSS_STAMP_5_PRDATA[4]),
	.B(MSS_STAMP_4_PRDATA[4]),
	.C(PSELSBUS[0]),
	.Y(N_304)
);
defparam \PRDATA_3[4] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[5]  (
	.A(MSS_STAMP_5_PRDATA[5]),
	.B(MSS_STAMP_4_PRDATA[5]),
	.C(PSELSBUS[0]),
	.Y(N_305)
);
defparam \PRDATA_3[5] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[6]  (
	.A(MSS_STAMP_5_PRDATA[6]),
	.B(MSS_STAMP_4_PRDATA[6]),
	.C(PSELSBUS[0]),
	.Y(N_306)
);
defparam \PRDATA_3[6] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[7]  (
	.A(MSS_STAMP_5_PRDATA[7]),
	.B(MSS_STAMP_4_PRDATA[7]),
	.C(PSELSBUS[0]),
	.Y(N_307)
);
defparam \PRDATA_3[7] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[8]  (
	.A(MSS_STAMP_5_PRDATA[8]),
	.B(MSS_STAMP_4_PRDATA[8]),
	.C(PSELSBUS[0]),
	.Y(N_308)
);
defparam \PRDATA_3[8] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[9]  (
	.A(MSS_STAMP_5_PRDATA[9]),
	.B(MSS_STAMP_4_PRDATA[9]),
	.C(PSELSBUS[0]),
	.Y(N_309)
);
defparam \PRDATA_3[9] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[10]  (
	.A(MSS_STAMP_5_PRDATA[10]),
	.B(MSS_STAMP_4_PRDATA[10]),
	.C(PSELSBUS[0]),
	.Y(N_310)
);
defparam \PRDATA_3[10] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[11]  (
	.A(MSS_STAMP_5_PRDATA[11]),
	.B(MSS_STAMP_4_PRDATA[11]),
	.C(PSELSBUS[0]),
	.Y(N_311)
);
defparam \PRDATA_3[11] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[12]  (
	.A(MSS_STAMP_5_PRDATA[12]),
	.B(MSS_STAMP_4_PRDATA[12]),
	.C(PSELSBUS[0]),
	.Y(N_312)
);
defparam \PRDATA_3[12] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[13]  (
	.A(MSS_STAMP_5_PRDATA[13]),
	.B(MSS_STAMP_4_PRDATA[13]),
	.C(PSELSBUS[0]),
	.Y(N_313)
);
defparam \PRDATA_3[13] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[14]  (
	.A(MSS_STAMP_5_PRDATA[14]),
	.B(MSS_STAMP_4_PRDATA[14]),
	.C(PSELSBUS[0]),
	.Y(N_314)
);
defparam \PRDATA_3[14] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[15]  (
	.A(MSS_STAMP_5_PRDATA[15]),
	.B(MSS_STAMP_4_PRDATA[15]),
	.C(PSELSBUS[0]),
	.Y(N_315)
);
defparam \PRDATA_3[15] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[16]  (
	.A(MSS_STAMP_5_PRDATA[16]),
	.B(MSS_STAMP_4_PRDATA[16]),
	.C(PSELSBUS[0]),
	.Y(N_316)
);
defparam \PRDATA_3[16] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[17]  (
	.A(MSS_STAMP_5_PRDATA[17]),
	.B(MSS_STAMP_4_PRDATA[17]),
	.C(PSELSBUS[0]),
	.Y(N_317)
);
defparam \PRDATA_3[17] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[18]  (
	.A(MSS_STAMP_5_PRDATA[18]),
	.B(MSS_STAMP_4_PRDATA[18]),
	.C(PSELSBUS[0]),
	.Y(N_318)
);
defparam \PRDATA_3[18] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[19]  (
	.A(MSS_STAMP_5_PRDATA[19]),
	.B(MSS_STAMP_4_PRDATA[19]),
	.C(PSELSBUS[0]),
	.Y(N_319)
);
defparam \PRDATA_3[19] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[20]  (
	.A(MSS_STAMP_5_PRDATA[20]),
	.B(MSS_STAMP_4_PRDATA[20]),
	.C(PSELSBUS[0]),
	.Y(N_320)
);
defparam \PRDATA_3[20] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[21]  (
	.A(MSS_STAMP_5_PRDATA[21]),
	.B(MSS_STAMP_4_PRDATA[21]),
	.C(PSELSBUS[0]),
	.Y(N_321)
);
defparam \PRDATA_3[21] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[22]  (
	.A(MSS_STAMP_5_PRDATA[22]),
	.B(MSS_STAMP_4_PRDATA[22]),
	.C(PSELSBUS[0]),
	.Y(N_322)
);
defparam \PRDATA_3[22] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[23]  (
	.A(MSS_STAMP_5_PRDATA[23]),
	.B(MSS_STAMP_4_PRDATA[23]),
	.C(PSELSBUS[0]),
	.Y(N_323)
);
defparam \PRDATA_3[23] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[24]  (
	.A(MSS_STAMP_5_PRDATA[24]),
	.B(MSS_STAMP_4_PRDATA[24]),
	.C(PSELSBUS[0]),
	.Y(N_324)
);
defparam \PRDATA_3[24] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[25]  (
	.A(MSS_STAMP_5_PRDATA[25]),
	.B(MSS_STAMP_4_PRDATA[25]),
	.C(PSELSBUS[0]),
	.Y(N_325)
);
defparam \PRDATA_3[25] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[26]  (
	.A(MSS_STAMP_5_PRDATA[26]),
	.B(MSS_STAMP_4_PRDATA[26]),
	.C(PSELSBUS[0]),
	.Y(N_326)
);
defparam \PRDATA_3[26] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[27]  (
	.A(MSS_STAMP_5_PRDATA[27]),
	.B(MSS_STAMP_4_PRDATA[27]),
	.C(PSELSBUS[0]),
	.Y(N_327)
);
defparam \PRDATA_3[27] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[28]  (
	.A(MSS_STAMP_5_PRDATA[28]),
	.B(MSS_STAMP_4_PRDATA[28]),
	.C(PSELSBUS[0]),
	.Y(N_328)
);
defparam \PRDATA_3[28] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[29]  (
	.A(MSS_STAMP_5_PRDATA[29]),
	.B(MSS_STAMP_4_PRDATA[29]),
	.C(PSELSBUS[0]),
	.Y(N_329)
);
defparam \PRDATA_3[29] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[30]  (
	.A(MSS_STAMP_5_PRDATA[30]),
	.B(MSS_STAMP_4_PRDATA[30]),
	.C(PSELSBUS[0]),
	.Y(N_330)
);
defparam \PRDATA_3[30] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_3[31]  (
	.A(MSS_STAMP_5_PRDATA[31]),
	.B(MSS_STAMP_4_PRDATA[31]),
	.C(PSELSBUS[0]),
	.Y(N_331)
);
defparam \PRDATA_3[31] .INIT=8'hAC;
// @10:94
  CFG3 \PRDATA_4[0]  (
	.A(MSS_STAMP_PRDATA[0]),
	.B(MSS_STAMP_2_PRDATA[0]),
	.C(PSELSBUS[1]),
	.Y(N_332)
);
defparam \PRDATA_4[0] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[1]  (
	.A(MSS_STAMP_PRDATA[1]),
	.B(MSS_STAMP_2_PRDATA[1]),
	.C(PSELSBUS[1]),
	.Y(N_333)
);
defparam \PRDATA_4[1] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[2]  (
	.A(MSS_STAMP_PRDATA[2]),
	.B(MSS_STAMP_2_PRDATA[2]),
	.C(PSELSBUS[1]),
	.Y(N_334)
);
defparam \PRDATA_4[2] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[3]  (
	.A(MSS_STAMP_PRDATA[3]),
	.B(MSS_STAMP_2_PRDATA[3]),
	.C(PSELSBUS[1]),
	.Y(N_335)
);
defparam \PRDATA_4[3] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[4]  (
	.A(MSS_STAMP_PRDATA[4]),
	.B(MSS_STAMP_2_PRDATA[4]),
	.C(PSELSBUS[1]),
	.Y(N_336)
);
defparam \PRDATA_4[4] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[5]  (
	.A(MSS_STAMP_PRDATA[5]),
	.B(MSS_STAMP_2_PRDATA[5]),
	.C(PSELSBUS[1]),
	.Y(N_337)
);
defparam \PRDATA_4[5] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[6]  (
	.A(MSS_STAMP_PRDATA[6]),
	.B(MSS_STAMP_2_PRDATA[6]),
	.C(PSELSBUS[1]),
	.Y(N_338)
);
defparam \PRDATA_4[6] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[7]  (
	.A(MSS_STAMP_PRDATA[7]),
	.B(MSS_STAMP_2_PRDATA[7]),
	.C(PSELSBUS[1]),
	.Y(N_339)
);
defparam \PRDATA_4[7] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[8]  (
	.A(MSS_STAMP_PRDATA[8]),
	.B(MSS_STAMP_2_PRDATA[8]),
	.C(PSELSBUS[1]),
	.Y(N_340)
);
defparam \PRDATA_4[8] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[9]  (
	.A(MSS_STAMP_PRDATA[9]),
	.B(MSS_STAMP_2_PRDATA[9]),
	.C(PSELSBUS[1]),
	.Y(N_341)
);
defparam \PRDATA_4[9] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[10]  (
	.A(MSS_STAMP_PRDATA[10]),
	.B(MSS_STAMP_2_PRDATA[10]),
	.C(PSELSBUS[1]),
	.Y(N_342)
);
defparam \PRDATA_4[10] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[11]  (
	.A(MSS_STAMP_PRDATA[11]),
	.B(MSS_STAMP_2_PRDATA[11]),
	.C(PSELSBUS[1]),
	.Y(N_343)
);
defparam \PRDATA_4[11] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[12]  (
	.A(MSS_STAMP_PRDATA[12]),
	.B(MSS_STAMP_2_PRDATA[12]),
	.C(PSELSBUS[1]),
	.Y(N_344)
);
defparam \PRDATA_4[12] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[13]  (
	.A(MSS_STAMP_PRDATA[13]),
	.B(MSS_STAMP_2_PRDATA[13]),
	.C(PSELSBUS[1]),
	.Y(N_345)
);
defparam \PRDATA_4[13] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[14]  (
	.A(MSS_STAMP_PRDATA[14]),
	.B(MSS_STAMP_2_PRDATA[14]),
	.C(PSELSBUS[1]),
	.Y(N_346)
);
defparam \PRDATA_4[14] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[15]  (
	.A(MSS_STAMP_PRDATA[15]),
	.B(MSS_STAMP_2_PRDATA[15]),
	.C(PSELSBUS[1]),
	.Y(N_347)
);
defparam \PRDATA_4[15] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[16]  (
	.A(MSS_STAMP_PRDATA[16]),
	.B(MSS_STAMP_2_PRDATA[16]),
	.C(PSELSBUS[1]),
	.Y(N_348)
);
defparam \PRDATA_4[16] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[17]  (
	.A(MSS_STAMP_PRDATA[17]),
	.B(MSS_STAMP_2_PRDATA[17]),
	.C(PSELSBUS[1]),
	.Y(N_349)
);
defparam \PRDATA_4[17] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[18]  (
	.A(MSS_STAMP_PRDATA[18]),
	.B(MSS_STAMP_2_PRDATA[18]),
	.C(PSELSBUS[1]),
	.Y(N_350)
);
defparam \PRDATA_4[18] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[19]  (
	.A(MSS_STAMP_PRDATA[19]),
	.B(MSS_STAMP_2_PRDATA[19]),
	.C(PSELSBUS[1]),
	.Y(N_351)
);
defparam \PRDATA_4[19] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[20]  (
	.A(MSS_STAMP_PRDATA[20]),
	.B(MSS_STAMP_2_PRDATA[20]),
	.C(PSELSBUS[1]),
	.Y(N_352)
);
defparam \PRDATA_4[20] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[21]  (
	.A(MSS_STAMP_PRDATA[21]),
	.B(MSS_STAMP_2_PRDATA[21]),
	.C(PSELSBUS[1]),
	.Y(N_353)
);
defparam \PRDATA_4[21] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[22]  (
	.A(MSS_STAMP_PRDATA[22]),
	.B(MSS_STAMP_2_PRDATA[22]),
	.C(PSELSBUS[1]),
	.Y(N_354)
);
defparam \PRDATA_4[22] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[23]  (
	.A(MSS_STAMP_PRDATA[23]),
	.B(MSS_STAMP_2_PRDATA[23]),
	.C(PSELSBUS[1]),
	.Y(N_355)
);
defparam \PRDATA_4[23] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[24]  (
	.A(MSS_STAMP_PRDATA[24]),
	.B(MSS_STAMP_2_PRDATA[24]),
	.C(PSELSBUS[1]),
	.Y(N_356)
);
defparam \PRDATA_4[24] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[25]  (
	.A(MSS_STAMP_PRDATA[25]),
	.B(MSS_STAMP_2_PRDATA[25]),
	.C(PSELSBUS[1]),
	.Y(N_357)
);
defparam \PRDATA_4[25] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[26]  (
	.A(MSS_STAMP_PRDATA[26]),
	.B(MSS_STAMP_2_PRDATA[26]),
	.C(PSELSBUS[1]),
	.Y(N_358)
);
defparam \PRDATA_4[26] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[27]  (
	.A(MSS_STAMP_PRDATA[27]),
	.B(MSS_STAMP_2_PRDATA[27]),
	.C(PSELSBUS[1]),
	.Y(N_359)
);
defparam \PRDATA_4[27] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[28]  (
	.A(MSS_STAMP_PRDATA[28]),
	.B(MSS_STAMP_2_PRDATA[28]),
	.C(PSELSBUS[1]),
	.Y(N_360)
);
defparam \PRDATA_4[28] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[29]  (
	.A(MSS_STAMP_PRDATA[29]),
	.B(MSS_STAMP_2_PRDATA[29]),
	.C(PSELSBUS[1]),
	.Y(N_361)
);
defparam \PRDATA_4[29] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[30]  (
	.A(MSS_STAMP_PRDATA[30]),
	.B(MSS_STAMP_2_PRDATA[30]),
	.C(PSELSBUS[1]),
	.Y(N_362)
);
defparam \PRDATA_4[30] .INIT=8'hCA;
// @10:94
  CFG3 \PRDATA_4[31]  (
	.A(MSS_STAMP_PRDATA[31]),
	.B(MSS_STAMP_2_PRDATA[31]),
	.C(PSELSBUS[1]),
	.Y(N_363)
);
defparam \PRDATA_4[31] .INIT=8'hCA;
// @10:105
  CFG3 \PSELSBUS_RNIO4I5[2]  (
	.A(PSELSBUS[1]),
	.B(PSELSBUS[2]),
	.C(PSELSBUS[0]),
	.Y(PRDATA_sn_N_6)
);
defparam \PSELSBUS_RNIO4I5[2] .INIT=8'h74;
// @10:107
  CFG3 \PSELSBUS_RNIV00I[2]  (
	.A(MSS_STAMP_PSELx),
	.B(PSELSBUS[2]),
	.C(PSELSBUS[1]),
	.Y(PRDATA_sn_N_5)
);
defparam \PSELSBUS_RNIV00I[2] .INIT=8'h32;
// @10:94
  CFG3 \PRDATA_5[0]  (
	.A(N_268),
	.B(PSELSBUS[2]),
	.C(N_300),
	.Y(N_364)
);
defparam \PRDATA_5[0] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[1]  (
	.A(N_269),
	.B(PSELSBUS[2]),
	.C(N_301),
	.Y(N_365)
);
defparam \PRDATA_5[1] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[2]  (
	.A(N_270),
	.B(PSELSBUS[2]),
	.C(N_302),
	.Y(N_366)
);
defparam \PRDATA_5[2] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[3]  (
	.A(N_271),
	.B(PSELSBUS[2]),
	.C(N_303),
	.Y(N_367)
);
defparam \PRDATA_5[3] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[4]  (
	.A(N_272),
	.B(PSELSBUS[2]),
	.C(N_304),
	.Y(N_368)
);
defparam \PRDATA_5[4] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[5]  (
	.A(N_273),
	.B(PSELSBUS[2]),
	.C(N_305),
	.Y(N_369)
);
defparam \PRDATA_5[5] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[6]  (
	.A(N_274),
	.B(PSELSBUS[2]),
	.C(N_306),
	.Y(N_370)
);
defparam \PRDATA_5[6] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[7]  (
	.A(N_275),
	.B(PSELSBUS[2]),
	.C(N_307),
	.Y(N_371)
);
defparam \PRDATA_5[7] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[8]  (
	.A(N_276),
	.B(PSELSBUS[2]),
	.C(N_308),
	.Y(N_372)
);
defparam \PRDATA_5[8] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[9]  (
	.A(N_277),
	.B(PSELSBUS[2]),
	.C(N_309),
	.Y(N_373)
);
defparam \PRDATA_5[9] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[10]  (
	.A(N_278),
	.B(PSELSBUS[2]),
	.C(N_310),
	.Y(N_374)
);
defparam \PRDATA_5[10] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[11]  (
	.A(N_279),
	.B(PSELSBUS[2]),
	.C(N_311),
	.Y(N_375)
);
defparam \PRDATA_5[11] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[12]  (
	.A(N_280),
	.B(PSELSBUS[2]),
	.C(N_312),
	.Y(N_376)
);
defparam \PRDATA_5[12] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[13]  (
	.A(N_281),
	.B(PSELSBUS[2]),
	.C(N_313),
	.Y(N_377)
);
defparam \PRDATA_5[13] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[14]  (
	.A(N_282),
	.B(PSELSBUS[2]),
	.C(N_314),
	.Y(N_378)
);
defparam \PRDATA_5[14] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[15]  (
	.A(N_283),
	.B(PSELSBUS[2]),
	.C(N_315),
	.Y(N_379)
);
defparam \PRDATA_5[15] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[16]  (
	.A(N_284),
	.B(PSELSBUS[2]),
	.C(N_316),
	.Y(N_380)
);
defparam \PRDATA_5[16] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[17]  (
	.A(N_285),
	.B(PSELSBUS[2]),
	.C(N_317),
	.Y(N_381)
);
defparam \PRDATA_5[17] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[18]  (
	.A(N_286),
	.B(PSELSBUS[2]),
	.C(N_318),
	.Y(N_382)
);
defparam \PRDATA_5[18] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[19]  (
	.A(N_287),
	.B(PSELSBUS[2]),
	.C(N_319),
	.Y(N_383)
);
defparam \PRDATA_5[19] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[20]  (
	.A(N_288),
	.B(PSELSBUS[2]),
	.C(N_320),
	.Y(N_384)
);
defparam \PRDATA_5[20] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[21]  (
	.A(N_289),
	.B(PSELSBUS[2]),
	.C(N_321),
	.Y(N_385)
);
defparam \PRDATA_5[21] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[22]  (
	.A(N_290),
	.B(PSELSBUS[2]),
	.C(N_322),
	.Y(N_386)
);
defparam \PRDATA_5[22] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[23]  (
	.A(N_291),
	.B(PSELSBUS[2]),
	.C(N_323),
	.Y(N_387)
);
defparam \PRDATA_5[23] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[24]  (
	.A(N_292),
	.B(PSELSBUS[2]),
	.C(N_324),
	.Y(N_388)
);
defparam \PRDATA_5[24] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[31]  (
	.A(N_299),
	.B(PSELSBUS[2]),
	.C(N_331),
	.Y(N_134)
);
defparam \PRDATA_5[31] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[30]  (
	.A(N_298),
	.B(PSELSBUS[2]),
	.C(N_330),
	.Y(N_133)
);
defparam \PRDATA_5[30] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[29]  (
	.A(N_297),
	.B(PSELSBUS[2]),
	.C(N_329),
	.Y(N_132)
);
defparam \PRDATA_5[29] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[28]  (
	.A(N_296),
	.B(PSELSBUS[2]),
	.C(N_328),
	.Y(N_131)
);
defparam \PRDATA_5[28] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[27]  (
	.A(N_295),
	.B(PSELSBUS[2]),
	.C(N_327),
	.Y(N_130)
);
defparam \PRDATA_5[27] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[26]  (
	.A(N_294),
	.B(PSELSBUS[2]),
	.C(N_326),
	.Y(N_129)
);
defparam \PRDATA_5[26] .INIT=8'hE2;
// @10:94
  CFG3 \PRDATA_5[25]  (
	.A(N_293),
	.B(PSELSBUS[2]),
	.C(N_325),
	.Y(N_128)
);
defparam \PRDATA_5[25] .INIT=8'hE2;
// @10:90
  CFG4 \PSELSBUS_cZ[0]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(TM_PADDRS[12]),
	.Y(PSELSBUS[0])
);
defparam \PSELSBUS_cZ[0] .INIT=16'h7000;
// @10:89
  CFG4 \PSELSBUS_cZ[1]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(TM_PADDRS[12]),
	.Y(PSELSBUS[1])
);
defparam \PSELSBUS_cZ[1] .INIT=16'h40C0;
// @10:88
  CFG4 \PSELSBUS_cZ[2]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(TM_PADDRS[12]),
	.Y(PSELSBUS[2])
);
defparam \PSELSBUS_cZ[2] .INIT=16'h20A0;
// @10:94
  CFG4 \PRDATA[31]  (
	.A(N_363),
	.B(N_134),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA[31] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[30]  (
	.A(N_362),
	.B(N_133),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA[30] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[29]  (
	.A(N_361),
	.B(N_132),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA[29] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[28]  (
	.A(N_360),
	.B(N_131),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA[28] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[27]  (
	.A(N_359),
	.B(N_130),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA[27] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[26]  (
	.A(N_358),
	.B(N_129),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA[26] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[25]  (
	.A(N_357),
	.B(N_128),
	.C(PRDATA_sn_N_6),
	.D(PRDATA_sn_N_5),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA[25] .INIT=16'hCAC0;
// @10:94
  CFG4 \PRDATA[24]  (
	.A(N_388),
	.B(N_356),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA[24] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[23]  (
	.A(N_387),
	.B(N_355),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA[23] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[22]  (
	.A(N_386),
	.B(N_354),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA[22] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[21]  (
	.A(N_385),
	.B(N_353),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA[21] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[20]  (
	.A(N_384),
	.B(N_352),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA[20] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[19]  (
	.A(N_383),
	.B(N_351),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA[19] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[18]  (
	.A(N_382),
	.B(N_350),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA[18] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[17]  (
	.A(N_381),
	.B(N_349),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA[17] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[16]  (
	.A(N_380),
	.B(N_348),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA[16] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[15]  (
	.A(N_379),
	.B(N_347),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA[15] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[14]  (
	.A(N_378),
	.B(N_346),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA[14] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[13]  (
	.A(N_377),
	.B(N_345),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA[13] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[12]  (
	.A(N_376),
	.B(N_344),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA[12] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[11]  (
	.A(N_375),
	.B(N_343),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA[11] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[10]  (
	.A(N_374),
	.B(N_342),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA[10] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[9]  (
	.A(N_373),
	.B(N_341),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[8]  (
	.A(N_372),
	.B(N_340),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[7]  (
	.A(N_371),
	.B(N_339),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[6]  (
	.A(N_370),
	.B(N_338),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[5]  (
	.A(N_369),
	.B(N_337),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[4]  (
	.A(N_368),
	.B(N_336),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[3]  (
	.A(N_367),
	.B(N_335),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[2]  (
	.A(N_366),
	.B(N_334),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[1]  (
	.A(N_365),
	.B(N_333),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=16'hAAC0;
// @10:94
  CFG4 \PRDATA[0]  (
	.A(N_364),
	.B(N_332),
	.C(PRDATA_sn_N_5),
	.D(PRDATA_sn_N_6),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'hAAC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  MSS_STAMP_3_PRDATA,
  MSS_STAMP_1_PRDATA,
  MSS_STAMP_5_PRDATA,
  MSS_STAMP_4_PRDATA,
  MSS_STAMP_PRDATA,
  MSS_STAMP_2_PRDATA,
  PSELSBUS,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  TM_PADDRS,
  MSS_STAMP_1_PSELx,
  MSS_STAMP_PSELx,
  MSS_STAMP_4_PSELx,
  MSS_STAMP_3_PSELx,
  MSS_STAMP_2_PSELx,
  MSS_STAMP_5_PSELx,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] MSS_STAMP_3_PRDATA ;
input [31:0] MSS_STAMP_1_PRDATA ;
input [31:0] MSS_STAMP_5_PRDATA ;
input [31:0] MSS_STAMP_4_PRDATA ;
input [31:0] MSS_STAMP_PRDATA ;
input [31:0] MSS_STAMP_2_PRDATA ;
output [2:0] PSELSBUS ;
output [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] TM_PADDRS ;
output MSS_STAMP_1_PSELx ;
output MSS_STAMP_PSELx ;
output MSS_STAMP_4_PSELx ;
output MSS_STAMP_3_PSELx ;
output MSS_STAMP_2_PSELx ;
output MSS_STAMP_5_PSELx ;
input root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_STAMP_1_PSELx ;
wire MSS_STAMP_PSELx ;
wire MSS_STAMP_4_PSELx ;
wire MSS_STAMP_3_PSELx ;
wire MSS_STAMP_2_PSELx ;
wire MSS_STAMP_5_PSELx ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [0:0] iPSELS_raw_1_0_Z;
wire GND ;
wire VCC ;
// @19:647
  CFG2 \iPSELS_raw_1_0[0]  (
	.A(TM_PADDRS[15]),
	.B(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_raw_1_0_Z[0])
);
defparam \iPSELS_raw_1_0[0] .INIT=4'h4;
// @19:647
  CFG4 \iPSELS_raw[5]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_5_PSELx)
);
defparam \iPSELS_raw[5] .INIT=16'h2000;
// @19:647
  CFG4 \iPSELS_raw[2]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_2_PSELx)
);
defparam \iPSELS_raw[2] .INIT=16'h0040;
// @19:647
  CFG4 \iPSELS_raw[3]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_3_PSELx)
);
defparam \iPSELS_raw[3] .INIT=16'h4000;
// @19:647
  CFG4 \iPSELS_raw[4]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_4_PSELx)
);
defparam \iPSELS_raw[4] .INIT=16'h0020;
// @19:647
  CFG4 \iPSELS_raw[0]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_PSELx)
);
defparam \iPSELS_raw[0] .INIT=16'h0010;
// @19:647
  CFG4 \iPSELS_raw[1]  (
	.A(TM_PADDRS[14]),
	.B(TM_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(TM_PADDRS[12]),
	.Y(MSS_STAMP_1_PSELx)
);
defparam \iPSELS_raw[1] .INIT=16'h1000;
// @19:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.TM_PADDRS(TM_PADDRS[14:12]),
	.iPSELS_raw_1_0_0(iPSELS_raw_1_0_Z[0]),
	.PSELSBUS(PSELSBUS[2:0]),
	.MSS_STAMP_2_PRDATA(MSS_STAMP_2_PRDATA[31:0]),
	.MSS_STAMP_PRDATA(MSS_STAMP_PRDATA[31:0]),
	.MSS_STAMP_4_PRDATA(MSS_STAMP_4_PRDATA[31:0]),
	.MSS_STAMP_5_PRDATA(MSS_STAMP_5_PRDATA[31:0]),
	.MSS_STAMP_1_PRDATA(MSS_STAMP_1_PRDATA[31:0]),
	.MSS_STAMP_3_PRDATA(MSS_STAMP_3_PRDATA[31:0]),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreResetP (
  MSS_INIT_DONE,
  MSS_MSS_READY,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  MSS_FIC_0_CLK,
  FIC_2_APB_M_PRESET_N,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output MSS_INIT_DONE ;
output MSS_MSS_READY ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input MSS_FIC_0_CLK ;
input FIC_2_APB_M_PRESET_N ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire MSS_INIT_DONE ;
wire MSS_MSS_READY ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire MSS_FIC_0_CLK ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif2_core_Z ;
wire VCC ;
wire sm0_areset_n_rcosc_Z ;
wire GND ;
wire release_sdif1_core_Z ;
wire release_sdif0_core_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire sm0_areset_n_Z ;
wire sm0_areset_n_rcosc_q1 ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire un8_ddr_settled_clk_base_1_Z ;
wire un8_ddr_settled_clk_base_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT sm0_areset_n_clk_base_RNIDQJD (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
// @20:1471
(* cdc_synchronizer=1 *)  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1447
(* cdc_synchronizer=1 *)  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1423
(* cdc_synchronizer=1 *)  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:936
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:908
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_MSS_READY),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:850
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:770
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:770
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(MSS_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1544
(* cdc_synchronizer=1 *)  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1519
(* cdc_synchronizer=1 *)  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1495
(* cdc_synchronizer=1 *)  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:861
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_Z[4]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1059
  SLE INIT_DONE_int (
	.Q(MSS_INIT_DONE),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:1032
  CFG2 un8_ddr_settled_clk_base_1 (
	.A(release_sdif0_core_clk_base_Z),
	.B(release_sdif1_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_1_Z)
);
defparam un8_ddr_settled_clk_base_1.INIT=4'h8;
// @20:1059
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[1]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @20:628
  CFG2 sm0_areset_n (
	.A(MSS_MSS_READY),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n_Z)
);
defparam sm0_areset_n.INIT=4'h8;
// @20:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @20:1059
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hAE;
// @20:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
// @20:1032
  CFG4 un8_ddr_settled_clk_base (
	.A(ddr_settled_clk_base_Z),
	.B(un8_ddr_settled_clk_base_1_Z),
	.C(release_sdif3_core_clk_base_Z),
	.D(release_sdif2_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_Z)
);
defparam un8_ddr_settled_clk_base.INIT=16'h8000;
// @20:1059
  CFG4 \sm0_state_ns[5]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(un8_ddr_settled_clk_base_Z),
	.C(sm0_state_Z[2]),
	.D(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hD5C0;
// @20:1059
  CFG4 \sm0_state_ns[4]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(un8_ddr_settled_clk_base_Z),
	.C(sm0_state_Z[3]),
	.D(sm0_state_Z[2]),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hB3A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module root_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @21:58
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@23:798
// @21:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @21:49
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_FABOSC_0_OSC */

module root_sb_MSS (
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  MSS_STAMP_PWDATA,
  TM_PADDRS,
  MSS_STAMP_PADDR,
  PSELSBUS,
  MSS_FIC_0_CLK,
  F_MISO_c,
  DAPI_RXD_c,
  IN_WP_c,
  IN_RXSM_SODS_c,
  IN_RXSM_SOE_c,
  IN_RXSM_LO_c,
  FIC_0_LOCK,
  STAMP6_new_avail,
  STAMP5_new_avail,
  STAMP4_new_avail,
  STAMP3_new_avail,
  STAMP2_new_avail,
  STAMP1_new_avail,
  F_CS2_c,
  F_CS1_c,
  F_MOSI_c,
  F_CLK_c,
  DAPI_RTS_c,
  DAPI_TXD_c,
  LED_HB_MEMSYNC_c,
  OUT_ADC_START_c,
  LED_RECORDING_c,
  LED_HB_MSS_c,
  MSS_RESET_N_M2F,
  MSS_STAMP_PWRITE,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  MSS_STAMP_PENABLE,
  FIC_2_APB_M_PRESET_N,
  MSS_STAMP_1_PREADY,
  MSS_STAMP_PREADY,
  MSS_STAMP_PSELx,
  MSS_STAMP_2_PREADY,
  MSS_STAMP_3_PREADY,
  MSS_STAMP_4_PREADY,
  MSS_STAMP_5_PREADY
)
;
input [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [31:0] MSS_STAMP_PWDATA ;
output [15:12] TM_PADDRS ;
output [11:0] MSS_STAMP_PADDR ;
input [2:0] PSELSBUS ;
input MSS_FIC_0_CLK ;
input F_MISO_c ;
input DAPI_RXD_c ;
input IN_WP_c ;
input IN_RXSM_SODS_c ;
input IN_RXSM_SOE_c ;
input IN_RXSM_LO_c ;
input FIC_0_LOCK ;
input STAMP6_new_avail ;
input STAMP5_new_avail ;
input STAMP4_new_avail ;
input STAMP3_new_avail ;
input STAMP2_new_avail ;
input STAMP1_new_avail ;
output F_CS2_c ;
output F_CS1_c ;
output F_MOSI_c ;
output F_CLK_c ;
output DAPI_RTS_c ;
output DAPI_TXD_c ;
output LED_HB_MEMSYNC_c ;
output OUT_ADC_START_c ;
output LED_RECORDING_c ;
output LED_HB_MSS_c ;
output MSS_RESET_N_M2F ;
output MSS_STAMP_PWRITE ;
output root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output MSS_STAMP_PENABLE ;
output FIC_2_APB_M_PRESET_N ;
input MSS_STAMP_1_PREADY ;
input MSS_STAMP_PREADY ;
input MSS_STAMP_PSELx ;
input MSS_STAMP_2_PREADY ;
input MSS_STAMP_3_PREADY ;
input MSS_STAMP_4_PREADY ;
input MSS_STAMP_5_PREADY ;
wire MSS_FIC_0_CLK ;
wire F_MISO_c ;
wire DAPI_RXD_c ;
wire IN_WP_c ;
wire IN_RXSM_SODS_c ;
wire IN_RXSM_SOE_c ;
wire IN_RXSM_LO_c ;
wire FIC_0_LOCK ;
wire STAMP6_new_avail ;
wire STAMP5_new_avail ;
wire STAMP4_new_avail ;
wire STAMP3_new_avail ;
wire STAMP2_new_avail ;
wire STAMP1_new_avail ;
wire F_CS2_c ;
wire F_CS1_c ;
wire F_MOSI_c ;
wire F_CLK_c ;
wire DAPI_RTS_c ;
wire DAPI_TXD_c ;
wire LED_HB_MEMSYNC_c ;
wire OUT_ADC_START_c ;
wire LED_RECORDING_c ;
wire LED_HB_MSS_c ;
wire MSS_RESET_N_M2F ;
wire MSS_STAMP_PWRITE ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_STAMP_PENABLE ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_STAMP_1_PREADY ;
wire MSS_STAMP_PREADY ;
wire MSS_STAMP_PSELx ;
wire MSS_STAMP_2_PREADY ;
wire MSS_STAMP_3_PREADY ;
wire MSS_STAMP_4_PREADY ;
wire MSS_STAMP_5_PREADY ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire N_11_0 ;
wire N_7 ;
wire N_4_1 ;
wire N_8 ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI_0_SS0_M2F_OE ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG3 MSS_ADLIB_INST_RNO_0 (
	.A(MSS_STAMP_5_PREADY),
	.B(MSS_STAMP_4_PREADY),
	.C(PSELSBUS[0]),
	.Y(N_11_0)
);
defparam MSS_ADLIB_INST_RNO_0.INIT=8'h53;
  CFG3 MSS_ADLIB_INST_RNO_3 (
	.A(MSS_STAMP_3_PREADY),
	.B(MSS_STAMP_2_PREADY),
	.C(PSELSBUS[0]),
	.Y(N_7)
);
defparam MSS_ADLIB_INST_RNO_3.INIT=8'h53;
  CFG4 MSS_ADLIB_INST_RNO_2 (
	.A(MSS_STAMP_PSELx),
	.B(PSELSBUS[0]),
	.C(MSS_STAMP_PREADY),
	.D(MSS_STAMP_1_PREADY),
	.Y(N_4_1)
);
defparam MSS_ADLIB_INST_RNO_2.INIT=16'h02CE;
  CFG3 MSS_ADLIB_INST_RNO_1 (
	.A(PSELSBUS[1]),
	.B(N_4_1),
	.C(N_7),
	.Y(N_8)
);
defparam MSS_ADLIB_INST_RNO_1.INIT=8'hE4;
  CFG4 MSS_ADLIB_INST_RNO (
	.A(PSELSBUS[2]),
	.B(PSELSBUS[1]),
	.C(N_11_0),
	.D(N_8),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY)
);
defparam MSS_ADLIB_INST_RNO.INIT=16'h8ADF;
// @22:758
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], TM_PADDRS[15:12], MSS_STAMP_PADDR[11:0]}),
	.F_HM0_ENABLE(MSS_STAMP_PENABLE),
	.F_HM0_SEL(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(MSS_STAMP_PWDATA[31:0]),
	.F_HM0_WRITE(MSS_STAMP_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(LED_HB_MSS_c),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(LED_RECORDING_c),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(OUT_ADC_START_c),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(LED_HB_MEMSYNC_c),
	.MMUART0_TXD_MGPIO27B_H2F_A(DAPI_TXD_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(DAPI_RTS_c),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(F_CLK_c),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(F_MOSI_c),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(F_CS1_c),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI_0_SS0_M2F_OE),
	.SPI0_SS1_MGPIO8A_H2F_A(F_CS2_c),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, STAMP6_new_avail, STAMP5_new_avail, STAMP4_new_avail, STAMP3_new_avail, STAMP2_new_avail, STAMP1_new_avail, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(IN_RXSM_LO_c),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(IN_RXSM_SOE_c),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(IN_RXSM_SODS_c),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(IN_WP_c),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(DAPI_RXD_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(GND),
	.SPI0_SDI_F2H_SCP(F_MISO_c),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(GND),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(MSS_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h0000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300C030000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFDF5E101007C33C804000006092C0000003FFFFE4000000000024100000000F0F01C000001825F44010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_MSS */

module root_sb (
  MSS_STAMP_PADDR,
  MSS_STAMP_PWDATA,
  MSS_STAMP_2_PRDATA,
  MSS_STAMP_PRDATA,
  MSS_STAMP_4_PRDATA,
  MSS_STAMP_5_PRDATA,
  MSS_STAMP_1_PRDATA,
  MSS_STAMP_3_PRDATA,
  MSS_STAMP_5_PREADY,
  MSS_STAMP_4_PREADY,
  MSS_STAMP_3_PREADY,
  MSS_STAMP_2_PREADY,
  MSS_STAMP_PREADY,
  MSS_STAMP_1_PREADY,
  MSS_STAMP_PENABLE,
  MSS_STAMP_PWRITE,
  LED_HB_MSS_c,
  LED_RECORDING_c,
  OUT_ADC_START_c,
  LED_HB_MEMSYNC_c,
  DAPI_TXD_c,
  DAPI_RTS_c,
  F_CLK_c,
  F_MOSI_c,
  F_CS1_c,
  F_CS2_c,
  STAMP1_new_avail,
  STAMP2_new_avail,
  STAMP3_new_avail,
  STAMP4_new_avail,
  STAMP5_new_avail,
  STAMP6_new_avail,
  IN_RXSM_LO_c,
  IN_RXSM_SOE_c,
  IN_RXSM_SODS_c,
  IN_WP_c,
  DAPI_RXD_c,
  F_MISO_c,
  MSS_MSS_READY,
  MSS_INIT_DONE,
  MSS_STAMP_5_PSELx,
  MSS_STAMP_2_PSELx,
  MSS_STAMP_3_PSELx,
  MSS_STAMP_4_PSELx,
  MSS_STAMP_PSELx,
  MSS_STAMP_1_PSELx,
  MSS_FIC_0_CLK,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
output [11:0] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_PWDATA ;
input [31:0] MSS_STAMP_2_PRDATA ;
input [31:0] MSS_STAMP_PRDATA ;
input [31:0] MSS_STAMP_4_PRDATA ;
input [31:0] MSS_STAMP_5_PRDATA ;
input [31:0] MSS_STAMP_1_PRDATA ;
input [31:0] MSS_STAMP_3_PRDATA ;
input MSS_STAMP_5_PREADY ;
input MSS_STAMP_4_PREADY ;
input MSS_STAMP_3_PREADY ;
input MSS_STAMP_2_PREADY ;
input MSS_STAMP_PREADY ;
input MSS_STAMP_1_PREADY ;
output MSS_STAMP_PENABLE ;
output MSS_STAMP_PWRITE ;
output LED_HB_MSS_c ;
output LED_RECORDING_c ;
output OUT_ADC_START_c ;
output LED_HB_MEMSYNC_c ;
output DAPI_TXD_c ;
output DAPI_RTS_c ;
output F_CLK_c ;
output F_MOSI_c ;
output F_CS1_c ;
output F_CS2_c ;
input STAMP1_new_avail ;
input STAMP2_new_avail ;
input STAMP3_new_avail ;
input STAMP4_new_avail ;
input STAMP5_new_avail ;
input STAMP6_new_avail ;
input IN_RXSM_LO_c ;
input IN_RXSM_SOE_c ;
input IN_RXSM_SODS_c ;
input IN_WP_c ;
input DAPI_RXD_c ;
input F_MISO_c ;
output MSS_MSS_READY ;
output MSS_INIT_DONE ;
output MSS_STAMP_5_PSELx ;
output MSS_STAMP_2_PSELx ;
output MSS_STAMP_3_PSELx ;
output MSS_STAMP_4_PSELx ;
output MSS_STAMP_PSELx ;
output MSS_STAMP_1_PSELx ;
output MSS_FIC_0_CLK ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
wire MSS_STAMP_5_PREADY ;
wire MSS_STAMP_4_PREADY ;
wire MSS_STAMP_3_PREADY ;
wire MSS_STAMP_2_PREADY ;
wire MSS_STAMP_PREADY ;
wire MSS_STAMP_1_PREADY ;
wire MSS_STAMP_PENABLE ;
wire MSS_STAMP_PWRITE ;
wire LED_HB_MSS_c ;
wire LED_RECORDING_c ;
wire OUT_ADC_START_c ;
wire LED_HB_MEMSYNC_c ;
wire DAPI_TXD_c ;
wire DAPI_RTS_c ;
wire F_CLK_c ;
wire F_MOSI_c ;
wire F_CS1_c ;
wire F_CS2_c ;
wire STAMP1_new_avail ;
wire STAMP2_new_avail ;
wire STAMP3_new_avail ;
wire STAMP4_new_avail ;
wire STAMP5_new_avail ;
wire STAMP6_new_avail ;
wire IN_RXSM_LO_c ;
wire IN_RXSM_SOE_c ;
wire IN_RXSM_SODS_c ;
wire IN_WP_c ;
wire DAPI_RXD_c ;
wire F_MISO_c ;
wire MSS_MSS_READY ;
wire MSS_INIT_DONE ;
wire MSS_STAMP_5_PSELx ;
wire MSS_STAMP_2_PSELx ;
wire MSS_STAMP_3_PSELx ;
wire MSS_STAMP_4_PSELx ;
wire MSS_STAMP_PSELx ;
wire MSS_STAMP_1_PSELx ;
wire MSS_FIC_0_CLK ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire [2:0] PSELSBUS;
wire [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] TM_PADDRS;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @23:859
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @23:565
  root_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
// @23:574
  CoreAPB3 CoreAPB3_0 (
	.MSS_STAMP_3_PRDATA(MSS_STAMP_3_PRDATA[31:0]),
	.MSS_STAMP_1_PRDATA(MSS_STAMP_1_PRDATA[31:0]),
	.MSS_STAMP_5_PRDATA(MSS_STAMP_5_PRDATA[31:0]),
	.MSS_STAMP_4_PRDATA(MSS_STAMP_4_PRDATA[31:0]),
	.MSS_STAMP_PRDATA(MSS_STAMP_PRDATA[31:0]),
	.MSS_STAMP_2_PRDATA(MSS_STAMP_2_PRDATA[31:0]),
	.PSELSBUS(PSELSBUS[2:0]),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.TM_PADDRS(TM_PADDRS[15:12]),
	.MSS_STAMP_1_PSELx(MSS_STAMP_1_PSELx),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx),
	.MSS_STAMP_4_PSELx(MSS_STAMP_4_PSELx),
	.MSS_STAMP_3_PSELx(MSS_STAMP_3_PSELx),
	.MSS_STAMP_2_PSELx(MSS_STAMP_2_PSELx),
	.MSS_STAMP_5_PSELx(MSS_STAMP_5_PSELx),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @23:702
  CoreResetP CORERESETP_0 (
	.MSS_INIT_DONE(MSS_INIT_DONE),
	.MSS_MSS_READY(MSS_MSS_READY),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @23:798
  root_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @23:811
  root_sb_MSS root_sb_MSS_0 (
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.TM_PADDRS(TM_PADDRS[15:12]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:0]),
	.PSELSBUS(PSELSBUS[2:0]),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.F_MISO_c(F_MISO_c),
	.DAPI_RXD_c(DAPI_RXD_c),
	.IN_WP_c(IN_WP_c),
	.IN_RXSM_SODS_c(IN_RXSM_SODS_c),
	.IN_RXSM_SOE_c(IN_RXSM_SOE_c),
	.IN_RXSM_LO_c(IN_RXSM_LO_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.STAMP6_new_avail(STAMP6_new_avail),
	.STAMP5_new_avail(STAMP5_new_avail),
	.STAMP4_new_avail(STAMP4_new_avail),
	.STAMP3_new_avail(STAMP3_new_avail),
	.STAMP2_new_avail(STAMP2_new_avail),
	.STAMP1_new_avail(STAMP1_new_avail),
	.F_CS2_c(F_CS2_c),
	.F_CS1_c(F_CS1_c),
	.F_MOSI_c(F_MOSI_c),
	.F_CLK_c(F_CLK_c),
	.DAPI_RTS_c(DAPI_RTS_c),
	.DAPI_TXD_c(DAPI_TXD_c),
	.LED_HB_MEMSYNC_c(LED_HB_MEMSYNC_c),
	.OUT_ADC_START_c(OUT_ADC_START_c),
	.LED_RECORDING_c(LED_RECORDING_c),
	.LED_HB_MSS_c(LED_HB_MSS_c),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_STAMP_1_PREADY(MSS_STAMP_1_PREADY),
	.MSS_STAMP_PREADY(MSS_STAMP_PREADY),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx),
	.MSS_STAMP_2_PREADY(MSS_STAMP_2_PREADY),
	.MSS_STAMP_3_PREADY(MSS_STAMP_3_PREADY),
	.MSS_STAMP_4_PREADY(MSS_STAMP_4_PREADY),
	.MSS_STAMP_5_PREADY(MSS_STAMP_5_PREADY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb */

module spi_master_5 (
  un1_status_async_cycles_1_sqmuxa_0,
  component_state_ns,
  async_state_ns,
  un1_spi_rx_data,
  async_state_ns_0_o3_24_i_o2_5_0,
  async_state_ns_0_o3_24_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  dummy,
  measurement_dms1,
  delay_counter_9,
  delay_counter_0,
  delay_counter_18,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  measurement_temp,
  MSS_STAMP_PADDR,
  async_state,
  spi_tx_data,
  PADDR_m,
  component_state,
  config_Z,
  config_8_0,
  spi_request_for,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_1z,
  un1_reset_n_inv_i,
  polling_timeout_countere,
  spi_enable_0_sqmuxa_2_RNIGO86_1z,
  N_12,
  N_275,
  N_646_i,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_dms1_cs_0_sqmuxa_3_1z,
  spi_temp_cs_0_sqmuxa_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  polling_timeout_counter22lto7_4,
  polling_timeout_counter22lto7_5,
  N_104_tz_tz,
  N_1195_tz_tz,
  N_1196_tz_tz,
  new_avail_0_sqmuxa_1,
  status_async_cycles_0_sqmuxa_1_0_1z,
  un1_async_prescaler_countlto18_2,
  un1_async_prescaler_countlt18,
  measurement_temp_1_sqmuxa,
  measurement_dms2_1_sqmuxa,
  measurement_dms1_0_sqmuxa_1,
  delay_countere,
  spi_dms2_cs_0_sqmuxa_1z,
  N_107,
  N_131_i,
  N_1049,
  un1_component_state_4_i,
  un1_dummy_0_sqmuxa_1z,
  N_824,
  N_822,
  N_166,
  config_149,
  un1_PREADY_0_sqmuxa_2_0_1z,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP1_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP1_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  un56_paddr_2_0_1z,
  spi_dms1_cs_en_1,
  MSS_STAMP_PSELx,
  N_172,
  N_196,
  N_825,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  enable,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_1z,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_4_1z,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  status_temp_overwrittenVal_9_1z,
  N_79,
  status_dms1_overwrittenVal_9,
  status_dms2_overwrittenVal_9,
  N_151,
  un14_paddr_i_0,
  MSS_STAMP_PWRITE,
  apb_is_atomic_0_sqmuxa_1z,
  apb_is_reset,
  un28_paddr_i_0,
  apb_spi_finished,
  un25_paddr_1z,
  STAMP1_DRDY_TEMP_c,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  dummy_0_sqmuxa,
  apb_is_atomic,
  N_814,
  N_812,
  N_805,
  N_808,
  N_809,
  N_810,
  N_819,
  N_806,
  N_818,
  status_dms2_newVal,
  N_815,
  status_temp_overwrittenVal,
  N_807,
  N_817,
  N_816,
  status_temp_newVal,
  status_dms1_overwrittenVal,
  N_811,
  status_dms1_newVal,
  status_dms2_overwrittenVal,
  un88_paddr_0,
  N_300,
  un56_paddr_5,
  un56_paddr_2_0_1_1z,
  drdy_flank_detected_dms1,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms2,
  N_4637_i,
  STAMP1_MISO_c,
  STAMP1_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_1z,
  mosi_cl_1z,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK
)
;
output un1_status_async_cycles_1_sqmuxa_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output [15:1] un1_spi_rx_data ;
input async_state_ns_0_o3_24_i_o2_5_0 ;
input async_state_ns_0_o3_24_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_18 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [15:0] measurement_temp ;
input [9:0] MSS_STAMP_PADDR ;
input [1:0] async_state ;
input [15:0] spi_tx_data ;
output [6:4] PADDR_m ;
input [5:0] component_state ;
input [31:0] config_Z ;
output config_8_0 ;
input [1:0] spi_request_for ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_1z ;
output un1_reset_n_inv_i ;
output polling_timeout_countere ;
output spi_enable_0_sqmuxa_2_RNIGO86_1z ;
output N_12 ;
output N_275 ;
output N_646_i ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output spi_temp_cs_0_sqmuxa_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input polling_timeout_counter22lto7_4 ;
input polling_timeout_counter22lto7_5 ;
output N_104_tz_tz ;
output N_1195_tz_tz ;
output N_1196_tz_tz ;
output new_avail_0_sqmuxa_1 ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
input un1_async_prescaler_countlto18_2 ;
input un1_async_prescaler_countlt18 ;
output measurement_temp_1_sqmuxa ;
output measurement_dms2_1_sqmuxa ;
output measurement_dms1_0_sqmuxa_1 ;
output delay_countere ;
output spi_dms2_cs_0_sqmuxa_1z ;
output N_107 ;
output N_131_i ;
output N_1049 ;
output un1_component_state_4_i ;
output un1_dummy_0_sqmuxa_1z ;
output N_824 ;
output N_822 ;
input N_166 ;
output config_149 ;
output un1_PREADY_0_sqmuxa_2_0_1z ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP1_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP1_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output un56_paddr_2_0_1z ;
output spi_dms1_cs_en_1 ;
input MSS_STAMP_PSELx ;
input N_172 ;
input N_196 ;
output N_825 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
input enable ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_1z ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_4_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output status_temp_overwrittenVal_9_1z ;
output N_79 ;
output status_dms1_overwrittenVal_9 ;
output status_dms2_overwrittenVal_9 ;
output N_151 ;
output un14_paddr_i_0 ;
input MSS_STAMP_PWRITE ;
output apb_is_atomic_0_sqmuxa_1z ;
input apb_is_reset ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output un25_paddr_1z ;
input STAMP1_DRDY_TEMP_c ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
output dummy_0_sqmuxa ;
input apb_is_atomic ;
output N_814 ;
output N_812 ;
output N_805 ;
output N_808 ;
output N_809 ;
output N_810 ;
output N_819 ;
output N_806 ;
output N_818 ;
input status_dms2_newVal ;
output N_815 ;
input status_temp_overwrittenVal ;
output N_807 ;
output N_817 ;
output N_816 ;
input status_temp_newVal ;
input status_dms1_overwrittenVal ;
output N_811 ;
input status_dms1_newVal ;
input status_dms2_overwrittenVal ;
output un88_paddr_0 ;
output N_300 ;
input un56_paddr_5 ;
output un56_paddr_2_0_1_1z ;
input drdy_flank_detected_dms1 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms2 ;
output N_4637_i ;
input STAMP1_MISO_c ;
output STAMP1_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_1z ;
output mosi_cl_1z ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
wire un1_status_async_cycles_1_sqmuxa_0 ;
wire async_state_ns_0_o3_24_i_o2_5_0 ;
wire async_state_ns_0_o3_24_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_18 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire config_8_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_1z ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire spi_enable_0_sqmuxa_2_RNIGO86_1z ;
wire N_12 ;
wire N_275 ;
wire N_646_i ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire polling_timeout_counter22lto7_4 ;
wire polling_timeout_counter22lto7_5 ;
wire N_104_tz_tz ;
wire N_1195_tz_tz ;
wire N_1196_tz_tz ;
wire new_avail_0_sqmuxa_1 ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire un1_async_prescaler_countlto18_2 ;
wire un1_async_prescaler_countlt18 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire delay_countere ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire N_107 ;
wire N_131_i ;
wire N_1049 ;
wire un1_component_state_4_i ;
wire un1_dummy_0_sqmuxa_1z ;
wire N_824 ;
wire N_822 ;
wire N_166 ;
wire config_149 ;
wire un1_PREADY_0_sqmuxa_2_0_1z ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP1_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP1_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire un56_paddr_2_0_1z ;
wire spi_dms1_cs_en_1 ;
wire MSS_STAMP_PSELx ;
wire N_172 ;
wire N_196 ;
wire N_825 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire enable ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_1z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire status_temp_overwrittenVal_9_1z ;
wire N_79 ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_overwrittenVal_9 ;
wire N_151 ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_PWRITE ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire apb_is_reset ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire un25_paddr_1z ;
wire STAMP1_DRDY_TEMP_c ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire dummy_0_sqmuxa ;
wire apb_is_atomic ;
wire N_814 ;
wire N_812 ;
wire N_805 ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_819 ;
wire N_806 ;
wire N_818 ;
wire status_dms2_newVal ;
wire N_815 ;
wire status_temp_overwrittenVal ;
wire N_807 ;
wire N_817 ;
wire N_816 ;
wire status_temp_newVal ;
wire status_dms1_overwrittenVal ;
wire N_811 ;
wire status_dms1_newVal ;
wire status_dms2_overwrittenVal ;
wire un88_paddr_0 ;
wire N_300 ;
wire un56_paddr_5 ;
wire un56_paddr_2_0_1_1z ;
wire drdy_flank_detected_dms1 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms2 ;
wire N_4637_i ;
wire STAMP1_MISO_c ;
wire STAMP1_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_1z ;
wire mosi_cl_1z ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_4;
wire [31:31] count_s_FCO_4;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_4;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_4;
wire [5:5] clk_toggles_s_FCO_4;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_4;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [22:6] un1_spi_rx_data_2_1_Z;
wire [27:3] un1_spi_rx_data_2_1_0;
wire [24:24] un1_spi_rx_data_i_m2_1_2;
wire [29:19] un1_spi_rx_data_2_1_2;
wire [14:9] un1_spi_rx_data_2_1_1;
wire [23:8] un1_spi_rx_data_2_1_3;
wire [30:16] un1_spi_rx_data_2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_5_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_6_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire un1_reset_n_inv_1_Z ;
wire un89_paddr_0_Z ;
wire count_s_827_FCO ;
wire count_s_827_S ;
wire count_s_827_Y ;
wire clk_toggles_s_828_FCO ;
wire clk_toggles_s_828_S ;
wire clk_toggles_s_828_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire un89_paddr_0_1_Z ;
wire un64_paddr_1_Z ;
wire N_791 ;
wire N_789 ;
wire N_790 ;
wire N_800 ;
wire N_185 ;
wire N_804 ;
wire N_801 ;
wire N_795 ;
wire N_794 ;
wire N_802 ;
wire N_793 ;
wire N_796 ;
wire N_201 ;
wire N_798 ;
wire N_799 ;
wire N_803 ;
wire N_797 ;
wire N_792 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire N_649 ;
wire un10_delay_counter_Z ;
wire un1_spi_rx_data_sn_N_5 ;
wire PREADY_0_sqmuxa_Z ;
wire spi_dms1_cs_0_sqmuxa_Z ;
wire N_281 ;
wire N_153 ;
wire un72_paddr_1_Z ;
wire N_192 ;
wire un1_component_state_6_i_a2_1 ;
wire un80_paddr_0_a2_0_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1_Z ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_87 ;
wire un15_delay_counter_Z ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire N_272 ;
wire N_273 ;
wire un72_paddr_1_0_Z ;
wire un7_count_NE_27_Z ;
wire N_280 ;
wire un25_async_state ;
wire N_271 ;
wire status_async_cycles_1_sqmuxa_0_Z ;
wire un7_count_NE_28_Z ;
wire un80_paddr ;
wire N_1528 ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire un89_paddr_1_Z ;
wire N_625 ;
wire N_202 ;
wire status_async_cycles_0_sqmuxa_Z ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire N_627_1 ;
wire N_149 ;
wire N_699 ;
wire N_299 ;
wire N_200 ;
wire N_688 ;
wire N_626 ;
wire N_628 ;
wire spi_enable_0_sqmuxa_2_Z ;
wire N_3029 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_1z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_1z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP1_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 un89_paddr_0_RNIE6MS (
	.A(MSS_STAMP_PADDR[8]),
	.B(un1_reset_n_inv_1_Z),
	.C(un89_paddr_0_Z),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_4637_i)
);
defparam un89_paddr_0_RNIE6MS.INIT=16'hFFEF;
// @9:74
  ARI1 count_s_827 (
	.FCO(count_s_827_FCO),
	.S(count_s_827_S),
	.Y(count_s_827_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_827.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_4[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_827_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_4[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_4[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_4[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_4[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_4[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_4[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_4[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_4[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_4[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_4[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_4[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_4[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_4[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_4[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_4[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_4[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_4[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_4[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_4[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_4[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_4[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_4[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_4[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_4[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_4[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_4[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_4[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_4[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_4[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_4[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_4[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_828 (
	.FCO(clk_toggles_s_828_FCO),
	.S(clk_toggles_s_828_S),
	.Y(clk_toggles_s_828_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_828.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_4[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_828_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_4[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_4[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_4[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_4[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_4[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_temp),
	.C(drdy_flank_detected_dms1),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:387
  CFG3 un56_paddr_2_0_1_RNI9MMG (
	.A(un56_paddr_2_0_1_1z),
	.B(MSS_STAMP_PADDR[6]),
	.C(un56_paddr_5),
	.Y(N_300)
);
defparam un56_paddr_2_0_1_RNI9MMG.INIT=8'h20;
// @18:397
  CFG3 g0_0 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[3]),
	.Y(un88_paddr_0)
);
defparam g0_0.INIT=8'h01;
// @18:397
  CFG4 un89_paddr_0 (
	.A(MSS_STAMP_PADDR[6]),
	.B(un56_paddr_2_0_1_1z),
	.C(MSS_STAMP_PADDR[9]),
	.D(un89_paddr_0_1_Z),
	.Y(un89_paddr_0_Z)
);
defparam un89_paddr_0.INIT=16'h0004;
// @18:397
  CFG4 un89_paddr_0_1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un64_paddr_1_Z),
	.D(un56_paddr_5),
	.Y(un89_paddr_0_1_Z)
);
defparam un89_paddr_0_1.INIT=16'h0D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_Z[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_Z[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_0[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_Z[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_0[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_0[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_0[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_0[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_2[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_2[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_0[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_1[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_0[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_1[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_3[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_0[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:619
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state[5]),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state[5]),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1),
	.B(drdy_flank_detected_dms2),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:420
  CFG2 spi_dms1_cs_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(spi_dms1_cs_0_sqmuxa_Z)
);
defparam spi_dms1_cs_0_sqmuxa.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state[5]),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
// @18:380
  CFG2 un72_paddr_1 (
	.A(MSS_STAMP_PADDR[8]),
	.B(MSS_STAMP_PADDR[7]),
	.Y(un72_paddr_1_Z)
);
defparam un72_paddr_1.INIT=4'h8;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP1_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @24:619
  CFG3 busy_RNI0TTL (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNI0TTL.INIT=8'hD8;
// @18:205
  CFG2 un1_component_state_6_i_a2_1_0 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[0]),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=4'h2;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @18:387
  CFG4 un80_paddr_0_a2_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_paddr_0_a2_0_Z)
);
defparam un80_paddr_0_a2_0.INIT=16'h0100;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @18:366
  CFG3 un56_paddr_2_0_1 (
	.A(MSS_STAMP_PADDR[0]),
	.B(MSS_STAMP_PADDR[5]),
	.C(MSS_STAMP_PADDR[1]),
	.Y(un56_paddr_2_0_1_1z)
);
defparam un56_paddr_2_0_1.INIT=8'h01;
// @18:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @18:238
  CFG2 un15_delay_counter (
	.A(un10_delay_counter_Z),
	.B(drdy_flank_detected_temp),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=4'h4;
// @24:619
  CFG4 un14_paddr_RNIOB6J (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam un14_paddr_RNIOB6J.INIT=16'h7FFF;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_1z)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_1z)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_1[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(N_273)
);
defparam \un1_spi_rx_data_i_a2_1[31] .INIT=8'h02;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state[5]),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state[5]),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state[5]),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state[5]),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state[5]),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state[5]),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNI9DLJ (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNI9DLJ.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIKGHC (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIKGHC.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state[5]),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state[5]),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state[5]),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state[5]),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state[5]),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state[5]),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state[5]),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state[5]),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state[5]),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state[5]),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI1JMG (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI1JMG.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data[4])
);
defparam \un1_spi_rx_data_cZ[4] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data[5])
);
defparam \un1_spi_rx_data_cZ[5] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data[6])
);
defparam \un1_spi_rx_data_cZ[6] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data[7])
);
defparam \un1_spi_rx_data_cZ[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data[8])
);
defparam \un1_spi_rx_data_cZ[8] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data[9])
);
defparam \un1_spi_rx_data_cZ[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data[10])
);
defparam \un1_spi_rx_data_cZ[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data[11])
);
defparam \un1_spi_rx_data_cZ[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data[12])
);
defparam \un1_spi_rx_data_cZ[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(un1_spi_rx_data[13])
);
defparam \un1_spi_rx_data_cZ[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(un1_spi_rx_data[14])
);
defparam \un1_spi_rx_data_cZ[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(un1_spi_rx_data[15])
);
defparam \un1_spi_rx_data_cZ[15] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(N_825)
);
defparam \un1_spi_rx_data_cZ[3] .INIT=8'hE4;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(un56_paddr_5),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
// @18:380
  CFG4 un72_paddr_1_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.D(un72_paddr_1_Z),
	.Y(un72_paddr_1_0_Z)
);
defparam un72_paddr_1_0.INIT=16'h0400;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(delay_counter_18),
	.B(spi_request_for[1]),
	.C(N_196),
	.D(async_state_ns_0_o3_3_Z[0]),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @18:199
  CFG3 \component_state_ns_0_0_a2_2[0]  (
	.A(MSS_STAMP_PSELx),
	.B(N_281),
	.C(next_state_0_sqmuxa_Z),
	.Y(N_280)
);
defparam \component_state_ns_0_0_a2_2[0] .INIT=8'h04;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[0]),
	.C(un25_async_statelto6_3),
	.D(status_async_cycles[1]),
	.Y(un25_async_state)
);
defparam \op_gt.un25_async_statelto6 .INIT=16'hFEFA;
  CFG4 spi_dms1_cs_0_sqmuxa_RNI4EBV (
	.A(component_state[1]),
	.B(component_state[4]),
	.C(component_state[2]),
	.D(spi_dms1_cs_0_sqmuxa_Z),
	.Y(spi_dms1_cs_en_1)
);
defparam spi_dms1_cs_0_sqmuxa_RNI4EBV.INIT=16'h1101;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNIIQ1M[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIIQ1M[0] .INIT=8'hC8;
// @18:366
  CFG4 un56_paddr_2_0 (
	.A(MSS_STAMP_PADDR[0]),
	.B(MSS_STAMP_PADDR[1]),
	.C(MSS_STAMP_PADDR[6]),
	.D(MSS_STAMP_PADDR[5]),
	.Y(un56_paddr_2_0_1z)
);
defparam un56_paddr_2_0.INIT=16'h0001;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNIE1VH2[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNIE1VH2[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:343
  CFG4 un14_paddr (
	.A(MSS_STAMP_PADDR[5]),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PWRITE),
	.D(MSS_STAMP_PADDR[6]),
	.Y(un14_paddr_i_0)
);
defparam un14_paddr.INIT=16'hF0E0;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP1_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP1_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP1_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNIQUG21[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNIQUG21[24] .INIT=4'h2;
// @18:199
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNIVELK (
	.A(apb_spi_finished_0_sqmuxa_1),
	.B(N_649),
	.Y(N_81_i)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNIVELK.INIT=4'h2;
// @9:74
  CFG3 un10_count_0_a2_RNIENUI2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNIENUI2.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_1_sqmuxa_0 (
	.A(status_async_cycles[4]),
	.B(status_async_cycles[5]),
	.C(un30_async_statelto6_3),
	.D(async_state[0]),
	.Y(status_async_cycles_1_sqmuxa_0_Z)
);
defparam status_async_cycles_1_sqmuxa_0.INIT=16'hF700;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(async_state_ns_0_o3_27_i_o2_4_0),
	.B(async_state_ns_0_o3_27_i_o2_3_0),
	.C(async_state_ns_0_o3_24_i_o2_4_0),
	.D(async_state_ns_0_o3_24_i_o2_5_0),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:387
  CFG2 un80_paddr_0_a2 (
	.A(un80_paddr_0_a2_0_Z),
	.B(N_300),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=4'h8;
// @18:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_PADDR[9]),
	.B(un88_paddr_0),
	.C(un72_paddr_1_Z),
	.D(un56_paddr_2_0_1z),
	.Y(N_1528)
);
defparam un88_paddr.INIT=16'h8000;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state[5]),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_1z)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP1_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:397
  CFG3 un89_paddr_1 (
	.A(un56_paddr_2_0_1z),
	.B(un72_paddr_1_0_Z),
	.C(N_1528),
	.Y(un89_paddr_1_Z)
);
defparam un89_paddr_1.INIT=8'hF8;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_172),
	.B(N_166),
	.C(async_state_ns_0_o3_6_Z[0]),
	.D(async_state_ns_0_o3_5_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_196),
	.B(N_166),
	.C(component_state_ns_0_0_o2_0_2_Z[0]),
	.D(async_state_ns_0_o3_6_Z[0]),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_1z),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNINAND3 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNINAND3.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(un1_spi_rx_data[1])
);
defparam \un1_spi_rx_data_cZ[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(N_822)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data_cZ[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(N_824)
);
defparam \un1_spi_rx_data_cZ[2] .INIT=8'hE2;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(component_state[3]),
	.B(dummy_0_sqmuxa),
	.C(MSS_STAMP_PWRITE),
	.D(N_1528),
	.Y(un1_dummy_0_sqmuxa_1z)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hECCC;
// @18:199
  CFG4 un80_paddr_0_a2_RNIDOFQ (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state[5]),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_RNIDOFQ.INIT=16'h8F80;
// @24:619
  CFG4 busy_RNIAPRM (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[5]),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIAPRM.INIT=16'h0BFF;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:218
  CFG2 spi_tx_data_0_sqmuxa_1 (
	.A(N_202),
	.B(component_state[5]),
	.Y(N_299)
);
defparam spi_tx_data_0_sqmuxa_1.INIT=4'h4;
// @24:619
  CFG3 \component_state_ns_0_0_o2_0_RNI9HCB[0]  (
	.A(component_state[5]),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_1049)
);
defparam \component_state_ns_0_0_o2_0_RNI9HCB[0] .INIT=8'h37;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_RNI4S3E1[31]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_271),
	.C(N_273),
	.D(N_272),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_RNI4S3E1[31] .INIT=16'h0001;
// @9:82
  CFG4 un7_count_NE_20_RNIS6TR1 (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIS6TR1.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_202),
	.B(spi_dms1_cs_0_sqmuxa_Z),
	.C(component_state[2]),
	.D(N_281),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state[5]),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state[5]),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state[5]),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state[5]),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @24:619
  CFG4 busy_RNIGTFS1 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNIGTFS1.INIT=16'h0F2F;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1 (
	.A(un25_async_state),
	.B(async_state[1]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1.INIT=16'h0008;
// @18:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(config_Z[30]),
	.D(N_299),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(un10_delay_counter_Z),
	.B(N_299),
	.C(drdy_flank_detected_temp),
	.D(config_Z[30]),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'hC800;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(polling_timeout_counter22lto7_4),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h000E;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state[5]),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state[5]),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNIPU8U[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNIPU8U[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_1),
	.B(N_153),
	.C(N_151),
	.D(N_200),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h8000;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(component_state_ns_0_0_0_Z[0]),
	.B(N_280),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_153),
	.C(N_87),
	.D(N_299),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFBF3;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:199
  CFG2 spi_enable_0_sqmuxa_2_RNIGO86 (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state[3]),
	.Y(spi_enable_0_sqmuxa_2_RNIGO86_1z)
);
defparam spi_enable_0_sqmuxa_2_RNIGO86.INIT=4'hE;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(un1_async_prescaler_countlt18),
	.B(status_async_cycles_0_sqmuxa_1_0_1z),
	.C(status_async_cycles_1_sqmuxa_0_Z),
	.D(un1_async_prescaler_countlto18_2),
	.Y(un1_status_async_cycles_1_sqmuxa_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'hCCDC;
// @24:619
  CFG4 polling_timeout_counter_0_sqmuxa_RNIKQPN1 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNIKQPN1.INIT=16'hFFEF;
// @18:199
  CFG4 un89_paddr_1_RNI805K (
	.A(un89_paddr_1_Z),
	.B(un89_paddr_0_Z),
	.C(un1_reset_n_inv_1_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_1_RNI805K.INIT=16'h0F0E;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_0),
	.Y(status_async_cycles_0_sqmuxa_2_1z)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_RNI167S (
	.A(N_299),
	.B(N_87),
	.C(config_Z[30]),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI167S.INIT=16'hEC00;
// @18:199
  CFG3 spi_enable_0_sqmuxa_2_RNIFMI8 (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_enable_0_sqmuxa_2_Z),
	.Y(un1_reset_n_inv_4_i)
);
defparam spi_enable_0_sqmuxa_2_RNIFMI8.INIT=8'hC8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5 */

module STAMP_10 (
  MSS_STAMP_PADDR,
  MSS_STAMP_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl,
  mosi_1,
  STAMP1_SCLK_c,
  STAMP1_MISO_c,
  un56_paddr_2_0_1,
  N_300,
  un88_paddr_0,
  MSS_STAMP_PENABLE,
  MSS_STAMP_PWRITE,
  un14_paddr_i_0,
  MSS_STAMP_PSELx,
  un56_paddr_2_0,
  un56_paddr_5_1z,
  MSS_STAMP_PREADY,
  STAMP1_CS_SGR2_c,
  STAMP1_CS_TEMP_c,
  STAMP1_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP1_new_avail,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst,
  STAMP1_DRDY_SGR1_c,
  STAMP1_DRDY_SGR2_c,
  STAMP1_DRDY_TEMP_c
)
;
input [11:0] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl ;
output mosi_1 ;
output STAMP1_SCLK_c ;
input STAMP1_MISO_c ;
output un56_paddr_2_0_1 ;
output N_300 ;
output un88_paddr_0 ;
input MSS_STAMP_PENABLE ;
input MSS_STAMP_PWRITE ;
output un14_paddr_i_0 ;
input MSS_STAMP_PSELx ;
output un56_paddr_2_0 ;
output un56_paddr_5_1z ;
output MSS_STAMP_PREADY ;
output STAMP1_CS_SGR2_c ;
output STAMP1_CS_TEMP_c ;
output STAMP1_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP1_new_avail ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
input STAMP1_DRDY_SGR1_c ;
input STAMP1_DRDY_SGR2_c ;
input STAMP1_DRDY_TEMP_c ;
wire mosi_cl ;
wire mosi_1 ;
wire STAMP1_SCLK_c ;
wire STAMP1_MISO_c ;
wire un56_paddr_2_0_1 ;
wire N_300 ;
wire un88_paddr_0 ;
wire MSS_STAMP_PENABLE ;
wire MSS_STAMP_PWRITE ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_PSELx ;
wire un56_paddr_2_0 ;
wire un56_paddr_5_1z ;
wire MSS_STAMP_PREADY ;
wire STAMP1_CS_SGR2_c ;
wire STAMP1_CS_TEMP_c ;
wire STAMP1_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP1_new_avail ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire STAMP1_DRDY_SGR1_c ;
wire STAMP1_DRDY_SGR2_c ;
wire STAMP1_DRDY_TEMP_c ;
wire [5:0] component_state_Z;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [15:1] un1_spi_rx_data;
wire [31:31] config_8;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_4;
wire [26:0] delay_counter_cry_Y_4;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_4;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_4;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_4;
wire [7:7] polling_timeout_counter_s_FCO_4;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_4;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_5_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2 ;
wire N_217_i ;
wire STAMP1_DRDY_TEMP_c_i ;
wire STAMP1_DRDY_SGR2_c_i ;
wire STAMP1_DRDY_SGR1_c_i ;
wire N_218_i ;
wire VCC ;
wire polling_timeout_countere ;
wire GND ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire spi_enable_0_sqmuxa_2_RNIGO86 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_Z ;
wire spi_dms1_cs_ldmx_Z ;
wire N_151 ;
wire spi_temp_cs_ldmx_Z ;
wire spi_dms2_cs_ldmx_Z ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_824 ;
wire un1_reset_n_inv_i ;
wire N_822 ;
wire un1_component_state_4_i ;
wire N_825 ;
wire status_async_cycles_14_cry_0_0_Y_4 ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S ;
wire un5_async_prescaler_count_cry_6_S ;
wire un5_async_prescaler_count_cry_4_S ;
wire un5_async_prescaler_count_cry_3_S ;
wire un5_async_prescaler_count_cry_2_S ;
wire un5_async_prescaler_count_cry_1_S ;
wire un5_async_prescaler_count_cry_14_S ;
wire un5_async_prescaler_count_cry_12_S ;
wire un5_async_prescaler_count_cry_11_S ;
wire un5_async_prescaler_count_cry_10_S ;
wire un5_async_prescaler_count_cry_9_S ;
wire N_819 ;
wire N_4637_i ;
wire N_818 ;
wire N_817 ;
wire N_816 ;
wire N_815 ;
wire N_814 ;
wire N_812 ;
wire N_811 ;
wire N_810 ;
wire N_809 ;
wire N_808 ;
wire N_807 ;
wire N_806 ;
wire N_805 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_4 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_4 ;
wire status_async_cycles_0_sqmuxa_1 ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_4 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_4 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_4 ;
wire status_async_cycles_14_s_6_FCO_4 ;
wire status_async_cycles_14_s_6_Y_4 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_4 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_4 ;
wire un48_paddr_cry_0_Y_4 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_4 ;
wire un48_paddr_cry_1_Y_4 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_4 ;
wire un48_paddr_cry_2_Y_4 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_4 ;
wire un48_paddr_cry_3_Y_4 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_4 ;
wire un48_paddr_cry_4_Y_4 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_4 ;
wire un48_paddr_cry_5_Y_4 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_4 ;
wire un48_paddr_cry_6_Y_4 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_4 ;
wire un48_paddr_cry_7_Y_4 ;
wire polling_timeout_counter_s_826_FCO ;
wire polling_timeout_counter_s_826_S ;
wire polling_timeout_counter_s_826_Y ;
wire un5_async_prescaler_count_s_1_829_FCO ;
wire un5_async_prescaler_count_s_1_829_S ;
wire un5_async_prescaler_count_s_1_829_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S ;
wire un5_async_prescaler_count_cry_5_Y ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S ;
wire un5_async_prescaler_count_cry_8_Y ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S ;
wire un5_async_prescaler_count_cry_13_Y ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S ;
wire un5_async_prescaler_count_cry_15_Y ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S ;
wire un5_async_prescaler_count_cry_16_Y ;
wire un5_async_prescaler_count_s_18_FCO ;
wire un5_async_prescaler_count_s_18_S ;
wire un5_async_prescaler_count_s_18_Y ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S ;
wire un5_async_prescaler_count_cry_17_Y ;
wire N_196 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_1049 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_Z ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_Z ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_Z ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_5248 ;
wire N_5249 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP1_DRDY_TEMP_c),
	.Y(STAMP1_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP1_DRDY_SGR2_c),
	.Y(STAMP1_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP1_DRDY_SGR1_c),
	.Y(STAMP1_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 \component_state_RNI4F75[5]  (
	.A(component_state_Z[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI4F75[5] .INIT=2'h1;
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_Z[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP1_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_enable_0_sqmuxa_2_RNIGO86),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_Z),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP1_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_Z),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP1_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_Z),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP1_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_Z),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_824),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_822),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[15]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_825),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4637_i)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_4),
	.Y(status_async_cycles_14_cry_0_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(un1_status_async_cycles_1_sqmuxa[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_4),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_4),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1),
	.A(VCC),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h42800;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h51144;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_4[0]),
	.Y(delay_counter_cry_Y_4[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_4[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_4[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_4[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_4[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_4[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_4[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_4[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_4[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_4[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_4[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_4[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_4[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_4[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_4[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_4[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_4[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_4[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_4[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_4[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_4[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_4[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_4[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_4[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_4[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_4[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_4[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_4[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_4[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_4),
	.Y(un48_paddr_cry_0_Y_4),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_4),
	.Y(un48_paddr_cry_1_Y_4),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_4),
	.Y(un48_paddr_cry_2_Y_4),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_4),
	.Y(un48_paddr_cry_3_Y_4),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_4),
	.Y(un48_paddr_cry_4_Y_4),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_4),
	.Y(un48_paddr_cry_5_Y_4),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_4),
	.Y(un48_paddr_cry_6_Y_4),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_4),
	.Y(un48_paddr_cry_7_Y_4),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_826 (
	.FCO(polling_timeout_counter_s_826_FCO),
	.S(polling_timeout_counter_s_826_S),
	.Y(polling_timeout_counter_s_826_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_826.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_4[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_826_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_4[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_4[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_4[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_4[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_4[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_4[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_4[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_829 (
	.FCO(un5_async_prescaler_count_s_1_829_FCO),
	.S(un5_async_prescaler_count_s_1_829_S),
	.Y(un5_async_prescaler_count_s_1_829_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_829.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S),
	.Y(un5_async_prescaler_count_cry_1_Y),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_829_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S),
	.Y(un5_async_prescaler_count_cry_2_Y),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S),
	.Y(un5_async_prescaler_count_cry_3_Y),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S),
	.Y(un5_async_prescaler_count_cry_4_Y),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S),
	.Y(un5_async_prescaler_count_cry_5_Y),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S),
	.Y(un5_async_prescaler_count_cry_6_Y),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S),
	.Y(un5_async_prescaler_count_cry_7_Y),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S),
	.Y(un5_async_prescaler_count_cry_8_Y),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S),
	.Y(un5_async_prescaler_count_cry_9_Y),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S),
	.Y(un5_async_prescaler_count_cry_10_Y),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S),
	.Y(un5_async_prescaler_count_cry_11_Y),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S),
	.Y(un5_async_prescaler_count_cry_12_Y),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S),
	.Y(un5_async_prescaler_count_cry_13_Y),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S),
	.Y(un5_async_prescaler_count_cry_14_Y),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S),
	.Y(un5_async_prescaler_count_cry_15_Y),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S),
	.Y(un5_async_prescaler_count_cry_16_Y),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO),
	.S(un5_async_prescaler_count_s_18_S),
	.Y(un5_async_prescaler_count_s_18_Y),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S),
	.Y(un5_async_prescaler_count_cry_17_Y),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:199
  CFG2 \async_state_ns_0_o3_5_i_o2[0]  (
	.A(delay_counter_Z[7]),
	.B(delay_counter_Z[8]),
	.Y(N_196)
);
defparam \async_state_ns_0_o3_5_i_o2[0] .INIT=4'hE;
// @18:366
  CFG2 un56_paddr_5 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[3]),
	.Y(un56_paddr_5_1z)
);
defparam un56_paddr_5.INIT=4'h1;
// @18:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP1_DRDY_SGR2_c),
	.B(STAMP1_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_5[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_24_i_o2_5_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_Z)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_1049),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_1049),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_1049),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_1049),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_1049),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_1049),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_1049),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_1049),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_1049),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_1049),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_1049),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_1049),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_1049),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_1049),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_1049),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_1049),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_1049),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_1049),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_1049),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_1049),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_1049),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_1049),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_1049),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(N_1049),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(N_1049),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(N_1049),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(N_1049),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_4[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_1049),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG3 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_countlt18),
	.B(async_prescaler_count_Z[0]),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=8'h32;
// @18:440
  CFG3 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_5_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_8_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_13_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_15_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_16_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_17_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_s_18_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=8'hC8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_Z)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_Z)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_Z)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP1_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_Z),
	.Y(spi_dms2_cs_ldmx_Z)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP1_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_Z),
	.Y(spi_temp_cs_ldmx_Z)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP1_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_Z),
	.Y(spi_dms1_cs_ldmx_Z)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5 spi (
	.un1_status_async_cycles_1_sqmuxa_0(un1_status_async_cycles_1_sqmuxa[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.un1_spi_rx_data({un1_spi_rx_data[15:4], N_5249, N_5248, un1_spi_rx_data[1]}),
	.async_state_ns_0_o3_24_i_o2_5_0(async_state_ns_0_o3_24_i_o2_5_Z[0]),
	.async_state_ns_0_o3_24_i_o2_4_0(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_18(delay_counter_Z[18]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:0]),
	.async_state(async_state_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.PADDR_m(PADDR_m[6:4]),
	.component_state(component_state_Z[5:0]),
	.config_Z(config_Z[31:0]),
	.config_8_0(config_8[31]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_1z(status_async_cycles_0_sqmuxa_2),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.polling_timeout_countere(polling_timeout_countere),
	.spi_enable_0_sqmuxa_2_RNIGO86_1z(spi_enable_0_sqmuxa_2_RNIGO86),
	.N_12(N_12),
	.N_275(N_275),
	.N_646_i(N_646_i),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.N_104_tz_tz(N_104_tz_tz),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_1196_tz_tz(N_1196_tz_tz),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1),
	.un1_async_prescaler_countlto18_2(un1_async_prescaler_countlto18_2_Z),
	.un1_async_prescaler_countlt18(un1_async_prescaler_countlt18),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.delay_countere(delay_countere),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.N_107(N_107),
	.N_131_i(N_131_i),
	.N_1049(N_1049),
	.un1_component_state_4_i(un1_component_state_4_i),
	.un1_dummy_0_sqmuxa_1z(un1_dummy_0_sqmuxa),
	.N_824(N_824),
	.N_822(N_822),
	.N_166(N_166),
	.config_149(config_149),
	.un1_PREADY_0_sqmuxa_2_0_1z(un1_PREADY_0_sqmuxa_2_0),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP1_DRDY_SGR2_c(STAMP1_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP1_DRDY_SGR1_c(STAMP1_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.un56_paddr_2_0_1z(un56_paddr_2_0),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx),
	.N_172(N_172),
	.N_196(N_196),
	.N_825(N_825),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.enable(enable),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z(un1_drdy_flank_detected_dms1_0_sqmuxa_1),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_1z(un1_new_avail_0_sqmuxa_3),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_4_1z(un1_new_avail_0_sqmuxa_4),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.N_79(N_79),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.N_151(N_151),
	.un14_paddr_i_0(un14_paddr_i_0),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.apb_is_reset(apb_is_reset_Z),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.un25_paddr_1z(un25_paddr),
	.STAMP1_DRDY_TEMP_c(STAMP1_DRDY_TEMP_c),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.apb_is_atomic(apb_is_atomic_Z),
	.N_814(N_814),
	.N_812(N_812),
	.N_805(N_805),
	.N_808(N_808),
	.N_809(N_809),
	.N_810(N_810),
	.N_819(N_819),
	.N_806(N_806),
	.N_818(N_818),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.N_815(N_815),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.N_807(N_807),
	.N_817(N_817),
	.N_816(N_816),
	.status_temp_newVal(status_temp_newVal_Z),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.N_811(N_811),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.un88_paddr_0(un88_paddr_0),
	.N_300(N_300),
	.un56_paddr_5(un56_paddr_5_1z),
	.un56_paddr_2_0_1_1z(un56_paddr_2_0_1),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.N_4637_i(N_4637_i),
	.STAMP1_MISO_c(STAMP1_MISO_c),
	.STAMP1_SCLK_c(STAMP1_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_1z(mosi_1),
	.mosi_cl_1z(mosi_cl),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10 */

module spi_master_5_0 (
  un1_status_async_cycles_1_sqmuxa_0_0,
  component_state_ns,
  async_state_ns,
  component_state_ns_0_0_o2_0_RNICQNB_0,
  un1_spi_rx_data_3,
  un1_spi_rx_data_0_d0,
  async_state_ns_0_o3_24_i_o2_5_0,
  async_state_ns_0_o3_24_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  dummy,
  measurement_dms1,
  delay_counter_9,
  delay_counter_0,
  delay_counter_18,
  un1_spi_rx_data_0_0,
  un1_spi_rx_data_0_2,
  un1_spi_rx_data_0_4,
  un1_spi_rx_data_0_5,
  un1_spi_rx_data_0_6,
  un1_spi_rx_data_0_7,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  measurement_temp,
  async_state,
  spi_request_for,
  spi_tx_data,
  config_Z,
  PADDR_m,
  MSS_STAMP_PADDR,
  component_state,
  config_8_0,
  component_state_0_0,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_0,
  polling_timeout_countere,
  N_1034,
  N_275,
  N_12,
  N_646_i,
  spi_dms1_cs_0_sqmuxa_3_1z,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_temp_cs_0_sqmuxa_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  polling_timeout_counter22lto7_4,
  polling_timeout_counter22lto7_5,
  N_104_tz_tz,
  N_1195_tz_tz,
  N_1196_tz_tz,
  status_async_cycles_0_sqmuxa_1_0_1z,
  un1_async_prescaler_countlto18_2,
  un1_async_prescaler_countlt18,
  measurement_temp_1_sqmuxa,
  measurement_dms2_1_sqmuxa,
  measurement_dms1_0_sqmuxa_1,
  new_avail_0_sqmuxa_1,
  delay_countere,
  spi_dms2_cs_0_sqmuxa_1z,
  MSS_STAMP_1_PSELx,
  N_107,
  N_131_i,
  un1_component_state_4_i,
  un1_dummy_0_sqmuxa_0,
  N_824,
  N_823,
  N_166,
  config_149,
  un1_PREADY_0_sqmuxa_2_0_0,
  un88_paddr_0_0,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP2_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP2_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  spi_dms1_cs_en_1,
  N_172,
  N_196,
  N_826,
  N_828,
  N_835,
  N_830,
  N_836,
  N_837,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  status_dms2_overwrittenVal_9,
  status_dms1_overwrittenVal_9,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_0,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_0,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_4_0,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  status_temp_overwrittenVal_9_1z,
  enable,
  N_151,
  N_79,
  un14_paddr_i_0,
  apb_is_atomic_0_sqmuxa_1z,
  apb_is_reset,
  un28_paddr_i_0,
  apb_spi_finished,
  dummy_0_sqmuxa,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  un25_paddr_1z,
  STAMP2_DRDY_TEMP_c,
  apb_is_atomic,
  N_814,
  N_806,
  status_temp_newVal,
  status_dms1_newVal,
  N_815,
  status_dms2_newVal,
  N_808,
  N_809,
  N_812,
  N_810,
  N_807,
  status_dms1_overwrittenVal,
  status_dms2_overwrittenVal,
  N_811,
  N_816,
  N_818,
  N_805,
  N_819,
  status_temp_overwrittenVal,
  N_817,
  un1_reset_n_inv_i,
  un56_paddr_2_0,
  MSS_STAMP_PWRITE,
  un56_paddr_5,
  un56_paddr_2_0_1,
  drdy_flank_detected_dms2,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms1,
  N_4608_i,
  STAMP2_MISO_c,
  STAMP2_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_0,
  mosi_cl_0,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK
)
;
output un1_status_async_cycles_1_sqmuxa_0_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output component_state_ns_0_0_o2_0_RNICQNB_0 ;
output un1_spi_rx_data_3 ;
output un1_spi_rx_data_0_d0 ;
input async_state_ns_0_o3_24_i_o2_5_0 ;
input async_state_ns_0_o3_24_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_18 ;
output un1_spi_rx_data_0_0 ;
output un1_spi_rx_data_0_2 ;
output un1_spi_rx_data_0_4 ;
output un1_spi_rx_data_0_5 ;
output un1_spi_rx_data_0_6 ;
output un1_spi_rx_data_0_7 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [15:0] measurement_temp ;
input [1:0] async_state ;
input [1:0] spi_request_for ;
input [15:0] spi_tx_data ;
input [31:0] config_Z ;
output [6:4] PADDR_m ;
input [9:2] MSS_STAMP_PADDR ;
input [4:0] component_state ;
output config_8_0 ;
input component_state_0_0 ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_0 ;
output polling_timeout_countere ;
output N_1034 ;
output N_275 ;
output N_12 ;
output N_646_i ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_temp_cs_0_sqmuxa_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input polling_timeout_counter22lto7_4 ;
input polling_timeout_counter22lto7_5 ;
output N_104_tz_tz ;
output N_1195_tz_tz ;
output N_1196_tz_tz ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
input un1_async_prescaler_countlto18_2 ;
input un1_async_prescaler_countlt18 ;
output measurement_temp_1_sqmuxa ;
output measurement_dms2_1_sqmuxa ;
output measurement_dms1_0_sqmuxa_1 ;
output new_avail_0_sqmuxa_1 ;
output delay_countere ;
output spi_dms2_cs_0_sqmuxa_1z ;
input MSS_STAMP_1_PSELx ;
output N_107 ;
output N_131_i ;
output un1_component_state_4_i ;
output un1_dummy_0_sqmuxa_0 ;
output N_824 ;
output N_823 ;
input N_166 ;
output config_149 ;
output un1_PREADY_0_sqmuxa_2_0_0 ;
input un88_paddr_0_0 ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP2_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP2_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output spi_dms1_cs_en_1 ;
input N_172 ;
input N_196 ;
output N_826 ;
output N_828 ;
output N_835 ;
output N_830 ;
output N_836 ;
output N_837 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
output status_dms2_overwrittenVal_9 ;
output status_dms1_overwrittenVal_9 ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_0 ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_0 ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_4_0 ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output status_temp_overwrittenVal_9_1z ;
input enable ;
output N_151 ;
output N_79 ;
input un14_paddr_i_0 ;
output apb_is_atomic_0_sqmuxa_1z ;
input apb_is_reset ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output dummy_0_sqmuxa ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
output un25_paddr_1z ;
input STAMP2_DRDY_TEMP_c ;
input apb_is_atomic ;
output N_814 ;
output N_806 ;
input status_temp_newVal ;
input status_dms1_newVal ;
output N_815 ;
input status_dms2_newVal ;
output N_808 ;
output N_809 ;
output N_812 ;
output N_810 ;
output N_807 ;
input status_dms1_overwrittenVal ;
input status_dms2_overwrittenVal ;
output N_811 ;
output N_816 ;
output N_818 ;
output N_805 ;
output N_819 ;
input status_temp_overwrittenVal ;
output N_817 ;
output un1_reset_n_inv_i ;
input un56_paddr_2_0 ;
input MSS_STAMP_PWRITE ;
input un56_paddr_5 ;
input un56_paddr_2_0_1 ;
input drdy_flank_detected_dms2 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms1 ;
output N_4608_i ;
input STAMP2_MISO_c ;
output STAMP2_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_0 ;
output mosi_cl_0 ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
wire un1_status_async_cycles_1_sqmuxa_0_0 ;
wire component_state_ns_0_0_o2_0_RNICQNB_0 ;
wire un1_spi_rx_data_3 ;
wire un1_spi_rx_data_0_d0 ;
wire async_state_ns_0_o3_24_i_o2_5_0 ;
wire async_state_ns_0_o3_24_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_18 ;
wire un1_spi_rx_data_0_0 ;
wire un1_spi_rx_data_0_2 ;
wire un1_spi_rx_data_0_4 ;
wire un1_spi_rx_data_0_5 ;
wire un1_spi_rx_data_0_6 ;
wire un1_spi_rx_data_0_7 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire config_8_0 ;
wire component_state_0_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_0 ;
wire polling_timeout_countere ;
wire N_1034 ;
wire N_275 ;
wire N_12 ;
wire N_646_i ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire polling_timeout_counter22lto7_4 ;
wire polling_timeout_counter22lto7_5 ;
wire N_104_tz_tz ;
wire N_1195_tz_tz ;
wire N_1196_tz_tz ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire un1_async_prescaler_countlto18_2 ;
wire un1_async_prescaler_countlt18 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire new_avail_0_sqmuxa_1 ;
wire delay_countere ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire MSS_STAMP_1_PSELx ;
wire N_107 ;
wire N_131_i ;
wire un1_component_state_4_i ;
wire un1_dummy_0_sqmuxa_0 ;
wire N_824 ;
wire N_823 ;
wire N_166 ;
wire config_149 ;
wire un1_PREADY_0_sqmuxa_2_0_0 ;
wire un88_paddr_0_0 ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP2_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP2_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire spi_dms1_cs_en_1 ;
wire N_172 ;
wire N_196 ;
wire N_826 ;
wire N_828 ;
wire N_835 ;
wire N_830 ;
wire N_836 ;
wire N_837 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire status_dms2_overwrittenVal_9 ;
wire status_dms1_overwrittenVal_9 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_0 ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_0 ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_0 ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire status_temp_overwrittenVal_9_1z ;
wire enable ;
wire N_151 ;
wire N_79 ;
wire un14_paddr_i_0 ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire apb_is_reset ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire dummy_0_sqmuxa ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire un25_paddr_1z ;
wire STAMP2_DRDY_TEMP_c ;
wire apb_is_atomic ;
wire N_814 ;
wire N_806 ;
wire status_temp_newVal ;
wire status_dms1_newVal ;
wire N_815 ;
wire status_dms2_newVal ;
wire N_808 ;
wire N_809 ;
wire N_812 ;
wire N_810 ;
wire N_807 ;
wire status_dms1_overwrittenVal ;
wire status_dms2_overwrittenVal ;
wire N_811 ;
wire N_816 ;
wire N_818 ;
wire N_805 ;
wire N_819 ;
wire status_temp_overwrittenVal ;
wire N_817 ;
wire un1_reset_n_inv_i ;
wire un56_paddr_2_0 ;
wire MSS_STAMP_PWRITE ;
wire un56_paddr_5 ;
wire un56_paddr_2_0_1 ;
wire drdy_flank_detected_dms2 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms1 ;
wire N_4608_i ;
wire STAMP2_MISO_c ;
wire STAMP2_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_0 ;
wire mosi_cl_0 ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_3;
wire [31:31] count_s_FCO_3;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_3;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_3;
wire [5:5] clk_toggles_s_FCO_3;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_3;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [29:23] un1_spi_rx_data_2_1_0;
wire [27:4] un1_spi_rx_data_2_1_2;
wire [16:10] un1_spi_rx_data_2_1_Z;
wire [30:6] un1_spi_rx_data_2_1_1;
wire [25:12] un1_spi_rx_data_2_1_3;
wire [26:3] un1_spi_rx_data_2_1_4;
wire [24:24] un1_spi_rx_data_i_m2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [2:2] component_state_ns_0_a3_1_0_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_5_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_6_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire [0:0] component_state_ns_0_0_1_Z;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire un89_paddr_2 ;
wire un1_reset_n_inv_1 ;
wire un1_spi_rx_data_sn_N_5 ;
wire count_s_824_FCO ;
wire count_s_824_S ;
wire count_s_824_Y ;
wire clk_toggles_s_825_FCO ;
wire clk_toggles_s_825_S ;
wire clk_toggles_s_825_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire g2_2_a3_0_Z ;
wire g0_0_0_a3_1_Z ;
wire N_19 ;
wire un88_paddr_0 ;
wire un80_paddr_0_a2_0_Z ;
wire un80_paddr ;
wire N_11 ;
wire N_18 ;
wire N_791 ;
wire N_790 ;
wire N_789 ;
wire N_185 ;
wire N_794 ;
wire N_799 ;
wire N_795 ;
wire N_793 ;
wire N_796 ;
wire N_798 ;
wire N_800 ;
wire N_801 ;
wire N_797 ;
wire N_803 ;
wire N_804 ;
wire N_802 ;
wire N_201 ;
wire N_792 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire PREADY_0_sqmuxa_Z ;
wire spi_dms1_cs_0_sqmuxa_Z ;
wire N_281 ;
wire N_153 ;
wire N_192 ;
wire un1_component_state_6_i_a2_1 ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1_Z ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_273 ;
wire N_272 ;
wire N_87 ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire un15_delay_counter_Z ;
wire un14_delay_counter_Z ;
wire un7_count_NE_27_Z ;
wire un25_async_state ;
wire N_271 ;
wire status_async_cycles_1_sqmuxa_0_Z ;
wire un7_count_NE_28_Z ;
wire un88_paddr_Z ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire N_625 ;
wire N_202 ;
wire status_async_cycles_0_sqmuxa_Z ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire N_627_1 ;
wire N_699 ;
wire N_299 ;
wire N_149 ;
wire N_626 ;
wire N_628 ;
wire N_688 ;
wire N_200 ;
wire spi_enable_0_sqmuxa_2_Z ;
wire N_3030 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_0),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_0),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP2_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un80_paddr_0_a2_0_RNIA6A13 (
	.A(un89_paddr_2),
	.B(un1_reset_n_inv_1),
	.C(un1_spi_rx_data_sn_N_5),
	.Y(N_4608_i)
);
defparam un80_paddr_0_a2_0_RNIA6A13.INIT=8'hDF;
// @9:74
  ARI1 count_s_824 (
	.FCO(count_s_824_FCO),
	.S(count_s_824_S),
	.Y(count_s_824_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_824.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_3[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_824_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_3[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_3[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_3[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_3[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_3[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_3[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_3[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_3[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_3[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_3[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_3[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_3[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_3[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_3[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_3[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_3[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_3[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_3[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_3[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_3[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_3[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_3[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_3[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_3[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_3[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_3[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_3[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_3[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_3[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_3[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_3[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_825 (
	.FCO(clk_toggles_s_825_FCO),
	.S(clk_toggles_s_825_S),
	.Y(clk_toggles_s_825_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_825.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_3[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_825_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_3[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_3[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_3[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_3[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_3[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(drdy_flank_detected_temp),
	.D(drdy_flank_detected_dms2),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hCCC8;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
  CFG2 g2_2_a3_0 (
	.A(MSS_STAMP_PADDR[8]),
	.B(MSS_STAMP_PADDR[7]),
	.Y(g2_2_a3_0_Z)
);
defparam g2_2_a3_0.INIT=4'h8;
  CFG3 g0_0_0_a3_1 (
	.A(un56_paddr_2_0_1),
	.B(MSS_STAMP_PADDR[6]),
	.C(un56_paddr_5),
	.Y(g0_0_0_a3_1_Z)
);
defparam g0_0_0_a3_1.INIT=8'h20;
// @18:397
  CFG4 g0_0_0_a2 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_19)
);
defparam g0_0_0_a2.INIT=16'h0054;
// @18:397
  CFG3 un88_paddr_RNO (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(un88_paddr_0)
);
defparam un88_paddr_RNO.INIT=8'h80;
// @18:199
  CFG3 g0_2 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1)
);
defparam g0_2.INIT=8'hBF;
// @18:387
  CFG4 un80_paddr_0_a2_0_RNIDL5Q (
	.A(MSS_STAMP_PADDR[6]),
	.B(un56_paddr_5),
	.C(un56_paddr_2_0_1),
	.D(un80_paddr_0_a2_0_Z),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2_0_RNIDL5Q.INIT=16'h4000;
// @18:199
  CFG4 g2_2_o2 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(un56_paddr_5),
	.Y(N_11)
);
defparam g2_2_o2.INIT=16'h1F10;
// @18:397
  CFG3 un80_paddr_0_a2_0_RNIPFLV1 (
	.A(N_19),
	.B(un80_paddr_0_a2_0_Z),
	.C(g0_0_0_a3_1_Z),
	.Y(un89_paddr_2)
);
defparam un80_paddr_0_a2_0_RNIPFLV1.INIT=8'hE0;
// @18:199
  CFG4 g2_2_a3 (
	.A(un56_paddr_2_0),
	.B(N_11),
	.C(MSS_STAMP_PADDR[4]),
	.D(g2_2_a3_0_Z),
	.Y(N_18)
);
defparam g2_2_a3.INIT=16'h0800;
// @18:199
  CFG3 un80_paddr_0_a2_0_RNIS8S84 (
	.A(N_18),
	.B(un89_paddr_2),
	.C(un1_reset_n_inv_1),
	.Y(un1_reset_n_inv_i)
);
defparam un80_paddr_0_a2_0_RNIS8S84.INIT=8'h0E;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_0[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_2[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_Z[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_1[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_1[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_2[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_1[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_0[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_2[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_2[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_3[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_4[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_3[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_3[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_3[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_4[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_4[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_4[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:647
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_0_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP2_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:420
  CFG2 spi_dms1_cs_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(spi_dms1_cs_0_sqmuxa_Z)
);
defparam spi_dms1_cs_0_sqmuxa.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state_0_0),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_0_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @24:647
  CFG3 busy_RNI3CP7 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNI3CP7.INIT=8'hD8;
// @18:205
  CFG2 un1_component_state_6_i_a2_1_0 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[0]),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=4'h2;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @18:387
  CFG4 un80_paddr_0_a2_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_paddr_0_a2_0_Z)
);
defparam un80_paddr_0_a2_0.INIT=16'h0100;
// @18:199
  CFG3 \component_state_ns_0_a3_1_0[2]  (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.Y(component_state_ns_0_a3_1_0_Z[2])
);
defparam \component_state_ns_0_a3_1_0[2] .INIT=8'h80;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_1[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(N_273)
);
defparam \un1_spi_rx_data_i_a2_1[31] .INIT=8'h02;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @24:647
  CFG4 polling_timeout_counterlde_0_o2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam polling_timeout_counterlde_0_o2.INIT=16'h7FFF;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:238
  CFG3 un15_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=8'h02;
// @18:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_0)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_0)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_0_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_0_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_0_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_0_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_0_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_0_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIBTN4 (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIBTN4.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIMUSI (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIMUSI.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_0_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_0_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_0_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_0_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_0_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_0_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_0_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_0_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_0_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_0_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI3F64 (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI3F64.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_0_0)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_0_2)
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(un1_spi_rx_data_3)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_0_4)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data_0_5)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_0_6)
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_0_7)
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(N_836)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(N_830)
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(N_835)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(N_826)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(delay_counter_18),
	.B(spi_request_for[1]),
	.C(N_196),
	.D(async_state_ns_0_o3_3_Z[0]),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[0]),
	.C(un25_async_statelto6_3),
	.D(status_async_cycles[1]),
	.Y(un25_async_state)
);
defparam \op_gt.un25_async_statelto6 .INIT=16'hFEFA;
  CFG4 spi_dms1_cs_0_sqmuxa_RNI80RF (
	.A(component_state[1]),
	.B(component_state[4]),
	.C(component_state[2]),
	.D(spi_dms1_cs_0_sqmuxa_Z),
	.Y(spi_dms1_cs_en_1)
);
defparam spi_dms1_cs_0_sqmuxa_RNI80RF.INIT=16'h1101;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNIKI7D[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIKI7D[0] .INIT=8'hC8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNIK9VG1[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNIK9VG1[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP2_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP2_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP2_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNIRT201[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNIRT201[24] .INIT=4'h2;
// @18:199
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2_RNIJKHF (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(N_81_i)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2_RNIJKHF.INIT=8'h80;
// @9:74
  CFG3 un10_count_0_a2_RNIK86L1 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNIK86L1.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_1_sqmuxa_0 (
	.A(status_async_cycles[4]),
	.B(status_async_cycles[5]),
	.C(un30_async_statelto6_3),
	.D(async_state[0]),
	.Y(status_async_cycles_1_sqmuxa_0_Z)
);
defparam status_async_cycles_1_sqmuxa_0.INIT=16'hF700;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(async_state_ns_0_o3_27_i_o2_4_0),
	.B(async_state_ns_0_o3_27_i_o2_3_0),
	.C(async_state_ns_0_o3_24_i_o2_4_0),
	.D(async_state_ns_0_o3_24_i_o2_5_0),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(un88_paddr_0_0),
	.C(un56_paddr_2_0_1),
	.D(un88_paddr_0),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h4000;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state_0_0),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_0)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP2_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_0_0),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_172),
	.B(N_166),
	.C(async_state_ns_0_o3_6_Z[0]),
	.D(async_state_ns_0_o3_5_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_196),
	.B(N_166),
	.C(component_state_ns_0_0_o2_0_2_Z[0]),
	.D(async_state_ns_0_o3_6_Z[0]),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_0),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNI03AV1 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNI03AV1.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(un1_spi_rx_data_0_d0)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(N_823)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(N_824)
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @24:647
  CFG3 \component_state_ns_0_0_o2_0_RNICQNB[0]  (
	.A(component_state_0_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNICQNB_0)
);
defparam \component_state_ns_0_0_o2_0_RNICQNB[0] .INIT=8'h37;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:205
  CFG2 un1_new_avail_1_sqmuxa_3_i_a2 (
	.A(N_202),
	.B(component_state_0_0),
	.Y(N_299)
);
defparam un1_new_avail_1_sqmuxa_3_i_a2.INIT=4'h4;
// @24:647
  CFG4 busy_RNIEBBC (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIEBBC.INIT=16'h0BFF;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state[3]),
	.D(dummy_0_sqmuxa),
	.Y(un1_dummy_0_sqmuxa_0)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @18:199
  CFG4 un80_paddr_0_a2_0_RNI8MNA1 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_0_0),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_0_RNI8MNA1.INIT=16'h8F80;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_RNI7NUB1[31]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_271),
	.C(N_273),
	.D(N_272),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_RNI7NUB1[31] .INIT=16'h0001;
// @9:82
  CFG4 un7_count_NE_20_RNI0NN31 (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI0NN31.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_202),
	.B(spi_dms1_cs_0_sqmuxa_Z),
	.C(component_state[2]),
	.D(N_281),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_0_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_1_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_0_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_0_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_0_0),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @24:647
  CFG4 busy_RNIQNTU (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNIQNTU.INIT=16'h0F2F;
// @18:199
  CFG3 \component_state_ns_0_0[2]  (
	.A(apb_spi_finished_0_sqmuxa),
	.B(component_state_ns_0_a3_1_0_Z[2]),
	.C(N_699),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=8'hEA;
// @18:199
  CFG4 \component_state_ns_0_0_1[0]  (
	.A(N_281),
	.B(next_state_0_sqmuxa_Z),
	.C(MSS_STAMP_1_PSELx),
	.D(component_state_ns_0_0_0_Z[0]),
	.Y(component_state_ns_0_0_1_Z[0])
);
defparam \component_state_ns_0_0_1[0] .INIT=16'hFF02;
// @18:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(config_Z[30]),
	.D(N_299),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1 (
	.A(un25_async_state),
	.B(async_state[1]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1.INIT=16'h0008;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(polling_timeout_counter22lto7_4),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h000E;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(un14_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'h2000;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNITHR7[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNITHR7[5] .INIT=16'h0F08;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_153),
	.C(N_87),
	.D(N_299),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFBF3;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(component_state_ns_0_0_1_Z[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hF7F0;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_1),
	.B(N_153),
	.C(N_151),
	.D(N_200),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h8000;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(un1_async_prescaler_countlt18),
	.B(status_async_cycles_0_sqmuxa_1_0_1z),
	.C(status_async_cycles_1_sqmuxa_0_Z),
	.D(un1_async_prescaler_countlto18_2),
	.Y(un1_status_async_cycles_1_sqmuxa_0_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'hCCDC;
// @18:199
  CFG2 spi_enable_0_sqmuxa_2_RNII5Q6 (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state[3]),
	.Y(N_1034)
);
defparam spi_enable_0_sqmuxa_2_RNII5Q6.INIT=4'hE;
// @24:647
  CFG4 polling_timeout_counter_0_sqmuxa_RNIDCH32 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNIDCH32.INIT=16'hFFEF;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_0_0),
	.Y(status_async_cycles_0_sqmuxa_2_0)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_RNIQM0N (
	.A(N_299),
	.B(N_87),
	.C(config_Z[30]),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNIQM0N.INIT=16'hEC00;
// @18:199
  CFG3 spi_enable_0_sqmuxa_2_RNIHDFD (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_enable_0_sqmuxa_2_Z),
	.Y(un1_reset_n_inv_4_i)
);
defparam spi_enable_0_sqmuxa_2_RNIHDFD.INIT=8'hC8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_0 */

module STAMP_10_0 (
  MSS_STAMP_PADDR,
  MSS_STAMP_1_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl_0,
  mosi_1_0,
  STAMP2_SCLK_c,
  STAMP2_MISO_c,
  un56_paddr_2_0_1,
  un56_paddr_5,
  MSS_STAMP_PWRITE,
  un56_paddr_2_0,
  MSS_STAMP_PENABLE,
  un14_paddr_i_0,
  un88_paddr_0,
  MSS_STAMP_1_PSELx,
  MSS_STAMP_1_PREADY,
  STAMP2_CS_SGR2_c,
  STAMP2_CS_TEMP_c,
  STAMP2_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP2_new_avail,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst,
  STAMP2_DRDY_TEMP_c,
  STAMP2_DRDY_SGR2_c,
  STAMP2_DRDY_SGR1_c
)
;
input [11:2] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_1_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl_0 ;
output mosi_1_0 ;
output STAMP2_SCLK_c ;
input STAMP2_MISO_c ;
input un56_paddr_2_0_1 ;
input un56_paddr_5 ;
input MSS_STAMP_PWRITE ;
input un56_paddr_2_0 ;
input MSS_STAMP_PENABLE ;
input un14_paddr_i_0 ;
input un88_paddr_0 ;
input MSS_STAMP_1_PSELx ;
output MSS_STAMP_1_PREADY ;
output STAMP2_CS_SGR2_c ;
output STAMP2_CS_TEMP_c ;
output STAMP2_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP2_new_avail ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
input STAMP2_DRDY_TEMP_c ;
input STAMP2_DRDY_SGR2_c ;
input STAMP2_DRDY_SGR1_c ;
wire mosi_cl_0 ;
wire mosi_1_0 ;
wire STAMP2_SCLK_c ;
wire STAMP2_MISO_c ;
wire un56_paddr_2_0_1 ;
wire un56_paddr_5 ;
wire MSS_STAMP_PWRITE ;
wire un56_paddr_2_0 ;
wire MSS_STAMP_PENABLE ;
wire un14_paddr_i_0 ;
wire un88_paddr_0 ;
wire MSS_STAMP_1_PSELx ;
wire MSS_STAMP_1_PREADY ;
wire STAMP2_CS_SGR2_c ;
wire STAMP2_CS_TEMP_c ;
wire STAMP2_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP2_new_avail ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire STAMP2_DRDY_TEMP_c ;
wire STAMP2_DRDY_SGR2_c ;
wire STAMP2_DRDY_SGR1_c ;
wire [5:5] component_state_0;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [3:0] un1_spi_rx_data;
wire [31:31] config_8;
wire [12:5] un1_spi_rx_data_0;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_0;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_3;
wire [26:0] delay_counter_cry_Y_3;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_3;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_3;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_3;
wire [7:7] polling_timeout_counter_s_FCO_3;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_3;
wire [0:0] async_state_ns_0_o3_24_i_o2_5_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] component_state_ns_0_0_o2_0_RNICQNB;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2_0 ;
wire N_217_i ;
wire STAMP2_DRDY_SGR1_c_i ;
wire STAMP2_DRDY_SGR2_c_i ;
wire STAMP2_DRDY_TEMP_c_i ;
wire N_218_i ;
wire VCC ;
wire polling_timeout_countere ;
wire GND ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3_0 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire N_1034 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_0 ;
wire spi_dms1_cs_ldmx_0 ;
wire N_151 ;
wire spi_temp_cs_ldmx_0 ;
wire spi_dms2_cs_ldmx_0 ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_0 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_0 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_0 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_0 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_824 ;
wire un1_reset_n_inv_i ;
wire N_823 ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_836 ;
wire N_835 ;
wire N_830 ;
wire N_828 ;
wire N_826 ;
wire status_async_cycles_14_cry_0_0_Y_3 ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S_0 ;
wire un5_async_prescaler_count_cry_6_S_0 ;
wire un5_async_prescaler_count_cry_4_S_0 ;
wire un5_async_prescaler_count_cry_3_S_0 ;
wire un5_async_prescaler_count_cry_2_S_0 ;
wire un5_async_prescaler_count_cry_1_S_0 ;
wire un5_async_prescaler_count_cry_14_S_0 ;
wire un5_async_prescaler_count_cry_12_S_0 ;
wire un5_async_prescaler_count_cry_11_S_0 ;
wire un5_async_prescaler_count_cry_10_S_0 ;
wire un5_async_prescaler_count_cry_9_S_0 ;
wire N_819 ;
wire N_4608_i ;
wire N_818 ;
wire N_817 ;
wire N_816 ;
wire N_815 ;
wire N_814 ;
wire N_812 ;
wire N_811 ;
wire N_810 ;
wire N_809 ;
wire N_808 ;
wire N_807 ;
wire N_806 ;
wire N_805 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_3 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_3 ;
wire status_async_cycles_0_sqmuxa_1 ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_3 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_3 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_3 ;
wire status_async_cycles_14_s_6_FCO_3 ;
wire status_async_cycles_14_s_6_Y_3 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_3 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_3 ;
wire un48_paddr_cry_0_Y_3 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_3 ;
wire un48_paddr_cry_1_Y_3 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_3 ;
wire un48_paddr_cry_2_Y_3 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_3 ;
wire un48_paddr_cry_3_Y_3 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_3 ;
wire un48_paddr_cry_4_Y_3 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_3 ;
wire un48_paddr_cry_5_Y_3 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_3 ;
wire un48_paddr_cry_6_Y_3 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_3 ;
wire un48_paddr_cry_7_Y_3 ;
wire polling_timeout_counter_s_823_FCO ;
wire polling_timeout_counter_s_823_S ;
wire polling_timeout_counter_s_823_Y ;
wire un5_async_prescaler_count_s_1_830_FCO ;
wire un5_async_prescaler_count_s_1_830_S ;
wire un5_async_prescaler_count_s_1_830_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_0 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_0 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_0 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_0 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_0 ;
wire un5_async_prescaler_count_cry_5_Y_0 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_0 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_0 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_0 ;
wire un5_async_prescaler_count_cry_8_Y_0 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_0 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_0 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_0 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_0 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_0 ;
wire un5_async_prescaler_count_cry_13_Y_0 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_0 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_0 ;
wire un5_async_prescaler_count_cry_15_Y_0 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_0 ;
wire un5_async_prescaler_count_cry_16_Y_0 ;
wire un5_async_prescaler_count_s_18_FCO_0 ;
wire un5_async_prescaler_count_s_18_S_0 ;
wire un5_async_prescaler_count_s_18_Y_0 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_0 ;
wire un5_async_prescaler_count_cry_17_Y_0 ;
wire N_196 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_0 ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_0 ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_0 ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_0),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP2_DRDY_SGR1_c),
	.Y(STAMP2_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP2_DRDY_SGR2_c),
	.Y(STAMP2_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP2_DRDY_TEMP_c),
	.Y(STAMP2_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 \component_state_RNI52J3[5]  (
	.A(component_state_0[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI52J3[5] .INIT=2'h1;
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_0[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP2_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_0),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP2_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_0),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP2_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_0),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP2_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_0),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_1_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_1_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_824),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_1_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_823),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_1_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_1_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_1_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_836),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_1_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_835),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_1_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_1_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_1_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_1_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_1_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_830),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_1_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_1_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_828),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_1_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_1_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_826),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_1_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_1_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_1_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_1_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_1_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_1_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_1_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_1_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_1_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_1_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_1_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_1_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_1_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_1_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_1_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_1_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_1_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4608_i)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_3),
	.Y(status_async_cycles_14_cry_0_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(un1_status_async_cycles_1_sqmuxa_0[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_3),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_3),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1),
	.A(VCC),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h42800;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h51144;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_3[0]),
	.Y(delay_counter_cry_Y_3[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_3[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_3[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_3[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_3[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_3[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_3[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_3[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_3[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_3[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_3[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_3[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_3[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_3[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_3[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_3[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_3[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_3[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_3[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_3[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_3[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_3[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_3[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_3[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_3[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_3[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_3[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_3[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_3[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_3),
	.Y(un48_paddr_cry_0_Y_3),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_3),
	.Y(un48_paddr_cry_1_Y_3),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_3),
	.Y(un48_paddr_cry_2_Y_3),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_3),
	.Y(un48_paddr_cry_3_Y_3),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_3),
	.Y(un48_paddr_cry_4_Y_3),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_3),
	.Y(un48_paddr_cry_5_Y_3),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_3),
	.Y(un48_paddr_cry_6_Y_3),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_3),
	.Y(un48_paddr_cry_7_Y_3),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_823 (
	.FCO(polling_timeout_counter_s_823_FCO),
	.S(polling_timeout_counter_s_823_S),
	.Y(polling_timeout_counter_s_823_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_823.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_3[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_823_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_3[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_3[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_3[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_3[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_3[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_3[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_3[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_830 (
	.FCO(un5_async_prescaler_count_s_1_830_FCO),
	.S(un5_async_prescaler_count_s_1_830_S),
	.Y(un5_async_prescaler_count_s_1_830_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_830.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_0),
	.Y(un5_async_prescaler_count_cry_1_Y_0),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_830_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_0),
	.Y(un5_async_prescaler_count_cry_2_Y_0),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_0),
	.Y(un5_async_prescaler_count_cry_3_Y_0),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_0),
	.Y(un5_async_prescaler_count_cry_4_Y_0),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_0),
	.Y(un5_async_prescaler_count_cry_5_Y_0),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_0),
	.Y(un5_async_prescaler_count_cry_6_Y_0),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_0),
	.Y(un5_async_prescaler_count_cry_7_Y_0),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_0),
	.Y(un5_async_prescaler_count_cry_8_Y_0),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_0),
	.Y(un5_async_prescaler_count_cry_9_Y_0),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_0),
	.Y(un5_async_prescaler_count_cry_10_Y_0),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_0),
	.Y(un5_async_prescaler_count_cry_11_Y_0),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_0),
	.Y(un5_async_prescaler_count_cry_12_Y_0),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_0),
	.Y(un5_async_prescaler_count_cry_13_Y_0),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_0),
	.Y(un5_async_prescaler_count_cry_14_Y_0),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_0),
	.Y(un5_async_prescaler_count_cry_15_Y_0),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_0),
	.Y(un5_async_prescaler_count_cry_16_Y_0),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_0),
	.S(un5_async_prescaler_count_s_18_S_0),
	.Y(un5_async_prescaler_count_s_18_Y_0),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_0),
	.Y(un5_async_prescaler_count_cry_17_Y_0),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:199
  CFG2 \async_state_ns_0_o3_5_i_o2[0]  (
	.A(delay_counter_Z[7]),
	.B(delay_counter_Z[8]),
	.Y(N_196)
);
defparam \async_state_ns_0_o3_5_i_o2[0] .INIT=4'hE;
// @18:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP2_DRDY_SGR2_c),
	.B(STAMP2_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_5[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_24_i_o2_5_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_0)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_3[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG3 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_countlt18),
	.B(async_prescaler_count_Z[0]),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=8'h32;
// @18:440
  CFG3 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_5_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_8_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_13_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_15_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_16_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_17_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_s_18_S_0),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=8'hC8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_0)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_0)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_0)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP2_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_0),
	.Y(spi_dms2_cs_ldmx_0)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP2_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_0),
	.Y(spi_temp_cs_ldmx_0)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP2_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_0),
	.Y(spi_dms1_cs_ldmx_0)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5_0 spi (
	.un1_status_async_cycles_1_sqmuxa_0_0(un1_status_async_cycles_1_sqmuxa_0[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.component_state_ns_0_0_o2_0_RNICQNB_0(component_state_ns_0_0_o2_0_RNICQNB[0]),
	.un1_spi_rx_data_3(un1_spi_rx_data[3]),
	.un1_spi_rx_data_0_d0(un1_spi_rx_data[0]),
	.async_state_ns_0_o3_24_i_o2_5_0(async_state_ns_0_o3_24_i_o2_5_Z[0]),
	.async_state_ns_0_o3_24_i_o2_4_0(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_18(delay_counter_Z[18]),
	.un1_spi_rx_data_0_0(un1_spi_rx_data_0[5]),
	.un1_spi_rx_data_0_2(un1_spi_rx_data_0[7]),
	.un1_spi_rx_data_0_4(un1_spi_rx_data_0[9]),
	.un1_spi_rx_data_0_5(un1_spi_rx_data_0[10]),
	.un1_spi_rx_data_0_6(un1_spi_rx_data_0[11]),
	.un1_spi_rx_data_0_7(un1_spi_rx_data_0[12]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.async_state(async_state_Z[1:0]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.config_Z(config_Z[31:0]),
	.PADDR_m(PADDR_m[6:4]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:2]),
	.component_state(component_state_Z[4:0]),
	.config_8_0(config_8[31]),
	.component_state_0_0(component_state_0[5]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_0(status_async_cycles_0_sqmuxa_2_0),
	.polling_timeout_countere(polling_timeout_countere),
	.N_1034(N_1034),
	.N_275(N_275),
	.N_12(N_12),
	.N_646_i(N_646_i),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.N_104_tz_tz(N_104_tz_tz),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_1196_tz_tz(N_1196_tz_tz),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1),
	.un1_async_prescaler_countlto18_2(un1_async_prescaler_countlto18_2_Z),
	.un1_async_prescaler_countlt18(un1_async_prescaler_countlt18),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.delay_countere(delay_countere),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.MSS_STAMP_1_PSELx(MSS_STAMP_1_PSELx),
	.N_107(N_107),
	.N_131_i(N_131_i),
	.un1_component_state_4_i(un1_component_state_4_i),
	.un1_dummy_0_sqmuxa_0(un1_dummy_0_sqmuxa_0),
	.N_824(N_824),
	.N_823(N_823),
	.N_166(N_166),
	.config_149(config_149),
	.un1_PREADY_0_sqmuxa_2_0_0(un1_PREADY_0_sqmuxa_2_0_0),
	.un88_paddr_0_0(un88_paddr_0),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP2_DRDY_SGR2_c(STAMP2_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP2_DRDY_SGR1_c(STAMP2_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.N_172(N_172),
	.N_196(N_196),
	.N_826(N_826),
	.N_828(N_828),
	.N_835(N_835),
	.N_830(N_830),
	.N_836(N_836),
	.N_837(N_837),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_0(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_0(un1_new_avail_0_sqmuxa_3_0),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_4_0(un1_new_avail_0_sqmuxa_4_0),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.enable(enable),
	.N_151(N_151),
	.N_79(N_79),
	.un14_paddr_i_0(un14_paddr_i_0),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.apb_is_reset(apb_is_reset_Z),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.un25_paddr_1z(un25_paddr),
	.STAMP2_DRDY_TEMP_c(STAMP2_DRDY_TEMP_c),
	.apb_is_atomic(apb_is_atomic_Z),
	.N_814(N_814),
	.N_806(N_806),
	.status_temp_newVal(status_temp_newVal_Z),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.N_815(N_815),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.N_808(N_808),
	.N_809(N_809),
	.N_812(N_812),
	.N_810(N_810),
	.N_807(N_807),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.N_811(N_811),
	.N_816(N_816),
	.N_818(N_818),
	.N_805(N_805),
	.N_819(N_819),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.N_817(N_817),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.un56_paddr_2_0(un56_paddr_2_0),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un56_paddr_5(un56_paddr_5),
	.un56_paddr_2_0_1(un56_paddr_2_0_1),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.N_4608_i(N_4608_i),
	.STAMP2_MISO_c(STAMP2_MISO_c),
	.STAMP2_SCLK_c(STAMP2_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_0(mosi_1_0),
	.mosi_cl_0(mosi_cl_0),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_0 */

module spi_master_5_1 (
  un1_status_async_cycles_1_sqmuxa_1_0,
  component_state_ns,
  async_state_ns,
  component_state_ns_0_0_o2_0_RNIF33C_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  dummy,
  measurement_dms1,
  un1_spi_rx_data_0_1,
  un1_spi_rx_data_0_5,
  un1_spi_rx_data_0_0,
  un1_spi_rx_data_0_11,
  un1_spi_rx_data_1_0,
  un1_spi_rx_data_1_2,
  un1_spi_rx_data_1_4,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  measurement_temp,
  delay_counter_9,
  delay_counter_0,
  delay_counter_7,
  delay_counter_18,
  delay_counter_8,
  async_state,
  spi_tx_data,
  component_state,
  PADDR_m,
  config_Z,
  MSS_STAMP_PADDR,
  config_8_0,
  component_state_1_0,
  spi_request_for,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_1,
  polling_timeout_countere,
  N_1034,
  un1_async_prescaler_count,
  N_12,
  N_275,
  N_646_i,
  spi_temp_cs_0_sqmuxa_1z,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_dms1_cs_0_sqmuxa_3_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  un1_async_prescaler_countlto18_2,
  polling_timeout_counter22lto7_4,
  un1_async_prescaler_countlt18,
  polling_timeout_counter22lto7_5,
  N_1195_tz_tz,
  N_1196_tz_tz,
  N_104_tz_tz,
  new_avail_0_sqmuxa_1,
  measurement_dms1_0_sqmuxa_1,
  measurement_dms2_1_sqmuxa,
  measurement_temp_1_sqmuxa,
  spi_dms2_cs_0_sqmuxa_1z,
  delay_countere,
  N_107,
  N_131_i,
  un1_component_state_4_i,
  un1_dummy_0_sqmuxa_1,
  N_822,
  N_823,
  N_824,
  N_178,
  config_149,
  un1_PREADY_0_sqmuxa_2_0_1,
  N_166,
  status_async_cycles_0_sqmuxa_1_0_1z,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP3_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP3_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  spi_dms1_cs_en_1,
  MSS_STAMP_2_PSELx,
  N_172,
  N_828,
  N_832,
  N_833,
  N_834,
  N_835,
  N_837,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  enable,
  status_temp_overwrittenVal_9_1z,
  un1_new_avail_0_sqmuxa_4_1,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_1,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_1,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  N_79,
  status_dms1_overwrittenVal_9,
  status_dms2_overwrittenVal_9,
  N_151,
  un14_paddr_i_0,
  apb_is_reset,
  apb_is_atomic_0_sqmuxa_1z,
  un28_paddr_i_0,
  apb_spi_finished,
  un1_spi_rx_data_sn_N_5,
  dummy_0_sqmuxa,
  un25_paddr_1z,
  STAMP3_DRDY_TEMP_c,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  apb_is_atomic,
  status_temp_overwrittenVal,
  status_dms2_overwrittenVal,
  N_811,
  N_814,
  status_dms1_overwrittenVal,
  status_dms1_newVal,
  N_806,
  N_807,
  N_816,
  N_815,
  N_809,
  status_dms2_newVal,
  status_temp_newVal,
  N_805,
  N_818,
  N_817,
  N_819,
  N_812,
  N_808,
  N_810,
  un1_reset_n_inv_i,
  un89_paddr,
  un1_reset_n_inv_1,
  MSS_STAMP_PWRITE,
  un56_paddr_2_0_1,
  un56_paddr_2_0,
  un56_paddr_5,
  drdy_flank_detected_dms2,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms1,
  STAMP3_MISO_c,
  STAMP3_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_1,
  mosi_cl_1,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK
)
;
output un1_status_async_cycles_1_sqmuxa_1_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output component_state_ns_0_0_o2_0_RNIF33C_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
output un1_spi_rx_data_0_1 ;
output un1_spi_rx_data_0_5 ;
output un1_spi_rx_data_0_0 ;
output un1_spi_rx_data_0_11 ;
output un1_spi_rx_data_1_0 ;
output un1_spi_rx_data_1_2 ;
output un1_spi_rx_data_1_4 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [15:0] measurement_temp ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_7 ;
input delay_counter_18 ;
input delay_counter_8 ;
input [1:0] async_state ;
input [15:0] spi_tx_data ;
input [4:0] component_state ;
output [6:4] PADDR_m ;
input [31:0] config_Z ;
input [9:2] MSS_STAMP_PADDR ;
output config_8_0 ;
input component_state_1_0 ;
input [1:0] spi_request_for ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_1 ;
output polling_timeout_countere ;
output N_1034 ;
input un1_async_prescaler_count ;
output N_12 ;
output N_275 ;
output N_646_i ;
output spi_temp_cs_0_sqmuxa_1z ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input un1_async_prescaler_countlto18_2 ;
input polling_timeout_counter22lto7_4 ;
input un1_async_prescaler_countlt18 ;
input polling_timeout_counter22lto7_5 ;
output N_1195_tz_tz ;
output N_1196_tz_tz ;
output N_104_tz_tz ;
output new_avail_0_sqmuxa_1 ;
output measurement_dms1_0_sqmuxa_1 ;
output measurement_dms2_1_sqmuxa ;
output measurement_temp_1_sqmuxa ;
output spi_dms2_cs_0_sqmuxa_1z ;
output delay_countere ;
output N_107 ;
output N_131_i ;
output un1_component_state_4_i ;
output un1_dummy_0_sqmuxa_1 ;
output N_822 ;
output N_823 ;
output N_824 ;
input N_178 ;
output config_149 ;
output un1_PREADY_0_sqmuxa_2_0_1 ;
input N_166 ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP3_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP3_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output spi_dms1_cs_en_1 ;
input MSS_STAMP_2_PSELx ;
input N_172 ;
output N_828 ;
output N_832 ;
output N_833 ;
output N_834 ;
output N_835 ;
output N_837 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
input enable ;
output status_temp_overwrittenVal_9_1z ;
output un1_new_avail_0_sqmuxa_4_1 ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_1 ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_1 ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output N_79 ;
output status_dms1_overwrittenVal_9 ;
output status_dms2_overwrittenVal_9 ;
output N_151 ;
input un14_paddr_i_0 ;
input apb_is_reset ;
output apb_is_atomic_0_sqmuxa_1z ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output un1_spi_rx_data_sn_N_5 ;
output dummy_0_sqmuxa ;
output un25_paddr_1z ;
input STAMP3_DRDY_TEMP_c ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
input apb_is_atomic ;
input status_temp_overwrittenVal ;
input status_dms2_overwrittenVal ;
output N_811 ;
output N_814 ;
input status_dms1_overwrittenVal ;
input status_dms1_newVal ;
output N_806 ;
output N_807 ;
output N_816 ;
output N_815 ;
output N_809 ;
input status_dms2_newVal ;
input status_temp_newVal ;
output N_805 ;
output N_818 ;
output N_817 ;
output N_819 ;
output N_812 ;
output N_808 ;
output N_810 ;
output un1_reset_n_inv_i ;
output un89_paddr ;
output un1_reset_n_inv_1 ;
input MSS_STAMP_PWRITE ;
input un56_paddr_2_0_1 ;
input un56_paddr_2_0 ;
input un56_paddr_5 ;
input drdy_flank_detected_dms2 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms1 ;
input STAMP3_MISO_c ;
output STAMP3_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_1 ;
output mosi_cl_1 ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
wire un1_status_async_cycles_1_sqmuxa_1_0 ;
wire component_state_ns_0_0_o2_0_RNIF33C_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire un1_spi_rx_data_0_1 ;
wire un1_spi_rx_data_0_5 ;
wire un1_spi_rx_data_0_0 ;
wire un1_spi_rx_data_0_11 ;
wire un1_spi_rx_data_1_0 ;
wire un1_spi_rx_data_1_2 ;
wire un1_spi_rx_data_1_4 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_7 ;
wire delay_counter_18 ;
wire delay_counter_8 ;
wire config_8_0 ;
wire component_state_1_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_1 ;
wire polling_timeout_countere ;
wire N_1034 ;
wire un1_async_prescaler_count ;
wire N_12 ;
wire N_275 ;
wire N_646_i ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire un1_async_prescaler_countlto18_2 ;
wire polling_timeout_counter22lto7_4 ;
wire un1_async_prescaler_countlt18 ;
wire polling_timeout_counter22lto7_5 ;
wire N_1195_tz_tz ;
wire N_1196_tz_tz ;
wire N_104_tz_tz ;
wire new_avail_0_sqmuxa_1 ;
wire measurement_dms1_0_sqmuxa_1 ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_temp_1_sqmuxa ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire delay_countere ;
wire N_107 ;
wire N_131_i ;
wire un1_component_state_4_i ;
wire un1_dummy_0_sqmuxa_1 ;
wire N_822 ;
wire N_823 ;
wire N_824 ;
wire N_178 ;
wire config_149 ;
wire un1_PREADY_0_sqmuxa_2_0_1 ;
wire N_166 ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP3_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP3_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire spi_dms1_cs_en_1 ;
wire MSS_STAMP_2_PSELx ;
wire N_172 ;
wire N_828 ;
wire N_832 ;
wire N_833 ;
wire N_834 ;
wire N_835 ;
wire N_837 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire enable ;
wire status_temp_overwrittenVal_9_1z ;
wire un1_new_avail_0_sqmuxa_4_1 ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_1 ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_1 ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire N_79 ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_overwrittenVal_9 ;
wire N_151 ;
wire un14_paddr_i_0 ;
wire apb_is_reset ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire un1_spi_rx_data_sn_N_5 ;
wire dummy_0_sqmuxa ;
wire un25_paddr_1z ;
wire STAMP3_DRDY_TEMP_c ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire apb_is_atomic ;
wire status_temp_overwrittenVal ;
wire status_dms2_overwrittenVal ;
wire N_811 ;
wire N_814 ;
wire status_dms1_overwrittenVal ;
wire status_dms1_newVal ;
wire N_806 ;
wire N_807 ;
wire N_816 ;
wire N_815 ;
wire N_809 ;
wire status_dms2_newVal ;
wire status_temp_newVal ;
wire N_805 ;
wire N_818 ;
wire N_817 ;
wire N_819 ;
wire N_812 ;
wire N_808 ;
wire N_810 ;
wire un1_reset_n_inv_i ;
wire un89_paddr ;
wire un1_reset_n_inv_1 ;
wire MSS_STAMP_PWRITE ;
wire un56_paddr_2_0_1 ;
wire un56_paddr_2_0 ;
wire un56_paddr_5 ;
wire drdy_flank_detected_dms2 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms1 ;
wire STAMP3_MISO_c ;
wire STAMP3_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_1 ;
wire mosi_cl_1 ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_2;
wire [31:31] count_s_FCO_2;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_2;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_2;
wire [5:5] clk_toggles_s_FCO_2;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_2;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [29:4] un1_spi_rx_data_2_1_Z;
wire [28:8] un1_spi_rx_data_2_1_1;
wire [30:14] un1_spi_rx_data_2_1_0;
wire [24:24] un1_spi_rx_data_i_m2_1_Z;
wire [26:6] un1_spi_rx_data_2_1_3;
wire [25:3] un1_spi_rx_data_2_1_2;
wire [22:10] un1_spi_rx_data_2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_2_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_7_Z;
wire [0:0] component_state_ns_0_0_o2_0_4_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1_0 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_821_FCO ;
wire count_s_821_S ;
wire count_s_821_Y ;
wire clk_toggles_s_822_FCO ;
wire clk_toggles_s_822_S ;
wire clk_toggles_s_822_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire g2_1_0_Z ;
wire g4_2_Z ;
wire g2_Z ;
wire g0_3_1_0_Z ;
wire un88_paddr ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire g0_1_4_Z ;
wire un80_paddr ;
wire N_790 ;
wire N_791 ;
wire N_789 ;
wire N_185 ;
wire N_793 ;
wire N_794 ;
wire N_796 ;
wire N_798 ;
wire N_797 ;
wire N_201 ;
wire N_802 ;
wire N_803 ;
wire N_795 ;
wire N_804 ;
wire N_801 ;
wire N_792 ;
wire N_800 ;
wire N_799 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire N_649 ;
wire N_281 ;
wire PREADY_0_sqmuxa_Z ;
wire un25_async_statelt6 ;
wire spi_dms1_cs_0_sqmuxa_Z ;
wire N_192 ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_273 ;
wire N_272 ;
wire N_87 ;
wire un14_delay_counter_Z ;
wire un15_delay_counter_Z ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire un1_component_state_6_i_a2_2_Z ;
wire un7_count_NE_27_Z ;
wire un30_async_state ;
wire N_280 ;
wire N_271 ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire N_625 ;
wire N_202 ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_627_1 ;
wire N_149 ;
wire N_699 ;
wire N_200 ;
wire N_628 ;
wire N_626 ;
wire N_688 ;
wire N_229 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire N_3031 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_1),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_1),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP3_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_821 (
	.FCO(count_s_821_FCO),
	.S(count_s_821_S),
	.Y(count_s_821_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_821.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_2[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_821_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_2[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_2[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_2[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_2[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_2[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_2[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_2[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_2[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_2[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_2[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_2[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_2[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_2[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_2[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_2[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_2[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_2[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_2[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_2[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_2[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_2[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_2[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_2[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_2[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_2[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_2[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_2[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_2[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_2[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_2[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_2[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_822 (
	.FCO(clk_toggles_s_822_FCO),
	.S(clk_toggles_s_822_S),
	.Y(clk_toggles_s_822_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_822.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_2[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_822_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_2[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_2[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_2[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_2[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_2[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(drdy_flank_detected_temp),
	.D(drdy_flank_detected_dms2),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hCCC8;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:397
  CFG4 g2 (
	.A(un56_paddr_5),
	.B(MSS_STAMP_PADDR[6]),
	.C(g2_1_0_Z),
	.D(g4_2_Z),
	.Y(g2_Z)
);
defparam g2.INIT=16'hA2A0;
// @18:397
  CFG4 g2_1_0 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(MSS_STAMP_PADDR[8]),
	.Y(g2_1_0_Z)
);
defparam g2_1_0.INIT=16'h1000;
// @18:397
  CFG4 g0_3 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(g0_3_1_0_Z),
	.Y(un88_paddr)
);
defparam g0_3.INIT=16'h2000;
// @18:397
  CFG4 g0_3_1_0 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[3]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(g0_3_1_0_Z)
);
defparam g0_3_1_0.INIT=16'h1000;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:387
  CFG4 g0_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_2_0_1),
	.D(g0_1_4_Z),
	.Y(un80_paddr)
);
defparam g0_1.INIT=16'h1000;
  CFG4 g0_1_4 (
	.A(MSS_STAMP_PADDR[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[9]),
	.Y(g0_1_4_Z)
);
defparam g0_1_4.INIT=16'h1000;
  CFG3 g4_2 (
	.A(un56_paddr_2_0_1),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(g4_2_Z)
);
defparam g4_2.INIT=8'h20;
// @18:199
  CFG3 g0_2 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1)
);
defparam g0_2.INIT=8'hBF;
// @18:397
  CFG4 g0_0 (
	.A(g2_Z),
	.B(un80_paddr),
	.C(MSS_STAMP_PADDR[9]),
	.D(un88_paddr),
	.Y(un89_paddr)
);
defparam g0_0.INIT=16'hFFCE;
// @18:199
  CFG2 g0 (
	.A(un89_paddr),
	.B(un1_reset_n_inv_1),
	.Y(un1_reset_n_inv_i)
);
defparam g0.INIT=4'h2;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_Z[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_Z[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_Z[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_Z[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_1[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_0[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_Z[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_Z[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_1[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_Z[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_1[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_0[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_3[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_1[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_3[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_1[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_2[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_2[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_3[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_4[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:675
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state_1_0),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_1_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP3_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles[1]),
	.B(status_async_cycles[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_1_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:420
  CFG2 spi_dms1_cs_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(spi_dms1_cs_0_sqmuxa_Z)
);
defparam spi_dms1_cs_0_sqmuxa.INIT=4'h1;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @24:675
  CFG3 busy_RNI6RK9 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNI6RK9.INIT=8'hD8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @18:199
  CFG4 \async_state_ns_0_o3_2[0]  (
	.A(delay_counter_7),
	.B(spi_request_for[1]),
	.C(delay_counter_18),
	.D(delay_counter_8),
	.Y(async_state_ns_0_o3_2_Z[0])
);
defparam \async_state_ns_0_o3_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_1[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(N_273)
);
defparam \un1_spi_rx_data_i_a2_1[31] .INIT=8'h02;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @24:675
  CFG4 polling_timeout_counterlde_0_o2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam polling_timeout_counterlde_0_o2.INIT=16'h7FFF;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_1)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_1)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @18:238
  CFG3 un15_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=8'h02;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_1_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_1_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_1_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_1_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_1_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_1_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIDDQ5 (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIDDQ5.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIOC89 (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIOC89.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_1_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_1_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_1_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_1_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_1_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_1_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_1_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_1_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_1_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_1_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI5BM7 (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI5BM7.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_0_1)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_1_2)
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_0_5)
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(un1_spi_rx_data_0_0)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_1_4)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(un1_spi_rx_data_0_11)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(N_835)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(N_834)
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(N_833)
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(N_832)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(delay_counterlde_0_a2_0),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'h0D00;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1_0)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[4]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @18:199
  CFG3 \component_state_ns_0_0_a2_2[0]  (
	.A(MSS_STAMP_2_PSELx),
	.B(N_281),
	.C(next_state_0_sqmuxa_Z),
	.Y(N_280)
);
defparam \component_state_ns_0_0_a2_2[0] .INIT=8'h04;
  CFG4 spi_dms1_cs_0_sqmuxa_RNICIAG (
	.A(component_state[1]),
	.B(component_state[4]),
	.C(spi_dms1_cs_0_sqmuxa_Z),
	.D(component_state[2]),
	.Y(spi_dms1_cs_en_1)
);
defparam spi_dms1_cs_0_sqmuxa_RNICIAG.INIT=16'h1011;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNIMADK[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIMADK[0] .INIT=8'hC8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNIQHVV[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNIQHVV[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP3_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP3_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP3_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNISSKT[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNISSKT[24] .INIT=4'h2;
// @18:199
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI396J (
	.A(apb_spi_finished_0_sqmuxa_1),
	.B(N_649),
	.Y(N_81_i)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI396J.INIT=4'h2;
// @9:74
  CFG3 un10_count_0_a2_RNIQPDN (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNIQPDN.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles[5]),
	.D(async_state[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @18:199
  CFG4 \async_state_ns_0_o3_7[0]  (
	.A(N_166),
	.B(N_172),
	.C(async_state_ns_0_o3_3_Z[0]),
	.D(async_state_ns_0_o3_2_Z[0]),
	.Y(async_state_ns_0_o3_7_Z[0])
);
defparam \async_state_ns_0_o3_7[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_4[0]  (
	.A(N_166),
	.B(component_state_ns_0_0_o2_0_2_Z[0]),
	.C(delay_counter_8),
	.D(delay_counter_7),
	.Y(component_state_ns_0_0_o2_0_4_Z[0])
);
defparam \component_state_ns_0_0_o2_0_4[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state_1_0),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_1)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP3_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_1_0),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_178),
	.B(async_state_ns_0_o3_7_Z[0]),
	.C(async_state_ns_0_o3_27_i_o2_3_0),
	.D(async_state_ns_0_o3_27_i_o2_4_0),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_178),
	.B(component_state_ns_0_0_o2_0_4_Z[0]),
	.C(async_state_ns_0_o3_27_i_o2_3_0),
	.D(async_state_ns_0_o3_27_i_o2_4_0),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_1),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNI9RS02 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNI9RS02.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(N_824)
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(N_823)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(N_822)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:675
  CFG3 \component_state_ns_0_0_o2_0_RNIF33C[0]  (
	.A(component_state_1_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNIF33C_0)
);
defparam \component_state_ns_0_0_o2_0_RNIF33C[0] .INIT=8'h37;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_PWRITE),
	.B(un88_paddr),
	.C(component_state[3]),
	.D(dummy_0_sqmuxa),
	.Y(un1_dummy_0_sqmuxa_1)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @24:675
  CFG4 busy_RNIITQH (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIITQH.INIT=16'h0BFF;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_1_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_RNIAIP91[31]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_271),
	.C(N_273),
	.D(N_272),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_RNIAIP91[31] .INIT=16'h0001;
// @9:82
  CFG4 un7_count_NE_20_RNI47IB (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI47IB.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_202),
	.B(spi_dms1_cs_0_sqmuxa_Z),
	.C(component_state[2]),
	.D(N_281),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_1_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_1_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_1_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_2_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @24:675
  CFG4 busy_RNI4IB11 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNI4IB11.INIT=16'h0F2F;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_1_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_1_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_1_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_1_0),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(un1_async_prescaler_countlt18),
	.C(polling_timeout_counter22lto7_4),
	.D(un1_async_prescaler_countlto18_2),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h0032;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI15EH[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI15EH[5] .INIT=16'h0F08;
// @18:205
  CFG3 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_2_Z),
	.B(N_200),
	.C(N_151),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=8'h80;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_87),
	.D(N_229),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFF4;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(N_280),
	.B(component_state_ns_0_0_0_Z[0]),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_1_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:199
  CFG3 un14_delay_counter_RNIMP0L (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam un14_delay_counter_RNIMP0L.INIT=8'hEC;
// @24:675
  CFG4 polling_timeout_counter_0_sqmuxa_RNI2D1O1 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNI2D1O1.INIT=16'hFFEF;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.D(un1_status_async_cycles_1_sqmuxa_1_0),
	.Y(status_async_cycles_0_sqmuxa_2_1)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG3 next_state_1_sqmuxa_0_a2_RNI0AGL (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI0AGL.INIT=8'hC8;
// @18:199
  CFG4 un14_delay_counter_RNILB101 (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(N_87),
	.C(un14_delay_counter_Z),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un14_delay_counter_RNILB101.INIT=16'hEC00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_1 */

module STAMP_10_1 (
  MSS_STAMP_PADDR,
  MSS_STAMP_2_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl_1,
  mosi_1_1,
  STAMP3_SCLK_c,
  STAMP3_MISO_c,
  un56_paddr_5,
  un56_paddr_2_0,
  un56_paddr_2_0_1,
  MSS_STAMP_PWRITE,
  MSS_STAMP_PENABLE,
  un14_paddr_i_0,
  MSS_STAMP_2_PSELx,
  MSS_STAMP_2_PREADY,
  STAMP3_CS_SGR2_c,
  STAMP3_CS_TEMP_c,
  STAMP3_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP3_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP3_DRDY_TEMP_c,
  STAMP3_DRDY_SGR2_c,
  STAMP3_DRDY_SGR1_c
)
;
input [11:2] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_2_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl_1 ;
output mosi_1_1 ;
output STAMP3_SCLK_c ;
input STAMP3_MISO_c ;
input un56_paddr_5 ;
input un56_paddr_2_0 ;
input un56_paddr_2_0_1 ;
input MSS_STAMP_PWRITE ;
input MSS_STAMP_PENABLE ;
input un14_paddr_i_0 ;
input MSS_STAMP_2_PSELx ;
output MSS_STAMP_2_PREADY ;
output STAMP3_CS_SGR2_c ;
output STAMP3_CS_TEMP_c ;
output STAMP3_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP3_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP3_DRDY_TEMP_c ;
input STAMP3_DRDY_SGR2_c ;
input STAMP3_DRDY_SGR1_c ;
wire mosi_cl_1 ;
wire mosi_1_1 ;
wire STAMP3_SCLK_c ;
wire STAMP3_MISO_c ;
wire un56_paddr_5 ;
wire un56_paddr_2_0 ;
wire un56_paddr_2_0_1 ;
wire MSS_STAMP_PWRITE ;
wire MSS_STAMP_PENABLE ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_2_PSELx ;
wire MSS_STAMP_2_PREADY ;
wire STAMP3_CS_SGR2_c ;
wire STAMP3_CS_TEMP_c ;
wire STAMP3_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP3_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP3_DRDY_TEMP_c ;
wire STAMP3_DRDY_SGR2_c ;
wire STAMP3_DRDY_SGR1_c ;
wire [5:5] component_state_1;
wire [17:17] PRDATA_or_Z;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [31:31] config_8;
wire [14:3] un1_spi_rx_data_0;
wire [9:5] un1_spi_rx_data_1;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_1;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_2;
wire [26:0] delay_counter_cry_Y_2;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_2;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_2;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_2;
wire [7:7] polling_timeout_counter_s_FCO_2;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_2;
wire [0:0] async_state_ns_0_o3_24_i_o2_3_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] component_state_ns_0_0_o2_0_RNIF33C;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2_1 ;
wire N_217_i ;
wire STAMP3_DRDY_SGR1_c_i ;
wire STAMP3_DRDY_SGR2_c_i ;
wire STAMP3_DRDY_TEMP_c_i ;
wire PRDATA_m1_e_1 ;
wire N_2911_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_815 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3_1 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire N_1034 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_1 ;
wire spi_dms1_cs_ldmx_1 ;
wire N_151 ;
wire spi_temp_cs_ldmx_1 ;
wire spi_dms2_cs_ldmx_1 ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_1 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_1 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_1 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_1 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_824 ;
wire N_823 ;
wire N_822 ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_835 ;
wire N_834 ;
wire N_833 ;
wire N_832 ;
wire N_828 ;
wire status_async_cycles_14_cry_0_0_Y_2 ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S_1 ;
wire un5_async_prescaler_count_cry_6_S_1 ;
wire un5_async_prescaler_count_cry_4_S_1 ;
wire un5_async_prescaler_count_cry_3_S_1 ;
wire un5_async_prescaler_count_cry_2_S_1 ;
wire un5_async_prescaler_count_cry_1_S_1 ;
wire un5_async_prescaler_count_cry_14_S_1 ;
wire un5_async_prescaler_count_cry_12_S_1 ;
wire un5_async_prescaler_count_cry_11_S_1 ;
wire un5_async_prescaler_count_cry_10_S_1 ;
wire un5_async_prescaler_count_cry_9_S_1 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_2 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_2 ;
wire status_async_cycles_0_sqmuxa_1_0 ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_2 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_2 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_2 ;
wire status_async_cycles_14_s_6_FCO_2 ;
wire status_async_cycles_14_s_6_Y_2 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_2 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_2 ;
wire un48_paddr_cry_0_Y_2 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_2 ;
wire un48_paddr_cry_1_Y_2 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_2 ;
wire un48_paddr_cry_2_Y_2 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_2 ;
wire un48_paddr_cry_3_Y_2 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_2 ;
wire un48_paddr_cry_4_Y_2 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_2 ;
wire un48_paddr_cry_5_Y_2 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_2 ;
wire un48_paddr_cry_6_Y_2 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_2 ;
wire un48_paddr_cry_7_Y_2 ;
wire polling_timeout_counter_s_820_FCO ;
wire polling_timeout_counter_s_820_S ;
wire polling_timeout_counter_s_820_Y ;
wire un5_async_prescaler_count_s_1_831_FCO ;
wire un5_async_prescaler_count_s_1_831_S ;
wire un5_async_prescaler_count_s_1_831_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_1 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_1 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_1 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_1 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_1 ;
wire un5_async_prescaler_count_cry_5_Y_1 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_1 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_1 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_1 ;
wire un5_async_prescaler_count_cry_8_Y_1 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_1 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_1 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_1 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_1 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_1 ;
wire un5_async_prescaler_count_cry_13_Y_1 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_1 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_1 ;
wire un5_async_prescaler_count_cry_15_Y_1 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_1 ;
wire un5_async_prescaler_count_cry_16_Y_1 ;
wire un5_async_prescaler_count_s_18_FCO_1 ;
wire un5_async_prescaler_count_s_18_S_1 ;
wire un5_async_prescaler_count_s_18_Y_1 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_1 ;
wire un5_async_prescaler_count_cry_17_Y_1 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire N_178 ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire un1_reset_n_inv_1 ;
wire un1_spi_rx_data_sn_N_5 ;
wire un89_paddr ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_1_0 ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_1 ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_1 ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_1),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP3_DRDY_SGR1_c),
	.Y(STAMP3_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP3_DRDY_SGR2_c),
	.Y(STAMP3_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP3_DRDY_TEMP_c),
	.Y(STAMP3_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 N_2911_i_0 (
	.A(PRDATA_m1_e_1),
	.Y(N_2911_i)
);
defparam N_2911_i_0.INIT=2'h1;
  CFG1 \component_state_RNI6LU1[5]  (
	.A(component_state_1[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI6LU1[5] .INIT=2'h1;
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_2_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_2_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_2_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_2_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_2_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_2_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_2_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_2_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_2_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_2_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_2_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_2_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_2_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_2_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(PRDATA_or_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2911_i)
);
  CFG2 \PRDATA_or[17]  (
	.A(un1_reset_n_inv_i),
	.B(PRDATA_m1_e_1),
	.Y(PRDATA_or_Z[17])
);
defparam \PRDATA_or[17] .INIT=4'hE;
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_1[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP3_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_1),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP3_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_1),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP3_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_1),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP3_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_1),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_2_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_2_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_824),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_2_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_823),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_2_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_822),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_2_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_2_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_2_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_835),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_2_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_834),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_2_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_833),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_2_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_832),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_2_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_2_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_2_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_2_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_828),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_2_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_2_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_2_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_2_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_2_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_2),
	.Y(status_async_cycles_14_cry_0_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(un1_status_async_cycles_1_sqmuxa_1[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_2),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_2),
	.B(N_217_i),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(status_async_cycles_Z[6]),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h4A028;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_2[0]),
	.Y(delay_counter_cry_Y_2[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_2[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_2[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_2[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_2[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_2[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_2[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_2[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_2[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_2[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_2[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_2[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_2[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_2[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_2[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_2[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_2[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_2[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_2[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_2[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_2[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_2[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_2[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_2[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_2[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_2[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_2[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_2[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_2[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_2),
	.Y(un48_paddr_cry_0_Y_2),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_2),
	.Y(un48_paddr_cry_1_Y_2),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_2),
	.Y(un48_paddr_cry_2_Y_2),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_2),
	.Y(un48_paddr_cry_3_Y_2),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_2),
	.Y(un48_paddr_cry_4_Y_2),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_2),
	.Y(un48_paddr_cry_5_Y_2),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_2),
	.Y(un48_paddr_cry_6_Y_2),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_2),
	.Y(un48_paddr_cry_7_Y_2),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_820 (
	.FCO(polling_timeout_counter_s_820_FCO),
	.S(polling_timeout_counter_s_820_S),
	.Y(polling_timeout_counter_s_820_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_820.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_2[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_820_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_2[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_2[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_2[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_2[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_2[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_2[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_2[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_831 (
	.FCO(un5_async_prescaler_count_s_1_831_FCO),
	.S(un5_async_prescaler_count_s_1_831_S),
	.Y(un5_async_prescaler_count_s_1_831_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_831.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_1),
	.Y(un5_async_prescaler_count_cry_1_Y_1),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_831_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_1),
	.Y(un5_async_prescaler_count_cry_2_Y_1),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_1),
	.Y(un5_async_prescaler_count_cry_3_Y_1),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_1),
	.Y(un5_async_prescaler_count_cry_4_Y_1),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_1),
	.Y(un5_async_prescaler_count_cry_5_Y_1),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_1),
	.Y(un5_async_prescaler_count_cry_6_Y_1),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_1),
	.Y(un5_async_prescaler_count_cry_7_Y_1),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_1),
	.Y(un5_async_prescaler_count_cry_8_Y_1),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_1),
	.Y(un5_async_prescaler_count_cry_9_Y_1),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_1),
	.Y(un5_async_prescaler_count_cry_10_Y_1),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_1),
	.Y(un5_async_prescaler_count_cry_11_Y_1),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_1),
	.Y(un5_async_prescaler_count_cry_12_Y_1),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_1),
	.Y(un5_async_prescaler_count_cry_13_Y_1),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_1),
	.Y(un5_async_prescaler_count_cry_14_Y_1),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_1),
	.Y(un5_async_prescaler_count_cry_15_Y_1),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_1),
	.Y(un5_async_prescaler_count_cry_16_Y_1),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_1),
	.S(un5_async_prescaler_count_s_18_S_1),
	.Y(un5_async_prescaler_count_s_18_Y_1),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_1),
	.Y(un5_async_prescaler_count_cry_17_Y_1),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:199
  CFG2 \async_state_ns_0_o3_24_i_o2_3[0]  (
	.A(delay_counter_Z[22]),
	.B(delay_counter_Z[25]),
	.Y(async_state_ns_0_o3_24_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_3[0] .INIT=4'hE;
// @18:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP3_DRDY_SGR2_c),
	.B(STAMP3_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_1)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2[0]  (
	.A(delay_counter_Z[21]),
	.B(delay_counter_Z[23]),
	.C(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.D(async_state_ns_0_o3_24_i_o2_3_Z[0]),
	.Y(N_178)
);
defparam \async_state_ns_0_o3_24_i_o2[0] .INIT=16'hFFFE;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:440
  CFG2 un1_async_prescaler_countlto18 (
	.A(un1_async_prescaler_countlt18),
	.B(un1_async_prescaler_countlto18_2_Z),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=4'hE;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_2[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @18:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_1),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_1),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_1),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_1),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_1),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_1),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_1),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
  CFG3 PRDATA_m1_e (
	.A(un1_reset_n_inv_1),
	.B(un1_spi_rx_data_sn_N_5),
	.C(un89_paddr),
	.Y(PRDATA_m1_e_1)
);
defparam PRDATA_m1_e.INIT=8'h40;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_1_0)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_1)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_1)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP3_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_1),
	.Y(spi_dms2_cs_ldmx_1)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP3_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_1),
	.Y(spi_temp_cs_ldmx_1)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP3_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_1_0),
	.Y(spi_dms1_cs_ldmx_1)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5_1 spi (
	.un1_status_async_cycles_1_sqmuxa_1_0(un1_status_async_cycles_1_sqmuxa_1[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.component_state_ns_0_0_o2_0_RNIF33C_0(component_state_ns_0_0_o2_0_RNIF33C[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.un1_spi_rx_data_0_1(un1_spi_rx_data_0[4]),
	.un1_spi_rx_data_0_5(un1_spi_rx_data_0[8]),
	.un1_spi_rx_data_0_0(un1_spi_rx_data_0[3]),
	.un1_spi_rx_data_0_11(un1_spi_rx_data_0[14]),
	.un1_spi_rx_data_1_0(un1_spi_rx_data_1[5]),
	.un1_spi_rx_data_1_2(un1_spi_rx_data_1[7]),
	.un1_spi_rx_data_1_4(un1_spi_rx_data_1[9]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_7(delay_counter_Z[7]),
	.delay_counter_18(delay_counter_Z[18]),
	.delay_counter_8(delay_counter_Z[8]),
	.async_state(async_state_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.component_state(component_state_Z[4:0]),
	.PADDR_m(PADDR_m[6:4]),
	.config_Z(config_Z[31:0]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:2]),
	.config_8_0(config_8[31]),
	.component_state_1_0(component_state_1[5]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_1(status_async_cycles_0_sqmuxa_2_1),
	.polling_timeout_countere(polling_timeout_countere),
	.N_1034(N_1034),
	.un1_async_prescaler_count(un1_async_prescaler_count),
	.N_12(N_12),
	.N_275(N_275),
	.N_646_i(N_646_i),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.un1_async_prescaler_countlto18_2(un1_async_prescaler_countlto18_2_Z),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.un1_async_prescaler_countlt18(un1_async_prescaler_countlt18),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_1196_tz_tz(N_1196_tz_tz),
	.N_104_tz_tz(N_104_tz_tz),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.delay_countere(delay_countere),
	.N_107(N_107),
	.N_131_i(N_131_i),
	.un1_component_state_4_i(un1_component_state_4_i),
	.un1_dummy_0_sqmuxa_1(un1_dummy_0_sqmuxa_1),
	.N_822(N_822),
	.N_823(N_823),
	.N_824(N_824),
	.N_178(N_178),
	.config_149(config_149),
	.un1_PREADY_0_sqmuxa_2_0_1(un1_PREADY_0_sqmuxa_2_0_1),
	.N_166(N_166),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1_0),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP3_DRDY_SGR2_c(STAMP3_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP3_DRDY_SGR1_c(STAMP3_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.MSS_STAMP_2_PSELx(MSS_STAMP_2_PSELx),
	.N_172(N_172),
	.N_828(N_828),
	.N_832(N_832),
	.N_833(N_833),
	.N_834(N_834),
	.N_835(N_835),
	.N_837(N_837),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.enable(enable),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.un1_new_avail_0_sqmuxa_4_1(un1_new_avail_0_sqmuxa_4_1),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_1(un1_new_avail_0_sqmuxa_3_1),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_1(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.N_79(N_79),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.N_151(N_151),
	.un14_paddr_i_0(un14_paddr_i_0),
	.apb_is_reset(apb_is_reset_Z),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.un1_spi_rx_data_sn_N_5(un1_spi_rx_data_sn_N_5),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.un25_paddr_1z(un25_paddr),
	.STAMP3_DRDY_TEMP_c(STAMP3_DRDY_TEMP_c),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.apb_is_atomic(apb_is_atomic_Z),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.N_811(N_811),
	.N_814(N_814),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.N_806(N_806),
	.N_807(N_807),
	.N_816(N_816),
	.N_815(N_815),
	.N_809(N_809),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.status_temp_newVal(status_temp_newVal_Z),
	.N_805(N_805),
	.N_818(N_818),
	.N_817(N_817),
	.N_819(N_819),
	.N_812(N_812),
	.N_808(N_808),
	.N_810(N_810),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.un89_paddr(un89_paddr),
	.un1_reset_n_inv_1(un1_reset_n_inv_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un56_paddr_2_0_1(un56_paddr_2_0_1),
	.un56_paddr_2_0(un56_paddr_2_0),
	.un56_paddr_5(un56_paddr_5),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.STAMP3_MISO_c(STAMP3_MISO_c),
	.STAMP3_SCLK_c(STAMP3_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_1(mosi_1_1),
	.mosi_cl_1(mosi_cl_1),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_1 */

module spi_master_5_2 (
  un1_status_async_cycles_1_sqmuxa_2_0,
  component_state_ns,
  async_state_ns,
  component_state_ns_0_0_o2_0_RNIICEC_0,
  un1_spi_rx_data_0_d0,
  un1_spi_rx_data_0_5,
  un1_spi_rx_data_0_12,
  un1_spi_rx_data_0_14,
  un1_spi_rx_data_0_0,
  async_state_ns_0_o3_24_i_o2_5_0,
  async_state_ns_0_o3_24_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  dummy,
  measurement_dms1,
  delay_counter_9,
  delay_counter_0,
  delay_counter_18,
  un1_spi_rx_data_1_1,
  un1_spi_rx_data_1_5,
  un1_spi_rx_data_1_0,
  un1_spi_rx_data_1_7,
  un1_spi_rx_data_1_8,
  un1_spi_rx_data_1_9,
  un1_spi_rx_data_1_11,
  un1_spi_rx_data_2_0,
  un1_spi_rx_data_2_2,
  un1_spi_rx_data_2_4,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  measurement_temp,
  async_state,
  spi_tx_data,
  component_state,
  PADDR_m,
  config_8_0,
  MSS_STAMP_PADDR,
  config_Z,
  component_state_2_0,
  spi_request_for,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_2,
  polling_timeout_countere,
  N_1034,
  N_275,
  N_12,
  N_646_i,
  spi_temp_cs_0_sqmuxa_1z,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_dms1_cs_0_sqmuxa_3_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  un1_async_prescaler_count,
  polling_timeout_counter22lto7_5,
  polling_timeout_counter22lto7_4,
  N_1196_tz_tz,
  N_1195_tz_tz,
  N_104_tz_tz,
  new_avail_0_sqmuxa_1,
  measurement_temp_1_sqmuxa,
  measurement_dms2_1_sqmuxa,
  measurement_dms1_0_sqmuxa_1,
  spi_dms2_cs_0_sqmuxa_1z,
  delay_countere,
  N_107,
  N_131_i,
  un1_dummy_0_sqmuxa_2,
  un1_component_state_4_i,
  N_822,
  N_166,
  config_149,
  un1_PREADY_0_sqmuxa_2_0_2,
  status_async_cycles_0_sqmuxa_1_0_1z,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP4_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP4_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  spi_dms1_cs_en_1,
  MSS_STAMP_3_PSELx,
  N_172,
  N_196,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  enable,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_2,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_2,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_4_2,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  status_temp_overwrittenVal_9_1z,
  N_79,
  status_dms1_overwrittenVal_9,
  status_dms2_overwrittenVal_9,
  N_151,
  un14_paddr_i_0,
  apb_is_atomic_0_sqmuxa_1z,
  apb_is_reset,
  un28_paddr_i_0,
  apb_spi_finished,
  un1_spi_rx_data_sn_N_5,
  un25_paddr_1z,
  STAMP4_DRDY_TEMP_c,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  dummy_0_sqmuxa,
  apb_is_atomic,
  N_809,
  N_808,
  N_807,
  N_811,
  N_816,
  N_817,
  N_812,
  N_819,
  N_818,
  N_810,
  N_806,
  N_805,
  status_dms1_newVal,
  status_dms2_newVal,
  status_temp_newVal,
  status_dms2_overwrittenVal,
  status_temp_overwrittenVal,
  N_815,
  N_814,
  status_dms1_overwrittenVal,
  un1_reset_n_inv_i,
  un89_paddr,
  un1_reset_n_inv_1,
  MSS_STAMP_PWRITE,
  un56_paddr_2_0_1,
  un56_paddr_2_0,
  un56_paddr_5,
  drdy_flank_detected_dms2,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms1,
  STAMP4_MISO_c,
  STAMP4_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_2,
  mosi_cl_2,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK
)
;
output un1_status_async_cycles_1_sqmuxa_2_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output component_state_ns_0_0_o2_0_RNIICEC_0 ;
output un1_spi_rx_data_0_d0 ;
output un1_spi_rx_data_0_5 ;
output un1_spi_rx_data_0_12 ;
output un1_spi_rx_data_0_14 ;
output un1_spi_rx_data_0_0 ;
input async_state_ns_0_o3_24_i_o2_5_0 ;
input async_state_ns_0_o3_24_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_18 ;
output un1_spi_rx_data_1_1 ;
output un1_spi_rx_data_1_5 ;
output un1_spi_rx_data_1_0 ;
output un1_spi_rx_data_1_7 ;
output un1_spi_rx_data_1_8 ;
output un1_spi_rx_data_1_9 ;
output un1_spi_rx_data_1_11 ;
output un1_spi_rx_data_2_0 ;
output un1_spi_rx_data_2_2 ;
output un1_spi_rx_data_2_4 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [15:0] measurement_temp ;
input [1:0] async_state ;
input [15:0] spi_tx_data ;
input [4:0] component_state ;
output [6:4] PADDR_m ;
output config_8_0 ;
input [9:2] MSS_STAMP_PADDR ;
input [31:0] config_Z ;
input component_state_2_0 ;
input [1:0] spi_request_for ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_2 ;
output polling_timeout_countere ;
output N_1034 ;
output N_275 ;
output N_12 ;
output N_646_i ;
output spi_temp_cs_0_sqmuxa_1z ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input un1_async_prescaler_count ;
input polling_timeout_counter22lto7_5 ;
input polling_timeout_counter22lto7_4 ;
output N_1196_tz_tz ;
output N_1195_tz_tz ;
output N_104_tz_tz ;
output new_avail_0_sqmuxa_1 ;
output measurement_temp_1_sqmuxa ;
output measurement_dms2_1_sqmuxa ;
output measurement_dms1_0_sqmuxa_1 ;
output spi_dms2_cs_0_sqmuxa_1z ;
output delay_countere ;
output N_107 ;
output N_131_i ;
output un1_dummy_0_sqmuxa_2 ;
output un1_component_state_4_i ;
output N_822 ;
input N_166 ;
output config_149 ;
output un1_PREADY_0_sqmuxa_2_0_2 ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP4_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP4_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output spi_dms1_cs_en_1 ;
input MSS_STAMP_3_PSELx ;
input N_172 ;
input N_196 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
input enable ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_2 ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_2 ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_4_2 ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output status_temp_overwrittenVal_9_1z ;
output N_79 ;
output status_dms1_overwrittenVal_9 ;
output status_dms2_overwrittenVal_9 ;
output N_151 ;
input un14_paddr_i_0 ;
output apb_is_atomic_0_sqmuxa_1z ;
input apb_is_reset ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output un1_spi_rx_data_sn_N_5 ;
output un25_paddr_1z ;
input STAMP4_DRDY_TEMP_c ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
output dummy_0_sqmuxa ;
input apb_is_atomic ;
output N_809 ;
output N_808 ;
output N_807 ;
output N_811 ;
output N_816 ;
output N_817 ;
output N_812 ;
output N_819 ;
output N_818 ;
output N_810 ;
output N_806 ;
output N_805 ;
input status_dms1_newVal ;
input status_dms2_newVal ;
input status_temp_newVal ;
input status_dms2_overwrittenVal ;
input status_temp_overwrittenVal ;
output N_815 ;
output N_814 ;
input status_dms1_overwrittenVal ;
output un1_reset_n_inv_i ;
output un89_paddr ;
output un1_reset_n_inv_1 ;
input MSS_STAMP_PWRITE ;
input un56_paddr_2_0_1 ;
input un56_paddr_2_0 ;
input un56_paddr_5 ;
input drdy_flank_detected_dms2 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms1 ;
input STAMP4_MISO_c ;
output STAMP4_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_2 ;
output mosi_cl_2 ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
wire un1_status_async_cycles_1_sqmuxa_2_0 ;
wire component_state_ns_0_0_o2_0_RNIICEC_0 ;
wire un1_spi_rx_data_0_d0 ;
wire un1_spi_rx_data_0_5 ;
wire un1_spi_rx_data_0_12 ;
wire un1_spi_rx_data_0_14 ;
wire un1_spi_rx_data_0_0 ;
wire async_state_ns_0_o3_24_i_o2_5_0 ;
wire async_state_ns_0_o3_24_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_18 ;
wire un1_spi_rx_data_1_1 ;
wire un1_spi_rx_data_1_5 ;
wire un1_spi_rx_data_1_0 ;
wire un1_spi_rx_data_1_7 ;
wire un1_spi_rx_data_1_8 ;
wire un1_spi_rx_data_1_9 ;
wire un1_spi_rx_data_1_11 ;
wire un1_spi_rx_data_2_0 ;
wire un1_spi_rx_data_2_2 ;
wire un1_spi_rx_data_2_4 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire config_8_0 ;
wire component_state_2_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_2 ;
wire polling_timeout_countere ;
wire N_1034 ;
wire N_275 ;
wire N_12 ;
wire N_646_i ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire un1_async_prescaler_count ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_1196_tz_tz ;
wire N_1195_tz_tz ;
wire N_104_tz_tz ;
wire new_avail_0_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire delay_countere ;
wire N_107 ;
wire N_131_i ;
wire un1_dummy_0_sqmuxa_2 ;
wire un1_component_state_4_i ;
wire N_822 ;
wire N_166 ;
wire config_149 ;
wire un1_PREADY_0_sqmuxa_2_0_2 ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP4_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP4_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire spi_dms1_cs_en_1 ;
wire MSS_STAMP_3_PSELx ;
wire N_172 ;
wire N_196 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire enable ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_2 ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_2 ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_2 ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire status_temp_overwrittenVal_9_1z ;
wire N_79 ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_overwrittenVal_9 ;
wire N_151 ;
wire un14_paddr_i_0 ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire apb_is_reset ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire un1_spi_rx_data_sn_N_5 ;
wire un25_paddr_1z ;
wire STAMP4_DRDY_TEMP_c ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire dummy_0_sqmuxa ;
wire apb_is_atomic ;
wire N_809 ;
wire N_808 ;
wire N_807 ;
wire N_811 ;
wire N_816 ;
wire N_817 ;
wire N_812 ;
wire N_819 ;
wire N_818 ;
wire N_810 ;
wire N_806 ;
wire N_805 ;
wire status_dms1_newVal ;
wire status_dms2_newVal ;
wire status_temp_newVal ;
wire status_dms2_overwrittenVal ;
wire status_temp_overwrittenVal ;
wire N_815 ;
wire N_814 ;
wire status_dms1_overwrittenVal ;
wire un1_reset_n_inv_i ;
wire un89_paddr ;
wire un1_reset_n_inv_1 ;
wire MSS_STAMP_PWRITE ;
wire un56_paddr_2_0_1 ;
wire un56_paddr_2_0 ;
wire un56_paddr_5 ;
wire drdy_flank_detected_dms2 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms1 ;
wire STAMP4_MISO_c ;
wire STAMP4_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_2 ;
wire mosi_cl_2 ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_1;
wire [31:31] count_s_FCO_1;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_1;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_1;
wire [5:5] clk_toggles_s_FCO_1;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_1;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [17:3] un1_spi_rx_data_2_1_Z;
wire [29:4] un1_spi_rx_data_2_1_1;
wire [24:24] un1_spi_rx_data_i_m2_1_0;
wire [21:9] un1_spi_rx_data_2_1_0;
wire [14:6] un1_spi_rx_data_2_1_2;
wire [30:5] un1_spi_rx_data_2_1_3;
wire [28:7] un1_spi_rx_data_2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_5_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_6_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_818_FCO ;
wire count_s_818_S ;
wire count_s_818_Y ;
wire clk_toggles_s_819_FCO ;
wire clk_toggles_s_819_S ;
wire clk_toggles_s_819_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire g2_1_0_Z ;
wire g4_2_Z ;
wire g2_Z ;
wire g0_3_1_0_Z ;
wire un88_paddr ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire g0_1_4_Z ;
wire un80_paddr ;
wire N_791 ;
wire N_790 ;
wire N_789 ;
wire N_801 ;
wire N_793 ;
wire N_185 ;
wire N_201 ;
wire N_798 ;
wire N_795 ;
wire N_797 ;
wire N_799 ;
wire N_800 ;
wire N_802 ;
wire N_803 ;
wire N_804 ;
wire N_794 ;
wire N_792 ;
wire N_796 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire N_649 ;
wire un25_async_statelt6 ;
wire PREADY_0_sqmuxa_Z ;
wire spi_dms1_cs_0_sqmuxa_Z ;
wire N_281 ;
wire N_192 ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_273 ;
wire N_272 ;
wire N_87 ;
wire un14_delay_counter_Z ;
wire un15_delay_counter_Z ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire un1_component_state_6_i_a2_2_Z ;
wire un7_count_NE_27_Z ;
wire N_280 ;
wire un30_async_state ;
wire N_271 ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire N_625 ;
wire N_202 ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_149 ;
wire N_627_1 ;
wire N_699 ;
wire N_626 ;
wire N_628 ;
wire N_688 ;
wire N_200 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire N_229 ;
wire N_3032 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_2),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_2),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP4_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_818 (
	.FCO(count_s_818_FCO),
	.S(count_s_818_S),
	.Y(count_s_818_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_818.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_1[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_818_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_1[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_1[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_1[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_1[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_1[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_1[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_1[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_1[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_1[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_1[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_1[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_1[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_1[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_1[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_1[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_1[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_1[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_1[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_1[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_1[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_1[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_1[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_1[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_1[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_1[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_1[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_1[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_1[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_1[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_1[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_1[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_819 (
	.FCO(clk_toggles_s_819_FCO),
	.S(clk_toggles_s_819_S),
	.Y(clk_toggles_s_819_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_819.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_1[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_819_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_1[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_1[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_1[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_1[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_1[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(drdy_flank_detected_temp),
	.D(drdy_flank_detected_dms2),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hCCC8;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:397
  CFG4 g2 (
	.A(un56_paddr_5),
	.B(MSS_STAMP_PADDR[6]),
	.C(g2_1_0_Z),
	.D(g4_2_Z),
	.Y(g2_Z)
);
defparam g2.INIT=16'hA2A0;
// @18:397
  CFG4 g2_1_0 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(MSS_STAMP_PADDR[8]),
	.Y(g2_1_0_Z)
);
defparam g2_1_0.INIT=16'h1000;
// @18:397
  CFG4 g0_3 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(g0_3_1_0_Z),
	.Y(un88_paddr)
);
defparam g0_3.INIT=16'h2000;
// @18:397
  CFG4 g0_3_1_0 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[3]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(g0_3_1_0_Z)
);
defparam g0_3_1_0.INIT=16'h1000;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:387
  CFG4 g0_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_2_0_1),
	.D(g0_1_4_Z),
	.Y(un80_paddr)
);
defparam g0_1.INIT=16'h1000;
  CFG4 g0_1_4 (
	.A(MSS_STAMP_PADDR[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[9]),
	.Y(g0_1_4_Z)
);
defparam g0_1_4.INIT=16'h1000;
  CFG3 g4_2 (
	.A(un56_paddr_2_0_1),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(g4_2_Z)
);
defparam g4_2.INIT=8'h20;
// @18:199
  CFG3 g0_2 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1)
);
defparam g0_2.INIT=8'hBF;
// @18:397
  CFG4 g0_0 (
	.A(g2_Z),
	.B(un80_paddr),
	.C(MSS_STAMP_PADDR[9]),
	.D(un88_paddr),
	.Y(un89_paddr)
);
defparam g0_0.INIT=16'hFFCE;
// @18:199
  CFG2 g0 (
	.A(un89_paddr),
	.B(un1_reset_n_inv_1),
	.Y(un1_reset_n_inv_i)
);
defparam g0.INIT=4'h2;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_Z[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_1[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_0[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_0[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_0[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_2[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_2[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_1[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_1[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_1[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_2[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_2[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_0[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_3[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_1[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_3[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_Z[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_4[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:703
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_2_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles[1]),
	.B(status_async_cycles[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP4_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_2_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:420
  CFG2 spi_dms1_cs_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(spi_dms1_cs_0_sqmuxa_Z)
);
defparam spi_dms1_cs_0_sqmuxa.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state_2_0),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @24:703
  CFG3 busy_RNI9AGB (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNI9AGB.INIT=8'hD8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_1[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(N_273)
);
defparam \un1_spi_rx_data_i_a2_1[31] .INIT=8'h02;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @24:703
  CFG4 polling_timeout_counterlde_0_o2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam polling_timeout_counterlde_0_o2.INIT=16'h7FFF;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_2)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_2)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @18:238
  CFG3 un15_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=8'h02;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_2_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_2_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_2_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_2_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_2_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_2_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIFTS6 (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIFTS6.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIQQJF (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIQQJF.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_2_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_2_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_2_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_2_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_2_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_2_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_2_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_2_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_2_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_2_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI776B (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI776B.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_1_1)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_2_0)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_0_5)
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_2_2)
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_1_5)
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_2_4)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data_1_7)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_1_8)
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_1_9)
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(un1_spi_rx_data_0_12)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(un1_spi_rx_data_1_11)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(un1_spi_rx_data_0_14)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(delay_counterlde_0_a2_0),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'h0D00;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(delay_counter_18),
	.B(spi_request_for[1]),
	.C(N_196),
	.D(async_state_ns_0_o3_3_Z[0]),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @18:199
  CFG3 \component_state_ns_0_0_a2_2[0]  (
	.A(MSS_STAMP_3_PSELx),
	.B(N_281),
	.C(next_state_0_sqmuxa_Z),
	.Y(N_280)
);
defparam \component_state_ns_0_0_a2_2[0] .INIT=8'h04;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[4]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
  CFG4 spi_dms1_cs_0_sqmuxa_RNIG4QG (
	.A(component_state[1]),
	.B(component_state[4]),
	.C(spi_dms1_cs_0_sqmuxa_Z),
	.D(component_state[2]),
	.Y(spi_dms1_cs_en_1)
);
defparam spi_dms1_cs_0_sqmuxa_RNIG4QG.INIT=16'h1011;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNIO2JR[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIO2JR[0] .INIT=8'hC8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNI0QVE2[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNI0QVE2[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP4_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP4_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP4_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNITR6R[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNITR6R[24] .INIT=4'h2;
// @18:199
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI5MEI (
	.A(apb_spi_finished_0_sqmuxa_1),
	.B(N_649),
	.Y(N_81_i)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI5MEI.INIT=4'h2;
// @9:74
  CFG3 un10_count_0_a2_RNI0BL92 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNI0BL92.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles[5]),
	.D(async_state[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(async_state_ns_0_o3_27_i_o2_4_0),
	.B(async_state_ns_0_o3_27_i_o2_3_0),
	.C(async_state_ns_0_o3_24_i_o2_4_0),
	.D(async_state_ns_0_o3_24_i_o2_5_0),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state_2_0),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_2)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP4_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_2_0),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_172),
	.B(N_166),
	.C(async_state_ns_0_o3_6_Z[0]),
	.D(async_state_ns_0_o3_5_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_196),
	.B(N_166),
	.C(component_state_ns_0_0_o2_0_2_Z[0]),
	.D(async_state_ns_0_o3_6_Z[0]),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_2),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNIIJFI3 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNIIJFI3.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(un1_spi_rx_data_0_0)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(un1_spi_rx_data_0_d0)
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(N_822)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:703
  CFG4 busy_RNIMFAN (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIMFAN.INIT=16'h0BFF;
// @24:703
  CFG3 \component_state_ns_0_0_o2_0_RNIICEC[0]  (
	.A(component_state_2_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNIICEC_0)
);
defparam \component_state_ns_0_0_o2_0_RNIICEC[0] .INIT=8'h37;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_2_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_PWRITE),
	.B(un88_paddr),
	.C(component_state[3]),
	.D(dummy_0_sqmuxa),
	.Y(un1_dummy_0_sqmuxa_2)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_0_RNIDDK71[31]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_271),
	.C(N_273),
	.D(N_272),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_0_RNIDDK71[31] .INIT=16'h0001;
// @9:82
  CFG4 un7_count_NE_20_RNI8NCJ1 (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI8NCJ1.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_202),
	.B(spi_dms1_cs_0_sqmuxa_Z),
	.C(component_state[2]),
	.D(N_281),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_2_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_2_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_3_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_2_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @24:703
  CFG4 busy_RNIECP31 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNIECP31.INIT=16'h0F2F;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_2_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_2_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_2_0),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_2_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_2_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_2_0),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI5O0R[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI5O0R[5] .INIT=16'h0F08;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_87),
	.D(N_229),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFF4;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(N_280),
	.B(component_state_ns_0_0_0_Z[0]),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:205
  CFG3 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_2_Z),
	.B(N_200),
	.C(N_151),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=8'h80;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_2_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:199
  CFG3 un14_delay_counter_RNIPSMR (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam un14_delay_counter_RNIPSMR.INIT=8'hEC;
// @24:703
  CFG4 polling_timeout_counter_0_sqmuxa_RNI965O1 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNI965O1.INIT=16'hFFEF;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_2_0),
	.Y(status_async_cycles_0_sqmuxa_2_2)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG3 next_state_1_sqmuxa_0_a2_RNI20KT (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI20KT.INIT=8'hC8;
// @18:199
  CFG4 un14_delay_counter_RNIOO2B1 (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(N_87),
	.C(un14_delay_counter_Z),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un14_delay_counter_RNIOO2B1.INIT=16'hEC00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_2 */

module STAMP_10_2 (
  MSS_STAMP_PADDR,
  MSS_STAMP_3_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl_2,
  mosi_1_2,
  STAMP4_SCLK_c,
  STAMP4_MISO_c,
  un56_paddr_5,
  un56_paddr_2_0,
  un56_paddr_2_0_1,
  MSS_STAMP_PWRITE,
  MSS_STAMP_PENABLE,
  un14_paddr_i_0,
  MSS_STAMP_3_PSELx,
  MSS_STAMP_3_PREADY,
  STAMP4_CS_SGR2_c,
  STAMP4_CS_TEMP_c,
  STAMP4_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP4_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP4_DRDY_TEMP_c,
  STAMP4_DRDY_SGR2_c,
  STAMP4_DRDY_SGR1_c
)
;
input [11:2] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_3_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl_2 ;
output mosi_1_2 ;
output STAMP4_SCLK_c ;
input STAMP4_MISO_c ;
input un56_paddr_5 ;
input un56_paddr_2_0 ;
input un56_paddr_2_0_1 ;
input MSS_STAMP_PWRITE ;
input MSS_STAMP_PENABLE ;
input un14_paddr_i_0 ;
input MSS_STAMP_3_PSELx ;
output MSS_STAMP_3_PREADY ;
output STAMP4_CS_SGR2_c ;
output STAMP4_CS_TEMP_c ;
output STAMP4_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP4_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP4_DRDY_TEMP_c ;
input STAMP4_DRDY_SGR2_c ;
input STAMP4_DRDY_SGR1_c ;
wire mosi_cl_2 ;
wire mosi_1_2 ;
wire STAMP4_SCLK_c ;
wire STAMP4_MISO_c ;
wire un56_paddr_5 ;
wire un56_paddr_2_0 ;
wire un56_paddr_2_0_1 ;
wire MSS_STAMP_PWRITE ;
wire MSS_STAMP_PENABLE ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_3_PSELx ;
wire MSS_STAMP_3_PREADY ;
wire STAMP4_CS_SGR2_c ;
wire STAMP4_CS_TEMP_c ;
wire STAMP4_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP4_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP4_DRDY_TEMP_c ;
wire STAMP4_DRDY_SGR2_c ;
wire STAMP4_DRDY_SGR1_c ;
wire [5:5] component_state_2;
wire [17:17] PRDATA_or_0;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [2:2] un1_spi_rx_data;
wire [15:1] un1_spi_rx_data_0;
wire [31:31] config_8;
wire [14:3] un1_spi_rx_data_1;
wire [9:5] un1_spi_rx_data_2;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_2;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_1;
wire [26:0] delay_counter_cry_Y_1;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_1;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_1;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_1;
wire [7:7] polling_timeout_counter_s_FCO_1;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_1;
wire [0:0] async_state_ns_0_o3_24_i_o2_5_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] component_state_ns_0_0_o2_0_RNIICEC;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2_2 ;
wire N_217_i ;
wire STAMP4_DRDY_SGR1_c_i ;
wire STAMP4_DRDY_SGR2_c_i ;
wire STAMP4_DRDY_TEMP_c_i ;
wire PRDATA_m1_e_0 ;
wire N_2939_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_815 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3_2 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire N_1034 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_2 ;
wire spi_dms1_cs_ldmx_2 ;
wire N_151 ;
wire spi_temp_cs_ldmx_2 ;
wire spi_dms2_cs_ldmx_2 ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_2 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_2 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_2 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_2 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_822 ;
wire un1_component_state_4_i ;
wire status_async_cycles_14_cry_0_0_Y_1 ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S_2 ;
wire un5_async_prescaler_count_cry_6_S_2 ;
wire un5_async_prescaler_count_cry_4_S_2 ;
wire un5_async_prescaler_count_cry_3_S_2 ;
wire un5_async_prescaler_count_cry_2_S_2 ;
wire un5_async_prescaler_count_cry_1_S_2 ;
wire un5_async_prescaler_count_cry_14_S_2 ;
wire un5_async_prescaler_count_cry_12_S_2 ;
wire un5_async_prescaler_count_cry_11_S_2 ;
wire un5_async_prescaler_count_cry_10_S_2 ;
wire un5_async_prescaler_count_cry_9_S_2 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_1 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_1 ;
wire status_async_cycles_0_sqmuxa_1_0 ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_1 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_1 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_1 ;
wire status_async_cycles_14_s_6_FCO_1 ;
wire status_async_cycles_14_s_6_Y_1 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_1 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_1 ;
wire un48_paddr_cry_0_Y_1 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_1 ;
wire un48_paddr_cry_1_Y_1 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_1 ;
wire un48_paddr_cry_2_Y_1 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_1 ;
wire un48_paddr_cry_3_Y_1 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_1 ;
wire un48_paddr_cry_4_Y_1 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_1 ;
wire un48_paddr_cry_5_Y_1 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_1 ;
wire un48_paddr_cry_6_Y_1 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_1 ;
wire un48_paddr_cry_7_Y_1 ;
wire polling_timeout_counter_s_817_FCO ;
wire polling_timeout_counter_s_817_S ;
wire polling_timeout_counter_s_817_Y ;
wire un5_async_prescaler_count_s_1_832_FCO ;
wire un5_async_prescaler_count_s_1_832_S ;
wire un5_async_prescaler_count_s_1_832_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_2 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_2 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_2 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_2 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_2 ;
wire un5_async_prescaler_count_cry_5_Y_2 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_2 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_2 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_2 ;
wire un5_async_prescaler_count_cry_8_Y_2 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_2 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_2 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_2 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_2 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_2 ;
wire un5_async_prescaler_count_cry_13_Y_2 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_2 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_2 ;
wire un5_async_prescaler_count_cry_15_Y_2 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_2 ;
wire un5_async_prescaler_count_cry_16_Y_2 ;
wire un5_async_prescaler_count_s_18_FCO_2 ;
wire un5_async_prescaler_count_s_18_S_2 ;
wire un5_async_prescaler_count_s_18_Y_2 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_2 ;
wire un5_async_prescaler_count_cry_17_Y_2 ;
wire un1_async_prescaler_countlto18_1_Z ;
wire N_196 ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire un1_reset_n_inv_1 ;
wire un1_spi_rx_data_sn_N_5 ;
wire un89_paddr ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_2 ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_2 ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_2 ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_2),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP4_DRDY_SGR1_c),
	.Y(STAMP4_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP4_DRDY_SGR2_c),
	.Y(STAMP4_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP4_DRDY_TEMP_c),
	.Y(STAMP4_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 N_2939_i_0 (
	.A(PRDATA_m1_e_0),
	.Y(N_2939_i)
);
defparam N_2939_i_0.INIT=2'h1;
  CFG1 \component_state_RNI78A[5]  (
	.A(component_state_2[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI78A[5] .INIT=2'h1;
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_3_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_3_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_3_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_3_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_3_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_3_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_3_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_3_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_3_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_3_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_3_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_3_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_3_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_3_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(PRDATA_or_0[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2939_i)
);
  CFG2 \PRDATA_or[17]  (
	.A(un1_reset_n_inv_i),
	.B(PRDATA_m1_e_0),
	.Y(PRDATA_or_0[17])
);
defparam \PRDATA_or[17] .INIT=4'hE;
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_2[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP4_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_2),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP4_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_2),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP4_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_2),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP4_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_2),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_3_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_3_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_3_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_3_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_822),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_3_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[15]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_3_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_3_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_3_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_3_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_3_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_3_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_3_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_3_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_3_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_3_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_3_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_3_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_3_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_3_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_1),
	.Y(status_async_cycles_14_cry_0_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(un1_status_async_cycles_1_sqmuxa_2[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_1),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_1),
	.B(N_217_i),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(status_async_cycles_Z[6]),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h4A028;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_1[0]),
	.Y(delay_counter_cry_Y_1[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_1[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_1[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_1[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_1[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_1[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_1[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_1[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_1[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_1[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_1[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_1[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_1[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_1[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_1[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_1[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_1[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_1[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_1[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_1[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_1[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_1[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_1[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_1[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_1[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_1[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_1[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_1[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_1[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_1),
	.Y(un48_paddr_cry_0_Y_1),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_1),
	.Y(un48_paddr_cry_1_Y_1),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_1),
	.Y(un48_paddr_cry_2_Y_1),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_1),
	.Y(un48_paddr_cry_3_Y_1),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_1),
	.Y(un48_paddr_cry_4_Y_1),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_1),
	.Y(un48_paddr_cry_5_Y_1),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_1),
	.Y(un48_paddr_cry_6_Y_1),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_1),
	.Y(un48_paddr_cry_7_Y_1),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_817 (
	.FCO(polling_timeout_counter_s_817_FCO),
	.S(polling_timeout_counter_s_817_S),
	.Y(polling_timeout_counter_s_817_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_817.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_1[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_817_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_1[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_1[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_1[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_1[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_1[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_1[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_1[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_832 (
	.FCO(un5_async_prescaler_count_s_1_832_FCO),
	.S(un5_async_prescaler_count_s_1_832_S),
	.Y(un5_async_prescaler_count_s_1_832_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_832.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_2),
	.Y(un5_async_prescaler_count_cry_1_Y_2),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_832_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_2),
	.Y(un5_async_prescaler_count_cry_2_Y_2),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_2),
	.Y(un5_async_prescaler_count_cry_3_Y_2),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_2),
	.Y(un5_async_prescaler_count_cry_4_Y_2),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_2),
	.Y(un5_async_prescaler_count_cry_5_Y_2),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_2),
	.Y(un5_async_prescaler_count_cry_6_Y_2),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_2),
	.Y(un5_async_prescaler_count_cry_7_Y_2),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_2),
	.Y(un5_async_prescaler_count_cry_8_Y_2),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_2),
	.Y(un5_async_prescaler_count_cry_9_Y_2),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_2),
	.Y(un5_async_prescaler_count_cry_10_Y_2),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_2),
	.Y(un5_async_prescaler_count_cry_11_Y_2),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_2),
	.Y(un5_async_prescaler_count_cry_12_Y_2),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_2),
	.Y(un5_async_prescaler_count_cry_13_Y_2),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_2),
	.Y(un5_async_prescaler_count_cry_14_Y_2),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_2),
	.Y(un5_async_prescaler_count_cry_15_Y_2),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_2),
	.Y(un5_async_prescaler_count_cry_16_Y_2),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_2),
	.S(un5_async_prescaler_count_s_18_S_2),
	.Y(un5_async_prescaler_count_s_18_Y_2),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_2),
	.Y(un5_async_prescaler_count_cry_17_Y_2),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[16]),
	.B(async_prescaler_count_Z[18]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @18:199
  CFG2 \async_state_ns_0_o3_5_i_o2[0]  (
	.A(delay_counter_Z[7]),
	.B(delay_counter_Z[8]),
	.Y(N_196)
);
defparam \async_state_ns_0_o3_5_i_o2[0] .INIT=4'hE;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP4_DRDY_SGR2_c),
	.B(STAMP4_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_5[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_24_i_o2_5_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_2)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[17]),
	.B(async_prescaler_count_Z[15]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_1[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @18:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_2),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_2),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_2),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_2),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_2),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_2),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_2),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
  CFG3 PRDATA_m1_e (
	.A(un1_reset_n_inv_1),
	.B(un1_spi_rx_data_sn_N_5),
	.C(un89_paddr),
	.Y(PRDATA_m1_e_0)
);
defparam PRDATA_m1_e.INIT=8'h40;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_2)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_2)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_2)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP4_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_2),
	.Y(spi_dms2_cs_ldmx_2)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP4_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_2),
	.Y(spi_temp_cs_ldmx_2)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP4_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_2),
	.Y(spi_dms1_cs_ldmx_2)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5_2 spi (
	.un1_status_async_cycles_1_sqmuxa_2_0(un1_status_async_cycles_1_sqmuxa_2[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.component_state_ns_0_0_o2_0_RNIICEC_0(component_state_ns_0_0_o2_0_RNIICEC[0]),
	.un1_spi_rx_data_0_d0(un1_spi_rx_data[2]),
	.un1_spi_rx_data_0_5(un1_spi_rx_data_0[6]),
	.un1_spi_rx_data_0_12(un1_spi_rx_data_0[13]),
	.un1_spi_rx_data_0_14(un1_spi_rx_data_0[15]),
	.un1_spi_rx_data_0_0(un1_spi_rx_data_0[1]),
	.async_state_ns_0_o3_24_i_o2_5_0(async_state_ns_0_o3_24_i_o2_5_Z[0]),
	.async_state_ns_0_o3_24_i_o2_4_0(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_18(delay_counter_Z[18]),
	.un1_spi_rx_data_1_1(un1_spi_rx_data_1[4]),
	.un1_spi_rx_data_1_5(un1_spi_rx_data_1[8]),
	.un1_spi_rx_data_1_0(un1_spi_rx_data_1[3]),
	.un1_spi_rx_data_1_7(un1_spi_rx_data_1[10]),
	.un1_spi_rx_data_1_8(un1_spi_rx_data_1[11]),
	.un1_spi_rx_data_1_9(un1_spi_rx_data_1[12]),
	.un1_spi_rx_data_1_11(un1_spi_rx_data_1[14]),
	.un1_spi_rx_data_2_0(un1_spi_rx_data_2[5]),
	.un1_spi_rx_data_2_2(un1_spi_rx_data_2[7]),
	.un1_spi_rx_data_2_4(un1_spi_rx_data_2[9]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.async_state(async_state_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.component_state(component_state_Z[4:0]),
	.PADDR_m(PADDR_m[6:4]),
	.config_8_0(config_8[31]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:2]),
	.config_Z(config_Z[31:0]),
	.component_state_2_0(component_state_2[5]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_2(status_async_cycles_0_sqmuxa_2_2),
	.polling_timeout_countere(polling_timeout_countere),
	.N_1034(N_1034),
	.N_275(N_275),
	.N_12(N_12),
	.N_646_i(N_646_i),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.un1_async_prescaler_count(un1_async_prescaler_count),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.N_1196_tz_tz(N_1196_tz_tz),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_104_tz_tz(N_104_tz_tz),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.delay_countere(delay_countere),
	.N_107(N_107),
	.N_131_i(N_131_i),
	.un1_dummy_0_sqmuxa_2(un1_dummy_0_sqmuxa_2),
	.un1_component_state_4_i(un1_component_state_4_i),
	.N_822(N_822),
	.N_166(N_166),
	.config_149(config_149),
	.un1_PREADY_0_sqmuxa_2_0_2(un1_PREADY_0_sqmuxa_2_0_2),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1_0),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP4_DRDY_SGR2_c(STAMP4_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP4_DRDY_SGR1_c(STAMP4_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.MSS_STAMP_3_PSELx(MSS_STAMP_3_PSELx),
	.N_172(N_172),
	.N_196(N_196),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.enable(enable),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_2(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_2(un1_new_avail_0_sqmuxa_3_2),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_4_2(un1_new_avail_0_sqmuxa_4_2),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.N_79(N_79),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.N_151(N_151),
	.un14_paddr_i_0(un14_paddr_i_0),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.apb_is_reset(apb_is_reset_Z),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.un1_spi_rx_data_sn_N_5(un1_spi_rx_data_sn_N_5),
	.un25_paddr_1z(un25_paddr),
	.STAMP4_DRDY_TEMP_c(STAMP4_DRDY_TEMP_c),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.apb_is_atomic(apb_is_atomic_Z),
	.N_809(N_809),
	.N_808(N_808),
	.N_807(N_807),
	.N_811(N_811),
	.N_816(N_816),
	.N_817(N_817),
	.N_812(N_812),
	.N_819(N_819),
	.N_818(N_818),
	.N_810(N_810),
	.N_806(N_806),
	.N_805(N_805),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.status_temp_newVal(status_temp_newVal_Z),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.N_815(N_815),
	.N_814(N_814),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.un89_paddr(un89_paddr),
	.un1_reset_n_inv_1(un1_reset_n_inv_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un56_paddr_2_0_1(un56_paddr_2_0_1),
	.un56_paddr_2_0(un56_paddr_2_0),
	.un56_paddr_5(un56_paddr_5),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.STAMP4_MISO_c(STAMP4_MISO_c),
	.STAMP4_SCLK_c(STAMP4_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_2(mosi_1_2),
	.mosi_cl_2(mosi_cl_2),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_2 */

module spi_master_5_3 (
  un1_status_async_cycles_1_sqmuxa_3_0,
  component_state_ns,
  async_state_ns,
  component_state_ns_0_0_o2_0_RNILLPC1_0,
  un1_spi_rx_data_0_0,
  un1_spi_rx_data_0_2,
  un1_spi_rx_data_1_5,
  un1_spi_rx_data_1_0,
  async_state_ns_0_o3_24_i_o2_5_0,
  async_state_ns_0_o3_24_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  dummy,
  measurement_dms1,
  delay_counter_9,
  delay_counter_0,
  delay_counter_18,
  un1_spi_rx_data_2_1,
  un1_spi_rx_data_2_0,
  un1_spi_rx_data_2_9,
  un1_spi_rx_data_2_11,
  un1_spi_rx_data_3_0,
  un1_spi_rx_data_3_2,
  un1_spi_rx_data_3_4,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  measurement_temp,
  async_state,
  spi_tx_data,
  component_state,
  PADDR_m,
  MSS_STAMP_PADDR,
  config_Z,
  config_8_0,
  component_state_3_0,
  spi_request_for,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_3,
  polling_timeout_countere,
  N_1034,
  N_275,
  N_12,
  N_646_i,
  spi_temp_cs_0_sqmuxa_1z,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_dms1_cs_0_sqmuxa_3_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  un1_async_prescaler_count,
  polling_timeout_counter22lto7_5,
  polling_timeout_counter22lto7_4,
  N_1195_tz_tz,
  N_1196_tz_tz,
  N_104_tz_tz,
  measurement_dms1_0_sqmuxa_1,
  measurement_dms2_1_sqmuxa,
  measurement_temp_1_sqmuxa,
  new_avail_0_sqmuxa_1,
  spi_dms2_cs_0_sqmuxa_1z,
  delay_countere,
  N_107,
  N_131_i,
  un1_dummy_0_sqmuxa_3,
  un1_component_state_4_i,
  N_166,
  config_149,
  un1_PREADY_0_sqmuxa_2_0_3,
  status_async_cycles_0_sqmuxa_1_0_1z,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP5_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP5_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  spi_dms1_cs_en_1,
  MSS_STAMP_4_PSELx,
  N_172,
  N_196,
  N_830,
  N_833,
  N_837,
  N_832,
  N_835,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  enable,
  status_dms2_overwrittenVal_9,
  status_temp_overwrittenVal_9_1z,
  un1_new_avail_0_sqmuxa_4_3,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_3,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_3,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  N_79,
  status_dms1_overwrittenVal_9,
  N_151,
  un14_paddr_i_0,
  apb_is_reset,
  apb_is_atomic_0_sqmuxa_1z,
  un28_paddr_i_0,
  apb_spi_finished,
  un1_spi_rx_data_sn_N_5,
  dummy_0_sqmuxa,
  un25_paddr_1z,
  STAMP5_DRDY_TEMP_c,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  apb_is_atomic,
  status_temp_overwrittenVal,
  N_812,
  N_805,
  N_807,
  N_818,
  status_dms1_newVal,
  N_810,
  N_811,
  N_816,
  N_806,
  status_dms1_overwrittenVal,
  N_817,
  status_dms2_newVal,
  N_819,
  status_dms2_overwrittenVal,
  N_814,
  N_815,
  status_temp_newVal,
  N_808,
  N_809,
  un1_reset_n_inv_i,
  un89_paddr,
  un1_reset_n_inv_1,
  MSS_STAMP_PWRITE,
  un56_paddr_2_0_1,
  un56_paddr_2_0,
  un56_paddr_5,
  drdy_flank_detected_dms2,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms1,
  STAMP5_MISO_c,
  STAMP5_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_3,
  mosi_cl_3,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK
)
;
output un1_status_async_cycles_1_sqmuxa_3_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output component_state_ns_0_0_o2_0_RNILLPC1_0 ;
output un1_spi_rx_data_0_0 ;
output un1_spi_rx_data_0_2 ;
output un1_spi_rx_data_1_5 ;
output un1_spi_rx_data_1_0 ;
input async_state_ns_0_o3_24_i_o2_5_0 ;
input async_state_ns_0_o3_24_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_18 ;
output un1_spi_rx_data_2_1 ;
output un1_spi_rx_data_2_0 ;
output un1_spi_rx_data_2_9 ;
output un1_spi_rx_data_2_11 ;
output un1_spi_rx_data_3_0 ;
output un1_spi_rx_data_3_2 ;
output un1_spi_rx_data_3_4 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [15:0] measurement_temp ;
input [1:0] async_state ;
input [15:0] spi_tx_data ;
input [4:0] component_state ;
output [6:4] PADDR_m ;
input [9:2] MSS_STAMP_PADDR ;
input [31:0] config_Z ;
output config_8_0 ;
input component_state_3_0 ;
input [1:0] spi_request_for ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_3 ;
output polling_timeout_countere ;
output N_1034 ;
output N_275 ;
output N_12 ;
output N_646_i ;
output spi_temp_cs_0_sqmuxa_1z ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input un1_async_prescaler_count ;
input polling_timeout_counter22lto7_5 ;
input polling_timeout_counter22lto7_4 ;
output N_1195_tz_tz ;
output N_1196_tz_tz ;
output N_104_tz_tz ;
output measurement_dms1_0_sqmuxa_1 ;
output measurement_dms2_1_sqmuxa ;
output measurement_temp_1_sqmuxa ;
output new_avail_0_sqmuxa_1 ;
output spi_dms2_cs_0_sqmuxa_1z ;
output delay_countere ;
output N_107 ;
output N_131_i ;
output un1_dummy_0_sqmuxa_3 ;
output un1_component_state_4_i ;
input N_166 ;
output config_149 ;
output un1_PREADY_0_sqmuxa_2_0_3 ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP5_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP5_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output spi_dms1_cs_en_1 ;
input MSS_STAMP_4_PSELx ;
input N_172 ;
input N_196 ;
output N_830 ;
output N_833 ;
output N_837 ;
output N_832 ;
output N_835 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
input enable ;
output status_dms2_overwrittenVal_9 ;
output status_temp_overwrittenVal_9_1z ;
output un1_new_avail_0_sqmuxa_4_3 ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_3 ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_3 ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output N_79 ;
output status_dms1_overwrittenVal_9 ;
output N_151 ;
input un14_paddr_i_0 ;
input apb_is_reset ;
output apb_is_atomic_0_sqmuxa_1z ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output un1_spi_rx_data_sn_N_5 ;
output dummy_0_sqmuxa ;
output un25_paddr_1z ;
input STAMP5_DRDY_TEMP_c ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
input apb_is_atomic ;
input status_temp_overwrittenVal ;
output N_812 ;
output N_805 ;
output N_807 ;
output N_818 ;
input status_dms1_newVal ;
output N_810 ;
output N_811 ;
output N_816 ;
output N_806 ;
input status_dms1_overwrittenVal ;
output N_817 ;
input status_dms2_newVal ;
output N_819 ;
input status_dms2_overwrittenVal ;
output N_814 ;
output N_815 ;
input status_temp_newVal ;
output N_808 ;
output N_809 ;
output un1_reset_n_inv_i ;
output un89_paddr ;
output un1_reset_n_inv_1 ;
input MSS_STAMP_PWRITE ;
input un56_paddr_2_0_1 ;
input un56_paddr_2_0 ;
input un56_paddr_5 ;
input drdy_flank_detected_dms2 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms1 ;
input STAMP5_MISO_c ;
output STAMP5_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_3 ;
output mosi_cl_3 ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
wire un1_status_async_cycles_1_sqmuxa_3_0 ;
wire component_state_ns_0_0_o2_0_RNILLPC1_0 ;
wire un1_spi_rx_data_0_0 ;
wire un1_spi_rx_data_0_2 ;
wire un1_spi_rx_data_1_5 ;
wire un1_spi_rx_data_1_0 ;
wire async_state_ns_0_o3_24_i_o2_5_0 ;
wire async_state_ns_0_o3_24_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_18 ;
wire un1_spi_rx_data_2_1 ;
wire un1_spi_rx_data_2_0 ;
wire un1_spi_rx_data_2_9 ;
wire un1_spi_rx_data_2_11 ;
wire un1_spi_rx_data_3_0 ;
wire un1_spi_rx_data_3_2 ;
wire un1_spi_rx_data_3_4 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire config_8_0 ;
wire component_state_3_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_3 ;
wire polling_timeout_countere ;
wire N_1034 ;
wire N_275 ;
wire N_12 ;
wire N_646_i ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire un1_async_prescaler_count ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_1195_tz_tz ;
wire N_1196_tz_tz ;
wire N_104_tz_tz ;
wire measurement_dms1_0_sqmuxa_1 ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_temp_1_sqmuxa ;
wire new_avail_0_sqmuxa_1 ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire delay_countere ;
wire N_107 ;
wire N_131_i ;
wire un1_dummy_0_sqmuxa_3 ;
wire un1_component_state_4_i ;
wire N_166 ;
wire config_149 ;
wire un1_PREADY_0_sqmuxa_2_0_3 ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP5_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP5_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire spi_dms1_cs_en_1 ;
wire MSS_STAMP_4_PSELx ;
wire N_172 ;
wire N_196 ;
wire N_830 ;
wire N_833 ;
wire N_837 ;
wire N_832 ;
wire N_835 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire enable ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_overwrittenVal_9_1z ;
wire un1_new_avail_0_sqmuxa_4_3 ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_3 ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_3 ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire N_79 ;
wire status_dms1_overwrittenVal_9 ;
wire N_151 ;
wire un14_paddr_i_0 ;
wire apb_is_reset ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire un1_spi_rx_data_sn_N_5 ;
wire dummy_0_sqmuxa ;
wire un25_paddr_1z ;
wire STAMP5_DRDY_TEMP_c ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire apb_is_atomic ;
wire status_temp_overwrittenVal ;
wire N_812 ;
wire N_805 ;
wire N_807 ;
wire N_818 ;
wire status_dms1_newVal ;
wire N_810 ;
wire N_811 ;
wire N_816 ;
wire N_806 ;
wire status_dms1_overwrittenVal ;
wire N_817 ;
wire status_dms2_newVal ;
wire N_819 ;
wire status_dms2_overwrittenVal ;
wire N_814 ;
wire N_815 ;
wire status_temp_newVal ;
wire N_808 ;
wire N_809 ;
wire un1_reset_n_inv_i ;
wire un89_paddr ;
wire un1_reset_n_inv_1 ;
wire MSS_STAMP_PWRITE ;
wire un56_paddr_2_0_1 ;
wire un56_paddr_2_0 ;
wire un56_paddr_5 ;
wire drdy_flank_detected_dms2 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms1 ;
wire STAMP5_MISO_c ;
wire STAMP5_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_3 ;
wire mosi_cl_3 ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_0;
wire [31:31] count_s_FCO_0;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_0;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_0;
wire [5:5] clk_toggles_s_FCO_0;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_0;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [20:8] un1_spi_rx_data_2_1_Z;
wire [26:6] un1_spi_rx_data_2_1_0;
wire [24:24] un1_spi_rx_data_i_m2_1_3;
wire [30:7] un1_spi_rx_data_2_1_2;
wire [29:4] un1_spi_rx_data_2_1_3;
wire [12:3] un1_spi_rx_data_2_1_1;
wire [9:5] un1_spi_rx_data_2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_5_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_6_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_815_FCO ;
wire count_s_815_S ;
wire count_s_815_Y ;
wire clk_toggles_s_816_FCO ;
wire clk_toggles_s_816_S ;
wire clk_toggles_s_816_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire g2_1_0_Z ;
wire g4_2_Z ;
wire g2_Z ;
wire g0_3_1_0_Z ;
wire un88_paddr ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire g0_1_4_Z ;
wire un80_paddr ;
wire N_790 ;
wire N_789 ;
wire N_791 ;
wire N_185 ;
wire N_797 ;
wire N_802 ;
wire N_795 ;
wire N_800 ;
wire N_201 ;
wire N_803 ;
wire N_793 ;
wire N_796 ;
wire N_801 ;
wire N_804 ;
wire N_792 ;
wire N_794 ;
wire N_798 ;
wire N_799 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire N_649 ;
wire N_281 ;
wire PREADY_0_sqmuxa_Z ;
wire un25_async_statelt6 ;
wire N_249_1 ;
wire N_192 ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_273 ;
wire N_272 ;
wire N_87 ;
wire un14_delay_counter_Z ;
wire un15_delay_counter_Z ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire un1_component_state_6_i_a2_2_Z ;
wire un7_count_NE_27_Z ;
wire un30_async_state ;
wire N_280 ;
wire N_271 ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire N_625 ;
wire N_202 ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_149 ;
wire N_627_1 ;
wire N_699 ;
wire N_628 ;
wire N_626 ;
wire N_688 ;
wire N_200 ;
wire N_229 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire N_3033 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_3),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_3),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP5_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_815 (
	.FCO(count_s_815_FCO),
	.S(count_s_815_S),
	.Y(count_s_815_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_815.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_0[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_815_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_0[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_0[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_0[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_0[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_0[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_0[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_0[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_0[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_0[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_0[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_0[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_0[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_0[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_0[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_0[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_0[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_0[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_0[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_0[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_0[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_0[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_0[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_0[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_0[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_0[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_0[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_0[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_0[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_0[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_0[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_0[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_816 (
	.FCO(clk_toggles_s_816_FCO),
	.S(clk_toggles_s_816_S),
	.Y(clk_toggles_s_816_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_816.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_0[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_816_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_0[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_0[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_0[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_0[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_0[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(drdy_flank_detected_temp),
	.D(drdy_flank_detected_dms2),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hCCC8;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:397
  CFG4 g2 (
	.A(un56_paddr_5),
	.B(MSS_STAMP_PADDR[6]),
	.C(g2_1_0_Z),
	.D(g4_2_Z),
	.Y(g2_Z)
);
defparam g2.INIT=16'hA2A0;
// @18:397
  CFG4 g2_1_0 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(MSS_STAMP_PADDR[8]),
	.Y(g2_1_0_Z)
);
defparam g2_1_0.INIT=16'h1000;
// @18:397
  CFG4 g0_3 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0),
	.D(g0_3_1_0_Z),
	.Y(un88_paddr)
);
defparam g0_3.INIT=16'h2000;
// @18:397
  CFG4 g0_3_1_0 (
	.A(MSS_STAMP_PADDR[2]),
	.B(MSS_STAMP_PADDR[3]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(g0_3_1_0_Z)
);
defparam g0_3_1_0.INIT=16'h1000;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:387
  CFG4 g0_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_2_0_1),
	.D(g0_1_4_Z),
	.Y(un80_paddr)
);
defparam g0_1.INIT=16'h1000;
  CFG4 g0_1_4 (
	.A(MSS_STAMP_PADDR[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[9]),
	.Y(g0_1_4_Z)
);
defparam g0_1_4.INIT=16'h1000;
  CFG3 g4_2 (
	.A(un56_paddr_2_0_1),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(g4_2_Z)
);
defparam g4_2.INIT=8'h20;
// @18:199
  CFG3 g0_2 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1)
);
defparam g0_2.INIT=8'hBF;
// @18:397
  CFG4 g0_0 (
	.A(g2_Z),
	.B(un80_paddr),
	.C(MSS_STAMP_PADDR[9]),
	.D(un88_paddr),
	.Y(un89_paddr)
);
defparam g0_0.INIT=16'hFFCE;
// @18:199
  CFG2 g0 (
	.A(un89_paddr),
	.B(un1_reset_n_inv_1),
	.Y(un1_reset_n_inv_i)
);
defparam g0.INIT=4'h2;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_Z[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_Z[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_0[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_0[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_0[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_3[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_3[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_Z[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_3[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_2[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_3[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_1[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_3[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_2[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_3[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_1[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_4[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_4[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_3[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:731
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state_3_0),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_3_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles[1]),
	.B(status_async_cycles[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP5_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_0_a2_1_0[0]  (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(N_249_1)
);
defparam \component_state_ns_0_0_a2_1_0[0] .INIT=4'h1;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_3_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @24:731
  CFG3 busy_RNICPBT (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNICPBT.INIT=8'hD8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_1[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(N_273)
);
defparam \un1_spi_rx_data_i_a2_1[31] .INIT=8'h02;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @24:731
  CFG4 polling_timeout_counterlde_0_o2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam polling_timeout_counterlde_0_o2.INIT=16'h7FFF;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_3)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_3)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @18:238
  CFG3 un15_delay_counter (
	.A(drdy_flank_detected_temp),
	.B(drdy_flank_detected_dms2),
	.C(drdy_flank_detected_dms1),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=8'h02;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_3_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_3_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_3_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_3_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_3_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_3_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIHDVN (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIHDVN.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIS8VL (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIS8VL.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_3_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_3_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_3_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_3_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_3_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_3_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_3_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_3_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_3_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_3_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI93ME (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI93ME.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_2_1)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_3_0)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_1_5)
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_3_2)
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(un1_spi_rx_data_2_0)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_3_4)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_2_9)
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(un1_spi_rx_data_2_11)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(N_835)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(N_832)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(N_833)
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(N_830)
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(delay_counterlde_0_a2_0),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'h0D00;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(delay_counter_18),
	.B(spi_request_for[1]),
	.C(N_196),
	.D(async_state_ns_0_o3_3_Z[0]),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[4]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @18:199
  CFG3 \component_state_ns_0_0_a2_2[0]  (
	.A(MSS_STAMP_4_PSELx),
	.B(N_281),
	.C(next_state_0_sqmuxa_Z),
	.Y(N_280)
);
defparam \component_state_ns_0_0_a2_2[0] .INIT=8'h04;
  CFG4 \component_state_ns_0_0_a2_1_0_RNISMOQ1[0]  (
	.A(component_state[4]),
	.B(component_state[1]),
	.C(component_state[2]),
	.D(N_249_1),
	.Y(spi_dms1_cs_en_1)
);
defparam \component_state_ns_0_0_a2_1_0_RNISMOQ1[0] .INIT=16'h1101;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNIQQOI[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIQQOI[0] .INIT=8'hC8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNI620E1[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNI620E1[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP5_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP5_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP5_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNIUQOO[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNIUQOO[24] .INIT=4'h2;
// @18:199
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI73NH (
	.A(apb_spi_finished_0_sqmuxa_1),
	.B(N_649),
	.Y(N_81_i)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI73NH.INIT=4'h2;
// @9:74
  CFG3 un10_count_0_a2_RNI6SSB1 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNI6SSB1.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles[5]),
	.D(async_state[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(async_state_ns_0_o3_27_i_o2_4_0),
	.B(async_state_ns_0_o3_27_i_o2_3_0),
	.C(async_state_ns_0_o3_24_i_o2_4_0),
	.D(async_state_ns_0_o3_24_i_o2_5_0),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state_3_0),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_3)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP5_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_3_0),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_172),
	.B(N_166),
	.C(async_state_ns_0_o3_6_Z[0]),
	.D(async_state_ns_0_o3_5_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_196),
	.B(N_166),
	.C(component_state_ns_0_0_o2_0_2_Z[0]),
	.D(async_state_ns_0_o3_6_Z[0]),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_3),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNIRB2K2 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNIRB2K2.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(un1_spi_rx_data_0_0)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(un1_spi_rx_data_0_2)
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:731
  CFG4 busy_RNIQ1QC1 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIQ1QC1.INIT=16'h0BFF;
// @24:731
  CFG3 \component_state_ns_0_0_o2_0_RNILLPC1[0]  (
	.A(component_state_3_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNILLPC1_0)
);
defparam \component_state_ns_0_0_o2_0_RNILLPC1[0] .INIT=8'h37;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_3_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_PWRITE),
	.B(un88_paddr),
	.C(component_state[3]),
	.D(dummy_0_sqmuxa),
	.Y(un1_dummy_0_sqmuxa_3)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_0_RNIG8F51[31]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_271),
	.C(N_273),
	.D(N_272),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_0_RNIG8F51[31] .INIT=16'h0001;
// @9:82
  CFG4 un7_count_NE_20_RNIC77R (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIC77R.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_281),
	.B(component_state[2]),
	.C(N_249_1),
	.D(N_202),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_3_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_3_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_4_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_3_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @24:731
  CFG4 busy_RNIO67M3 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNIO67M3.INIT=16'h0F2F;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_3_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_3_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_3_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_3_0),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_3_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_3_0),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI9BJ41[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI9BJ41[5] .INIT=16'h0F08;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_87),
	.D(N_229),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFF4;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(N_280),
	.B(component_state_ns_0_0_0_Z[0]),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:205
  CFG3 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_2_Z),
	.B(N_200),
	.C(N_151),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=8'h80;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_3_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:199
  CFG3 un14_delay_counter_RNISVCI (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam un14_delay_counter_RNISVCI.INIT=8'hEC;
// @24:731
  CFG4 polling_timeout_counter_0_sqmuxa_RNIGV8O1 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNIGV8O1.INIT=16'hFFEF;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_3_0),
	.Y(status_async_cycles_0_sqmuxa_2_3)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG3 next_state_1_sqmuxa_0_a2_RNI4MN5 (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI4MN5.INIT=8'hC8;
// @18:199
  CFG4 un14_delay_counter_RNIR546 (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(N_87),
	.C(un14_delay_counter_Z),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un14_delay_counter_RNIR546.INIT=16'hEC00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_3 */

module STAMP_10_3 (
  MSS_STAMP_PADDR,
  MSS_STAMP_4_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl_3,
  mosi_1_3,
  STAMP5_SCLK_c,
  STAMP5_MISO_c,
  un56_paddr_5,
  un56_paddr_2_0,
  un56_paddr_2_0_1,
  MSS_STAMP_PWRITE,
  MSS_STAMP_PENABLE,
  un14_paddr_i_0,
  MSS_STAMP_4_PSELx,
  MSS_STAMP_4_PREADY,
  STAMP5_CS_SGR2_c,
  STAMP5_CS_TEMP_c,
  STAMP5_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP5_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP5_DRDY_TEMP_c,
  STAMP5_DRDY_SGR2_c,
  STAMP5_DRDY_SGR1_c
)
;
input [11:2] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_4_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl_3 ;
output mosi_1_3 ;
output STAMP5_SCLK_c ;
input STAMP5_MISO_c ;
input un56_paddr_5 ;
input un56_paddr_2_0 ;
input un56_paddr_2_0_1 ;
input MSS_STAMP_PWRITE ;
input MSS_STAMP_PENABLE ;
input un14_paddr_i_0 ;
input MSS_STAMP_4_PSELx ;
output MSS_STAMP_4_PREADY ;
output STAMP5_CS_SGR2_c ;
output STAMP5_CS_TEMP_c ;
output STAMP5_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP5_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP5_DRDY_TEMP_c ;
input STAMP5_DRDY_SGR2_c ;
input STAMP5_DRDY_SGR1_c ;
wire mosi_cl_3 ;
wire mosi_1_3 ;
wire STAMP5_SCLK_c ;
wire STAMP5_MISO_c ;
wire un56_paddr_5 ;
wire un56_paddr_2_0 ;
wire un56_paddr_2_0_1 ;
wire MSS_STAMP_PWRITE ;
wire MSS_STAMP_PENABLE ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_4_PSELx ;
wire MSS_STAMP_4_PREADY ;
wire STAMP5_CS_SGR2_c ;
wire STAMP5_CS_TEMP_c ;
wire STAMP5_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP5_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP5_DRDY_TEMP_c ;
wire STAMP5_DRDY_SGR2_c ;
wire STAMP5_DRDY_SGR1_c ;
wire [5:5] component_state_3;
wire [17:17] PRDATA_or_1;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [2:0] un1_spi_rx_data_0;
wire [6:1] un1_spi_rx_data_1;
wire [31:31] config_8;
wire [14:3] un1_spi_rx_data_2;
wire [9:5] un1_spi_rx_data_3;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_3;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_0;
wire [26:0] delay_counter_cry_Y_0;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_0;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_0;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_0;
wire [7:7] polling_timeout_counter_s_FCO_0;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_0;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_5_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [0:0] component_state_ns_0_0_o2_0_RNILLPC1;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2_3 ;
wire N_217_i ;
wire STAMP5_DRDY_SGR1_c_i ;
wire STAMP5_DRDY_SGR2_c_i ;
wire STAMP5_DRDY_TEMP_c_i ;
wire PRDATA_m1_e_Z ;
wire N_2967_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_815 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3_3 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire N_1034 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_3 ;
wire spi_dms1_cs_ldmx_3 ;
wire N_151 ;
wire spi_temp_cs_ldmx_3 ;
wire spi_dms2_cs_ldmx_3 ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_3 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_3 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_3 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_3 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_835 ;
wire N_833 ;
wire N_832 ;
wire N_830 ;
wire status_async_cycles_14_cry_0_0_Y_0 ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S_3 ;
wire un5_async_prescaler_count_cry_6_S_3 ;
wire un5_async_prescaler_count_cry_4_S_3 ;
wire un5_async_prescaler_count_cry_3_S_3 ;
wire un5_async_prescaler_count_cry_2_S_3 ;
wire un5_async_prescaler_count_cry_1_S_3 ;
wire un5_async_prescaler_count_cry_14_S_3 ;
wire un5_async_prescaler_count_cry_12_S_3 ;
wire un5_async_prescaler_count_cry_11_S_3 ;
wire un5_async_prescaler_count_cry_10_S_3 ;
wire un5_async_prescaler_count_cry_9_S_3 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_0 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_0 ;
wire status_async_cycles_0_sqmuxa_1_0 ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_0 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_0 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_0 ;
wire status_async_cycles_14_s_6_FCO_0 ;
wire status_async_cycles_14_s_6_Y_0 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_0 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_0 ;
wire un48_paddr_cry_0_Y_0 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_0 ;
wire un48_paddr_cry_1_Y_0 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_0 ;
wire un48_paddr_cry_2_Y_0 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_0 ;
wire un48_paddr_cry_3_Y_0 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_0 ;
wire un48_paddr_cry_4_Y_0 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_0 ;
wire un48_paddr_cry_5_Y_0 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_0 ;
wire un48_paddr_cry_6_Y_0 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_0 ;
wire un48_paddr_cry_7_Y_0 ;
wire polling_timeout_counter_s_814_FCO ;
wire polling_timeout_counter_s_814_S ;
wire polling_timeout_counter_s_814_Y ;
wire un5_async_prescaler_count_s_1_833_FCO ;
wire un5_async_prescaler_count_s_1_833_S ;
wire un5_async_prescaler_count_s_1_833_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_3 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_3 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_3 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_3 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_3 ;
wire un5_async_prescaler_count_cry_5_Y_3 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_3 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_3 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_3 ;
wire un5_async_prescaler_count_cry_8_Y_3 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_3 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_3 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_3 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_3 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_3 ;
wire un5_async_prescaler_count_cry_13_Y_3 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_3 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_3 ;
wire un5_async_prescaler_count_cry_15_Y_3 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_3 ;
wire un5_async_prescaler_count_cry_16_Y_3 ;
wire un5_async_prescaler_count_s_18_FCO_3 ;
wire un5_async_prescaler_count_s_18_S_3 ;
wire un5_async_prescaler_count_s_18_Y_3 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_3 ;
wire un5_async_prescaler_count_cry_17_Y_3 ;
wire un1_async_prescaler_countlto18_1_Z ;
wire N_196 ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire un1_reset_n_inv_1 ;
wire un1_spi_rx_data_sn_N_5 ;
wire un89_paddr ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_3 ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_3 ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_3 ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_3),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP5_DRDY_SGR1_c),
	.Y(STAMP5_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP5_DRDY_SGR2_c),
	.Y(STAMP5_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP5_DRDY_TEMP_c),
	.Y(STAMP5_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 N_2967_i_0 (
	.A(PRDATA_m1_e_Z),
	.Y(N_2967_i)
);
defparam N_2967_i_0.INIT=2'h1;
  CFG1 \component_state_RNI8RLE[5]  (
	.A(component_state_3[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI8RLE[5] .INIT=2'h1;
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_4_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_4_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_4_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_4_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_4_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_4_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_4_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_4_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_4_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_4_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_4_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_4_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_4_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_4_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(PRDATA_or_1[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2967_i)
);
  CFG2 \PRDATA_or[17]  (
	.A(un1_reset_n_inv_i),
	.B(PRDATA_m1_e_Z),
	.Y(PRDATA_or_1[17])
);
defparam \PRDATA_or[17] .INIT=4'hE;
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_3[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP5_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_3),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP5_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_3),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP5_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_3),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP5_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_3),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_4_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_4_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_4_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_4_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_4_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_4_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_4_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_835),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_4_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_4_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_833),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_4_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_832),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_4_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_4_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_830),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_4_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_4_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_4_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_4_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_4_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_4_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_4_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_0),
	.Y(status_async_cycles_14_cry_0_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(un1_status_async_cycles_1_sqmuxa_3[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_0),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_0),
	.B(N_217_i),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(status_async_cycles_Z[6]),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h4A028;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_0),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_0[0]),
	.Y(delay_counter_cry_Y_0[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_0[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_0[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_0[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_0[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_0[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_0[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_0[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_0[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_0[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_0[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_0[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_0[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_0[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_0[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_0[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_0[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_0[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_0[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_0[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_0[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_0[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_0[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_0[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_0[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_0[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_0[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_0[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_0[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_0),
	.Y(un48_paddr_cry_0_Y_0),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_0),
	.Y(un48_paddr_cry_1_Y_0),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_0),
	.Y(un48_paddr_cry_2_Y_0),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_0),
	.Y(un48_paddr_cry_3_Y_0),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_0),
	.Y(un48_paddr_cry_4_Y_0),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_0),
	.Y(un48_paddr_cry_5_Y_0),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_0),
	.Y(un48_paddr_cry_6_Y_0),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_0),
	.Y(un48_paddr_cry_7_Y_0),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_814 (
	.FCO(polling_timeout_counter_s_814_FCO),
	.S(polling_timeout_counter_s_814_S),
	.Y(polling_timeout_counter_s_814_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_814.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_0[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_814_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_0[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_0[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_0[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_0[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_0[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_0[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_0[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_833 (
	.FCO(un5_async_prescaler_count_s_1_833_FCO),
	.S(un5_async_prescaler_count_s_1_833_S),
	.Y(un5_async_prescaler_count_s_1_833_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_833.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_3),
	.Y(un5_async_prescaler_count_cry_1_Y_3),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_833_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_3),
	.Y(un5_async_prescaler_count_cry_2_Y_3),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_3),
	.Y(un5_async_prescaler_count_cry_3_Y_3),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_3),
	.Y(un5_async_prescaler_count_cry_4_Y_3),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_3),
	.Y(un5_async_prescaler_count_cry_5_Y_3),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_3),
	.Y(un5_async_prescaler_count_cry_6_Y_3),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_3),
	.Y(un5_async_prescaler_count_cry_7_Y_3),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_3),
	.Y(un5_async_prescaler_count_cry_8_Y_3),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_3),
	.Y(un5_async_prescaler_count_cry_9_Y_3),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_3),
	.Y(un5_async_prescaler_count_cry_10_Y_3),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_3),
	.Y(un5_async_prescaler_count_cry_11_Y_3),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_3),
	.Y(un5_async_prescaler_count_cry_12_Y_3),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_3),
	.Y(un5_async_prescaler_count_cry_13_Y_3),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_3),
	.Y(un5_async_prescaler_count_cry_14_Y_3),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_3),
	.Y(un5_async_prescaler_count_cry_15_Y_3),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_3),
	.Y(un5_async_prescaler_count_cry_16_Y_3),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_3),
	.S(un5_async_prescaler_count_s_18_S_3),
	.Y(un5_async_prescaler_count_s_18_Y_3),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_3),
	.Y(un5_async_prescaler_count_cry_17_Y_3),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[16]),
	.B(async_prescaler_count_Z[18]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @18:199
  CFG2 \async_state_ns_0_o3_5_i_o2[0]  (
	.A(delay_counter_Z[7]),
	.B(delay_counter_Z[8]),
	.Y(N_196)
);
defparam \async_state_ns_0_o3_5_i_o2[0] .INIT=4'hE;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP5_DRDY_SGR2_c),
	.B(STAMP5_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_5[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_24_i_o2_5_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_3)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[17]),
	.B(async_prescaler_count_Z[15]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_0[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @18:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_3),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_3),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_3),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_3),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_3),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_3),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @18:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_3),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
  CFG3 PRDATA_m1_e (
	.A(un1_reset_n_inv_1),
	.B(un1_spi_rx_data_sn_N_5),
	.C(un89_paddr),
	.Y(PRDATA_m1_e_Z)
);
defparam PRDATA_m1_e.INIT=8'h40;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_3)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_3)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_3)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP5_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_3),
	.Y(spi_dms2_cs_ldmx_3)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP5_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_3),
	.Y(spi_temp_cs_ldmx_3)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP5_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_3),
	.Y(spi_dms1_cs_ldmx_3)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5_3 spi (
	.un1_status_async_cycles_1_sqmuxa_3_0(un1_status_async_cycles_1_sqmuxa_3[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.component_state_ns_0_0_o2_0_RNILLPC1_0(component_state_ns_0_0_o2_0_RNILLPC1[0]),
	.un1_spi_rx_data_0_0(un1_spi_rx_data_0[0]),
	.un1_spi_rx_data_0_2(un1_spi_rx_data_0[2]),
	.un1_spi_rx_data_1_5(un1_spi_rx_data_1[6]),
	.un1_spi_rx_data_1_0(un1_spi_rx_data_1[1]),
	.async_state_ns_0_o3_24_i_o2_5_0(async_state_ns_0_o3_24_i_o2_5_Z[0]),
	.async_state_ns_0_o3_24_i_o2_4_0(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_18(delay_counter_Z[18]),
	.un1_spi_rx_data_2_1(un1_spi_rx_data_2[4]),
	.un1_spi_rx_data_2_0(un1_spi_rx_data_2[3]),
	.un1_spi_rx_data_2_9(un1_spi_rx_data_2[12]),
	.un1_spi_rx_data_2_11(un1_spi_rx_data_2[14]),
	.un1_spi_rx_data_3_0(un1_spi_rx_data_3[5]),
	.un1_spi_rx_data_3_2(un1_spi_rx_data_3[7]),
	.un1_spi_rx_data_3_4(un1_spi_rx_data_3[9]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.async_state(async_state_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.component_state(component_state_Z[4:0]),
	.PADDR_m(PADDR_m[6:4]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:2]),
	.config_Z(config_Z[31:0]),
	.config_8_0(config_8[31]),
	.component_state_3_0(component_state_3[5]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_3(status_async_cycles_0_sqmuxa_2_3),
	.polling_timeout_countere(polling_timeout_countere),
	.N_1034(N_1034),
	.N_275(N_275),
	.N_12(N_12),
	.N_646_i(N_646_i),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.un1_async_prescaler_count(un1_async_prescaler_count),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_1196_tz_tz(N_1196_tz_tz),
	.N_104_tz_tz(N_104_tz_tz),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.delay_countere(delay_countere),
	.N_107(N_107),
	.N_131_i(N_131_i),
	.un1_dummy_0_sqmuxa_3(un1_dummy_0_sqmuxa_3),
	.un1_component_state_4_i(un1_component_state_4_i),
	.N_166(N_166),
	.config_149(config_149),
	.un1_PREADY_0_sqmuxa_2_0_3(un1_PREADY_0_sqmuxa_2_0_3),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1_0),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP5_DRDY_SGR2_c(STAMP5_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP5_DRDY_SGR1_c(STAMP5_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.MSS_STAMP_4_PSELx(MSS_STAMP_4_PSELx),
	.N_172(N_172),
	.N_196(N_196),
	.N_830(N_830),
	.N_833(N_833),
	.N_837(N_837),
	.N_832(N_832),
	.N_835(N_835),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.enable(enable),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.un1_new_avail_0_sqmuxa_4_3(un1_new_avail_0_sqmuxa_4_3),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_3(un1_new_avail_0_sqmuxa_3_3),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_3(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.N_79(N_79),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.N_151(N_151),
	.un14_paddr_i_0(un14_paddr_i_0),
	.apb_is_reset(apb_is_reset_Z),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.un1_spi_rx_data_sn_N_5(un1_spi_rx_data_sn_N_5),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.un25_paddr_1z(un25_paddr),
	.STAMP5_DRDY_TEMP_c(STAMP5_DRDY_TEMP_c),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.apb_is_atomic(apb_is_atomic_Z),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.N_812(N_812),
	.N_805(N_805),
	.N_807(N_807),
	.N_818(N_818),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.N_810(N_810),
	.N_811(N_811),
	.N_816(N_816),
	.N_806(N_806),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.N_817(N_817),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.N_819(N_819),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.N_814(N_814),
	.N_815(N_815),
	.status_temp_newVal(status_temp_newVal_Z),
	.N_808(N_808),
	.N_809(N_809),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.un89_paddr(un89_paddr),
	.un1_reset_n_inv_1(un1_reset_n_inv_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un56_paddr_2_0_1(un56_paddr_2_0_1),
	.un56_paddr_2_0(un56_paddr_2_0),
	.un56_paddr_5(un56_paddr_5),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.STAMP5_MISO_c(STAMP5_MISO_c),
	.STAMP5_SCLK_c(STAMP5_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_3(mosi_1_3),
	.mosi_cl_3(mosi_cl_3),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_3 */

module spi_master_5_4 (
  un1_status_async_cycles_1_sqmuxa_4_0,
  component_state_ns,
  async_state_ns,
  component_state_ns_0_0_o2_0_RNIOU4T_0,
  un1_spi_rx_data_1_13,
  un1_spi_rx_data_1_0,
  async_state_ns_0_o3_24_i_o2_5_0,
  async_state_ns_0_o3_24_i_o2_4_0,
  async_state_ns_0_o3_27_i_o2_3_0,
  async_state_ns_0_o3_27_i_o2_4_0,
  dummy,
  measurement_dms1,
  delay_counter_9,
  delay_counter_0,
  delay_counter_18,
  un1_spi_rx_data_3_0,
  un1_spi_rx_data_3_8,
  un1_spi_rx_data_2_0,
  un1_spi_rx_data_2_2,
  un1_spi_rx_data_2_4,
  un1_spi_rx_data_2_5,
  un1_spi_rx_data_4_0,
  MSS_STAMP_PWDATA_31,
  MSS_STAMP_PWDATA_5,
  MSS_STAMP_PWDATA_4,
  MSS_STAMP_PWDATA_3,
  MSS_STAMP_PWDATA_2,
  MSS_STAMP_PWDATA_1,
  MSS_STAMP_PWDATA_0,
  MSS_STAMP_PWDATA_15,
  MSS_STAMP_PWDATA_14,
  MSS_STAMP_PWDATA_13,
  MSS_STAMP_PWDATA_12,
  MSS_STAMP_PWDATA_11,
  MSS_STAMP_PWDATA_10,
  MSS_STAMP_PWDATA_9,
  MSS_STAMP_PWDATA_8,
  MSS_STAMP_PWDATA_7,
  MSS_STAMP_PWDATA_6,
  async_state,
  spi_tx_data,
  PADDR_m,
  MSS_STAMP_PADDR,
  component_state,
  config_8_0,
  component_state_4_0,
  spi_request_for,
  config_Z,
  measurement_temp,
  measurement_dms2,
  status_async_cycles,
  spi_rx_data,
  un1_reset_n_inv_4_i,
  un1_reset_n_inv_2_i_0,
  status_async_cycles_0_sqmuxa_2_4,
  polling_timeout_countere,
  N_1034,
  N_12,
  N_275,
  N_646_i,
  spi_temp_cs_0_sqmuxa_1z,
  spi_dms1_cs_1_sqmuxa_1_1z,
  spi_dms1_cs_0_sqmuxa_3_1z,
  polling_timeout_counter_0_sqmuxa_1z,
  polling_timeout_counter22lto7_4,
  polling_timeout_counter22lto7_5,
  N_1195_tz_tz,
  N_1196_tz_tz,
  N_104_tz_tz,
  new_avail_0_sqmuxa_1,
  status_async_cycles_0_sqmuxa_1_0_1z,
  un1_async_prescaler_countlto18_2,
  un1_async_prescaler_countlt18,
  measurement_dms1_0_sqmuxa_1,
  measurement_dms2_1_sqmuxa,
  measurement_temp_1_sqmuxa,
  spi_dms2_cs_0_sqmuxa_1z,
  delay_countere,
  N_107,
  un1_dummy_0_sqmuxa_4,
  un1_component_state_4_i,
  N_824,
  N_823,
  un56_paddr_2_0_1,
  PRDATA_544_a0_2,
  config_149,
  N_166,
  N_300,
  un1_PREADY_0_sqmuxa_2_0_4,
  N_81_i,
  apb_spi_finished_0_sqmuxa_1,
  N_129_i,
  drdy_flank_detected_temp_1_sqmuxa_2_i_1z,
  drdy_flank_detected_dms2_1_sqmuxa_2_i_1z,
  STAMP6_DRDY_SGR2_c,
  drdy_flank_detected_dms1_1_sqmuxa_1_i_1z,
  STAMP6_DRDY_SGR1_c,
  PREADY_0_sqmuxa_1,
  spi_dms1_cs_en_1,
  MSS_STAMP_5_PSELx,
  N_172,
  N_196,
  un56_paddr_5,
  N_827,
  N_825,
  N_831,
  N_836,
  N_837,
  N_197_i,
  N_96_i_1z,
  N_95_i_1z,
  N_94_i_1z,
  N_93_i_1z,
  N_92_i_1z,
  N_91_i_1z,
  N_266_i_1z,
  N_267_i_1z,
  N_268_i_1z,
  N_269_i_1z,
  N_707_i,
  spi_dms2_cs_1_sqmuxa_1_1z,
  N_708_i,
  spi_request_for_2_sqmuxa_1z,
  N_102_i_1z,
  N_1107_i_1z,
  N_1106_i_1z,
  N_1105_i_1z,
  N_1104_i_1z,
  N_1103_i_1z,
  status_temp_overwrittenVal_9_1z,
  enable,
  un1_new_avail_0_sqmuxa_4_4,
  drdy_flank_detected_dms2_1_sqmuxa_1,
  un1_new_avail_0_sqmuxa_3_4,
  drdy_flank_detected_temp_1_sqmuxa_1,
  un1_drdy_flank_detected_dms1_0_sqmuxa_1_4,
  drdy_flank_detected_dms1_0_sqmuxa_1,
  N_151,
  N_79,
  un14_paddr_i_0,
  status_dms1_overwrittenVal_9,
  status_dms2_overwrittenVal_9,
  apb_is_atomic_0_sqmuxa_1z,
  apb_is_reset,
  un28_paddr_i_0,
  apb_spi_finished,
  dummy_0_sqmuxa,
  MSS_STAMP_PWRITE,
  un25_paddr_1z,
  STAMP6_DRDY_TEMP_c,
  apb_spi_finished_0_sqmuxa,
  MSS_STAMP_PENABLE,
  apb_is_atomic,
  N_812,
  status_dms2_overwrittenVal,
  N_810,
  status_temp_overwrittenVal,
  N_807,
  N_818,
  N_809,
  status_dms1_overwrittenVal,
  N_808,
  status_dms1_newVal,
  status_temp_newVal,
  status_dms2_newVal,
  N_805,
  N_806,
  N_811,
  N_819,
  N_816,
  N_815,
  N_817,
  N_814,
  N_131_i,
  un88_paddr_0,
  un56_paddr_2_0,
  drdy_flank_detected_dms1,
  drdy_flank_detected_temp,
  drdy_flank_detected_dms2,
  STAMP6_MISO_c,
  STAMP6_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_4,
  mosi_cl_4,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  un1_reset_n_inv_1_RNI9RT43_1z,
  un1_reset_n_inv_i,
  N_2995_i
)
;
output un1_status_async_cycles_1_sqmuxa_4_0 ;
output [3:0] component_state_ns ;
output [1:0] async_state_ns ;
output component_state_ns_0_0_o2_0_RNIOU4T_0 ;
output un1_spi_rx_data_1_13 ;
output un1_spi_rx_data_1_0 ;
input async_state_ns_0_o3_24_i_o2_5_0 ;
input async_state_ns_0_o3_24_i_o2_4_0 ;
input async_state_ns_0_o3_27_i_o2_3_0 ;
input async_state_ns_0_o3_27_i_o2_4_0 ;
input [31:0] dummy ;
input [15:0] measurement_dms1 ;
input delay_counter_9 ;
input delay_counter_0 ;
input delay_counter_18 ;
output un1_spi_rx_data_3_0 ;
output un1_spi_rx_data_3_8 ;
output un1_spi_rx_data_2_0 ;
output un1_spi_rx_data_2_2 ;
output un1_spi_rx_data_2_4 ;
output un1_spi_rx_data_2_5 ;
output un1_spi_rx_data_4_0 ;
input MSS_STAMP_PWDATA_31 ;
input MSS_STAMP_PWDATA_5 ;
input MSS_STAMP_PWDATA_4 ;
input MSS_STAMP_PWDATA_3 ;
input MSS_STAMP_PWDATA_2 ;
input MSS_STAMP_PWDATA_1 ;
input MSS_STAMP_PWDATA_0 ;
input MSS_STAMP_PWDATA_15 ;
input MSS_STAMP_PWDATA_14 ;
input MSS_STAMP_PWDATA_13 ;
input MSS_STAMP_PWDATA_12 ;
input MSS_STAMP_PWDATA_11 ;
input MSS_STAMP_PWDATA_10 ;
input MSS_STAMP_PWDATA_9 ;
input MSS_STAMP_PWDATA_8 ;
input MSS_STAMP_PWDATA_7 ;
input MSS_STAMP_PWDATA_6 ;
input [1:0] async_state ;
input [15:0] spi_tx_data ;
output [6:4] PADDR_m ;
input [9:4] MSS_STAMP_PADDR ;
input [4:0] component_state ;
output config_8_0 ;
input component_state_4_0 ;
input [1:0] spi_request_for ;
input [31:0] config_Z ;
input [15:0] measurement_temp ;
input [15:0] measurement_dms2 ;
input [6:0] status_async_cycles ;
output [15:0] spi_rx_data ;
output un1_reset_n_inv_4_i ;
output un1_reset_n_inv_2_i_0 ;
output status_async_cycles_0_sqmuxa_2_4 ;
output polling_timeout_countere ;
output N_1034 ;
output N_12 ;
output N_275 ;
output N_646_i ;
output spi_temp_cs_0_sqmuxa_1z ;
output spi_dms1_cs_1_sqmuxa_1_1z ;
output spi_dms1_cs_0_sqmuxa_3_1z ;
output polling_timeout_counter_0_sqmuxa_1z ;
input polling_timeout_counter22lto7_4 ;
input polling_timeout_counter22lto7_5 ;
output N_1195_tz_tz ;
output N_1196_tz_tz ;
output N_104_tz_tz ;
output new_avail_0_sqmuxa_1 ;
output status_async_cycles_0_sqmuxa_1_0_1z ;
input un1_async_prescaler_countlto18_2 ;
input un1_async_prescaler_countlt18 ;
output measurement_dms1_0_sqmuxa_1 ;
output measurement_dms2_1_sqmuxa ;
output measurement_temp_1_sqmuxa ;
output spi_dms2_cs_0_sqmuxa_1z ;
output delay_countere ;
output N_107 ;
output un1_dummy_0_sqmuxa_4 ;
output un1_component_state_4_i ;
output N_824 ;
output N_823 ;
input un56_paddr_2_0_1 ;
input PRDATA_544_a0_2 ;
output config_149 ;
input N_166 ;
input N_300 ;
output un1_PREADY_0_sqmuxa_2_0_4 ;
output N_81_i ;
output apb_spi_finished_0_sqmuxa_1 ;
output N_129_i ;
output drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
output drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
input STAMP6_DRDY_SGR2_c ;
output drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
input STAMP6_DRDY_SGR1_c ;
output PREADY_0_sqmuxa_1 ;
output spi_dms1_cs_en_1 ;
input MSS_STAMP_5_PSELx ;
input N_172 ;
input N_196 ;
input un56_paddr_5 ;
output N_827 ;
output N_825 ;
output N_831 ;
output N_836 ;
output N_837 ;
output N_197_i ;
output N_96_i_1z ;
output N_95_i_1z ;
output N_94_i_1z ;
output N_93_i_1z ;
output N_92_i_1z ;
output N_91_i_1z ;
output N_266_i_1z ;
output N_267_i_1z ;
output N_268_i_1z ;
output N_269_i_1z ;
output N_707_i ;
output spi_dms2_cs_1_sqmuxa_1_1z ;
output N_708_i ;
output spi_request_for_2_sqmuxa_1z ;
output N_102_i_1z ;
output N_1107_i_1z ;
output N_1106_i_1z ;
output N_1105_i_1z ;
output N_1104_i_1z ;
output N_1103_i_1z ;
output status_temp_overwrittenVal_9_1z ;
input enable ;
output un1_new_avail_0_sqmuxa_4_4 ;
output drdy_flank_detected_dms2_1_sqmuxa_1 ;
output un1_new_avail_0_sqmuxa_3_4 ;
output drdy_flank_detected_temp_1_sqmuxa_1 ;
output un1_drdy_flank_detected_dms1_0_sqmuxa_1_4 ;
output drdy_flank_detected_dms1_0_sqmuxa_1 ;
output N_151 ;
output N_79 ;
input un14_paddr_i_0 ;
output status_dms1_overwrittenVal_9 ;
output status_dms2_overwrittenVal_9 ;
output apb_is_atomic_0_sqmuxa_1z ;
input apb_is_reset ;
input un28_paddr_i_0 ;
input apb_spi_finished ;
output dummy_0_sqmuxa ;
input MSS_STAMP_PWRITE ;
output un25_paddr_1z ;
input STAMP6_DRDY_TEMP_c ;
output apb_spi_finished_0_sqmuxa ;
input MSS_STAMP_PENABLE ;
input apb_is_atomic ;
output N_812 ;
input status_dms2_overwrittenVal ;
output N_810 ;
input status_temp_overwrittenVal ;
output N_807 ;
output N_818 ;
output N_809 ;
input status_dms1_overwrittenVal ;
output N_808 ;
input status_dms1_newVal ;
input status_temp_newVal ;
input status_dms2_newVal ;
output N_805 ;
output N_806 ;
output N_811 ;
output N_819 ;
output N_816 ;
output N_815 ;
output N_817 ;
output N_814 ;
output N_131_i ;
input un88_paddr_0 ;
input un56_paddr_2_0 ;
input drdy_flank_detected_dms1 ;
input drdy_flank_detected_temp ;
input drdy_flank_detected_dms2 ;
input STAMP6_MISO_c ;
output STAMP6_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_4 ;
output mosi_cl_4 ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
output un1_reset_n_inv_1_RNI9RT43_1z ;
output un1_reset_n_inv_i ;
output N_2995_i ;
wire un1_status_async_cycles_1_sqmuxa_4_0 ;
wire component_state_ns_0_0_o2_0_RNIOU4T_0 ;
wire un1_spi_rx_data_1_13 ;
wire un1_spi_rx_data_1_0 ;
wire async_state_ns_0_o3_24_i_o2_5_0 ;
wire async_state_ns_0_o3_24_i_o2_4_0 ;
wire async_state_ns_0_o3_27_i_o2_3_0 ;
wire async_state_ns_0_o3_27_i_o2_4_0 ;
wire delay_counter_9 ;
wire delay_counter_0 ;
wire delay_counter_18 ;
wire un1_spi_rx_data_3_0 ;
wire un1_spi_rx_data_3_8 ;
wire un1_spi_rx_data_2_0 ;
wire un1_spi_rx_data_2_2 ;
wire un1_spi_rx_data_2_4 ;
wire un1_spi_rx_data_2_5 ;
wire un1_spi_rx_data_4_0 ;
wire MSS_STAMP_PWDATA_31 ;
wire MSS_STAMP_PWDATA_5 ;
wire MSS_STAMP_PWDATA_4 ;
wire MSS_STAMP_PWDATA_3 ;
wire MSS_STAMP_PWDATA_2 ;
wire MSS_STAMP_PWDATA_1 ;
wire MSS_STAMP_PWDATA_0 ;
wire MSS_STAMP_PWDATA_15 ;
wire MSS_STAMP_PWDATA_14 ;
wire MSS_STAMP_PWDATA_13 ;
wire MSS_STAMP_PWDATA_12 ;
wire MSS_STAMP_PWDATA_11 ;
wire MSS_STAMP_PWDATA_10 ;
wire MSS_STAMP_PWDATA_9 ;
wire MSS_STAMP_PWDATA_8 ;
wire MSS_STAMP_PWDATA_7 ;
wire MSS_STAMP_PWDATA_6 ;
wire config_8_0 ;
wire component_state_4_0 ;
wire un1_reset_n_inv_4_i ;
wire un1_reset_n_inv_2_i_0 ;
wire status_async_cycles_0_sqmuxa_2_4 ;
wire polling_timeout_countere ;
wire N_1034 ;
wire N_12 ;
wire N_275 ;
wire N_646_i ;
wire spi_temp_cs_0_sqmuxa_1z ;
wire spi_dms1_cs_1_sqmuxa_1_1z ;
wire spi_dms1_cs_0_sqmuxa_3_1z ;
wire polling_timeout_counter_0_sqmuxa_1z ;
wire polling_timeout_counter22lto7_4 ;
wire polling_timeout_counter22lto7_5 ;
wire N_1195_tz_tz ;
wire N_1196_tz_tz ;
wire N_104_tz_tz ;
wire new_avail_0_sqmuxa_1 ;
wire status_async_cycles_0_sqmuxa_1_0_1z ;
wire un1_async_prescaler_countlto18_2 ;
wire un1_async_prescaler_countlt18 ;
wire measurement_dms1_0_sqmuxa_1 ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_temp_1_sqmuxa ;
wire spi_dms2_cs_0_sqmuxa_1z ;
wire delay_countere ;
wire N_107 ;
wire un1_dummy_0_sqmuxa_4 ;
wire un1_component_state_4_i ;
wire N_824 ;
wire N_823 ;
wire un56_paddr_2_0_1 ;
wire PRDATA_544_a0_2 ;
wire config_149 ;
wire N_166 ;
wire N_300 ;
wire un1_PREADY_0_sqmuxa_2_0_4 ;
wire N_81_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire N_129_i ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_1z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_1z ;
wire STAMP6_DRDY_SGR2_c ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_1z ;
wire STAMP6_DRDY_SGR1_c ;
wire PREADY_0_sqmuxa_1 ;
wire spi_dms1_cs_en_1 ;
wire MSS_STAMP_5_PSELx ;
wire N_172 ;
wire N_196 ;
wire un56_paddr_5 ;
wire N_827 ;
wire N_825 ;
wire N_831 ;
wire N_836 ;
wire N_837 ;
wire N_197_i ;
wire N_96_i_1z ;
wire N_95_i_1z ;
wire N_94_i_1z ;
wire N_93_i_1z ;
wire N_92_i_1z ;
wire N_91_i_1z ;
wire N_266_i_1z ;
wire N_267_i_1z ;
wire N_268_i_1z ;
wire N_269_i_1z ;
wire N_707_i ;
wire spi_dms2_cs_1_sqmuxa_1_1z ;
wire N_708_i ;
wire spi_request_for_2_sqmuxa_1z ;
wire N_102_i_1z ;
wire N_1107_i_1z ;
wire N_1106_i_1z ;
wire N_1105_i_1z ;
wire N_1104_i_1z ;
wire N_1103_i_1z ;
wire status_temp_overwrittenVal_9_1z ;
wire enable ;
wire un1_new_avail_0_sqmuxa_4_4 ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_3_4 ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_4 ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire N_151 ;
wire N_79 ;
wire un14_paddr_i_0 ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_overwrittenVal_9 ;
wire apb_is_atomic_0_sqmuxa_1z ;
wire apb_is_reset ;
wire un28_paddr_i_0 ;
wire apb_spi_finished ;
wire dummy_0_sqmuxa ;
wire MSS_STAMP_PWRITE ;
wire un25_paddr_1z ;
wire STAMP6_DRDY_TEMP_c ;
wire apb_spi_finished_0_sqmuxa ;
wire MSS_STAMP_PENABLE ;
wire apb_is_atomic ;
wire N_812 ;
wire status_dms2_overwrittenVal ;
wire N_810 ;
wire status_temp_overwrittenVal ;
wire N_807 ;
wire N_818 ;
wire N_809 ;
wire status_dms1_overwrittenVal ;
wire N_808 ;
wire status_dms1_newVal ;
wire status_temp_newVal ;
wire status_dms2_newVal ;
wire N_805 ;
wire N_806 ;
wire N_811 ;
wire N_819 ;
wire N_816 ;
wire N_815 ;
wire N_817 ;
wire N_814 ;
wire N_131_i ;
wire un88_paddr_0 ;
wire un56_paddr_2_0 ;
wire drdy_flank_detected_dms1 ;
wire drdy_flank_detected_temp ;
wire drdy_flank_detected_dms2 ;
wire STAMP6_MISO_c ;
wire STAMP6_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_4 ;
wire mosi_cl_4 ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire un1_reset_n_inv_1_RNI9RT43_1z ;
wire un1_reset_n_inv_i ;
wire N_2995_i ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y;
wire [31:31] count_s_FCO;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y;
wire [5:5] clk_toggles_s_FCO;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [30:25] un1_spi_rx_data_2_1_Z;
wire [5:5] un1_spi_rx_data_2_1_1;
wire [22:8] un1_spi_rx_data_2_1_0;
wire [24:24] un1_spi_rx_data_i_m2_1_1;
wire [17:10] un1_spi_rx_data_2_1_2;
wire [20:3] un1_spi_rx_data_2_1_3;
wire [29:4] un1_spi_rx_data_2_1_4;
wire [1:1] component_state_ns_0_a3_0_0_Z;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] async_state_ns_0_o3_3_Z;
wire [0:0] async_state_ns_0_o3_5_Z;
wire [0:0] component_state_ns_0_0_o2_0_2_Z;
wire [0:0] async_state_ns_0_o3_6_Z;
wire [0:0] component_state_ns_0_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire un1_reset_n_inv_1_RNINEP42_Z ;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_37 ;
wire spi_busy ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire N_36_i ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1307 ;
wire N_1308 ;
wire N_1309 ;
wire N_1310 ;
wire N_1311 ;
wire N_1312 ;
wire N_1313 ;
wire N_1314 ;
wire N_1315 ;
wire N_1316 ;
wire N_1317 ;
wire N_1318 ;
wire N_1319 ;
wire N_1320 ;
wire N_1321 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_812_FCO ;
wire count_s_812_S ;
wire count_s_812_Y ;
wire clk_toggles_s_813_FCO ;
wire clk_toggles_s_813_S ;
wire clk_toggles_s_813_Y ;
wire next_state_0_sqmuxa_Z ;
wire un7_count_NE_i ;
wire N_185_rep2 ;
wire N_185_rep1 ;
wire N_185_fast ;
wire un1_reset_n_inv_1_Z ;
wire un80_paddr ;
wire un1_reset_n_inv_i_1 ;
wire un88_paddr_1_Z ;
wire un89_paddr_1_Z ;
wire un64_paddr_1_Z ;
wire N_131_i_1_Z ;
wire N_271 ;
wire un1_spi_rx_data_sn_N_5 ;
wire N_791 ;
wire N_789 ;
wire N_790 ;
wire N_185 ;
wire N_794 ;
wire N_797 ;
wire N_201 ;
wire N_796 ;
wire N_798 ;
wire N_792 ;
wire N_803 ;
wire N_795 ;
wire N_802 ;
wire N_804 ;
wire N_801 ;
wire N_799 ;
wire N_793 ;
wire N_800 ;
wire un7_count_NE_13_Z ;
wire un10_count_0_a2_0_Z ;
wire delay_counterlde_0_a2_0 ;
wire un10_count_0_a2_1_Z ;
wire N_649 ;
wire N_215_1 ;
wire PREADY_0_sqmuxa_Z ;
wire spi_dms1_cs_0_sqmuxa_Z ;
wire N_281 ;
wire N_153 ;
wire un10_delay_counter_Z ;
wire N_192 ;
wire un1_component_state_6_i_a2_1 ;
wire un80_paddr_0_a2_0_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_1_Z ;
wire status_async_cycles_0_sqmuxa_1_Z ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire new_avail_0_sqmuxa_Z ;
wire N_87 ;
wire un15_delay_counter_Z ;
wire mosi_1_1_2 ;
wire un10_count_i ;
wire count_0_sqmuxa ;
wire PRDATA_544_a0_3 ;
wire un7_count_NE_27_Z ;
wire N_280 ;
wire un25_async_state ;
wire status_async_cycles_1_sqmuxa_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire sclk_buffer_0_sqmuxa ;
wire N_625 ;
wire N_202 ;
wire spi_dms2_cs_1_sqmuxa_Z ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_149 ;
wire N_627_1 ;
wire N_699 ;
wire N_299 ;
wire N_628 ;
wire N_626 ;
wire N_200 ;
wire N_688 ;
wire spi_enable_0_sqmuxa_2_Z ;
wire N_3034 ;
wire N_68 ;
  CFG1 un1_reset_n_inv_1_RNINEP42_0 (
	.A(un1_reset_n_inv_1_RNINEP42_Z),
	.Y(N_2995_i)
);
defparam un1_reset_n_inv_1_RNINEP42_0.INIT=2'h1;
  CFG2 un1_reset_n_inv_1_RNI9RT43 (
	.A(un1_reset_n_inv_i),
	.B(un1_reset_n_inv_1_RNINEP42_Z),
	.Y(un1_reset_n_inv_1_RNI9RT43_1z)
);
defparam un1_reset_n_inv_1_RNI9RT43.INIT=4'hE;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_4),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_4),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP6_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_36_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1307),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1308),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1309),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1310),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1311),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1312),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1313),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1314),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1315),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1316),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1317),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1318),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1319),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1320),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1321),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_812 (
	.FCO(count_s_812_FCO),
	.S(count_s_812_S),
	.Y(count_s_812_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_812.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_812_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_813 (
	.FCO(clk_toggles_s_813_FCO),
	.S(clk_toggles_s_813_S),
	.Y(clk_toggles_s_813_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_813.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_813_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @18:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_temp),
	.C(drdy_flank_detected_dms1),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @9:74
  CFG2 \clk_toggles_lm_0[0]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_Z[0]),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=4'h1;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:199
  CFG4 un1_reset_n_inv_1_RNIIC401 (
	.A(un56_paddr_2_0),
	.B(un1_reset_n_inv_1_Z),
	.C(un80_paddr),
	.D(un1_reset_n_inv_i_1),
	.Y(un1_reset_n_inv_i)
);
defparam un1_reset_n_inv_1_RNIIC401.INIT=16'h3032;
// @18:199
  CFG2 un89_paddr_1_RNI1LS8 (
	.A(un88_paddr_1_Z),
	.B(un89_paddr_1_Z),
	.Y(un1_reset_n_inv_i_1)
);
defparam un89_paddr_1_RNI1LS8.INIT=4'h1;
// @18:397
  CFG4 un89_paddr_1 (
	.A(un88_paddr_0),
	.B(MSS_STAMP_PADDR[7]),
	.C(un64_paddr_1_Z),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un89_paddr_1_Z)
);
defparam un89_paddr_1.INIT=16'h00F8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_RNIM4EC2[31]  (
	.A(N_131_i_1_Z),
	.B(N_271),
	.C(config_Z[31]),
	.D(MSS_STAMP_PADDR[8]),
	.Y(N_131_i)
);
defparam \un1_spi_rx_data_i_a2_RNIM4EC2[31] .INIT=16'h2220;
// @18:199
  CFG4 N_131_i_1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(measurement_temp[15]),
	.C(un1_spi_rx_data_sn_N_5),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_131_i_1_Z)
);
defparam N_131_i_1.INIT=16'h0F0D;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_Z[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_Z[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_Z[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_Z[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_Z[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_Z[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_1[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_0[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_1[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_1[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_2[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_3[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_3[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_3[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_4[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_4[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_4[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_4[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_4[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_3[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_3[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_2[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_4[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_4[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[30]),
	.B(count_Z[31]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @24:759
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_4_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_PADDR[6]),
	.B(STAMP6_DRDY_TEMP_c),
	.Y(un25_paddr_1z)
);
defparam un25_paddr.INIT=4'h2;
// @18:205
  CFG2 \PADDR_m_cZ[4]  (
	.A(MSS_STAMP_PADDR[4]),
	.B(component_state[3]),
	.Y(PADDR_m[4])
);
defparam \PADDR_m_cZ[4] .INIT=4'h8;
// @18:205
  CFG2 \PADDR_m_cZ[6]  (
	.A(MSS_STAMP_PADDR[6]),
	.B(component_state[3]),
	.Y(PADDR_m[6])
);
defparam \PADDR_m_cZ[6] .INIT=4'h8;
// @18:199
  CFG2 un1_component_state_4_i_0_a2_0_1 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.Y(N_215_1)
);
defparam un1_component_state_4_i_0_a2_0_1.INIT=4'h8;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:420
  CFG2 spi_dms1_cs_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(apb_is_atomic),
	.Y(spi_dms1_cs_0_sqmuxa_Z)
);
defparam spi_dms1_cs_0_sqmuxa.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_0_a2_3[0]  (
	.A(component_state_4_0),
	.B(component_state[0]),
	.Y(N_281)
);
defparam \component_state_ns_0_0_a2_3[0] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
// @18:205
  CFG2 \PADDR_m_cZ[5]  (
	.A(MSS_STAMP_PADDR[5]),
	.B(component_state[3]),
	.Y(PADDR_m[5])
);
defparam \PADDR_m_cZ[5] .INIT=4'h8;
// @18:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1),
	.B(drdy_flank_detected_dms2),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_4_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @24:759
  CFG3 busy_RNIF87V (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[1]),
	.Y(N_192)
);
defparam busy_RNIF87V.INIT=8'hD8;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1307)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1308)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1309)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1310)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1311)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1312)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1313)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1314)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1315)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1316)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1317)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1318)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1319)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1320)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1321)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @18:205
  CFG2 un1_component_state_6_i_a2_1_0 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[0]),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=4'h2;
// @18:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished),
	.B(component_state[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @18:387
  CFG4 un80_paddr_0_a2_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_paddr_0_a2_0_Z)
);
defparam un80_paddr_0_a2_0.INIT=16'h0100;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_1.INIT=8'h10;
// @18:271
  CFG3 status_async_cycles_0_sqmuxa_1_0 (
	.A(async_state[0]),
	.B(async_state[1]),
	.C(spi_request_for[1]),
	.Y(status_async_cycles_0_sqmuxa_1_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0.INIT=8'h01;
// @18:199
  CFG4 \async_state_ns_0_o3_3[0]  (
	.A(spi_busy),
	.B(component_state[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_3_Z[0])
);
defparam \async_state_ns_0_o3_3[0] .INIT=16'hFFFB;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[27]),
	.B(count_Z[26]),
	.C(count_Z[25]),
	.D(count_Z[24]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[4]),
	.C(status_async_cycles[3]),
	.D(status_async_cycles[2]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles[6]),
	.B(status_async_cycles[3]),
	.C(status_async_cycles[2]),
	.D(status_async_cycles[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @18:415
  CFG3 new_avail_0_sqmuxa (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_reset),
	.Y(new_avail_0_sqmuxa_Z)
);
defparam new_avail_0_sqmuxa.INIT=8'h20;
// @18:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_1z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @18:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_PWRITE),
	.B(component_state[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @24:759
  CFG4 polling_timeout_counterlde_0_o2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam polling_timeout_counterlde_0_o2.INIT=16'h7FFF;
// @18:338
  CFG3 next_state_1_sqmuxa_0_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_87)
);
defparam next_state_1_sqmuxa_0_a2.INIT=8'h40;
// @18:205
  CFG3 un1_component_state_6_i_o2_1 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.Y(N_151)
);
defparam un1_component_state_6_i_o2_1.INIT=8'h73;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_4)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_4)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:238
  CFG2 un15_delay_counter (
	.A(un10_delay_counter_Z),
	.B(drdy_flank_detected_temp),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=4'h4;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_4_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_4_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_4_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_4_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_4_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_4_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIJT1P (
	.A(spi_request_for_2_sqmuxa_1z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIJT1P.INIT=4'hE;
// @18:199
  CFG2 spi_dms2_cs_1_sqmuxa_1_RNIUMAS (
	.A(spi_dms2_cs_1_sqmuxa_1_1z),
	.B(component_state[3]),
	.Y(N_707_i)
);
defparam spi_dms2_cs_1_sqmuxa_1_RNIUMAS.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_4_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_4_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_4_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_4_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_4_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_4_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_4_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_4_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_4_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_4_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNIBV5I (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNIBV5I.INIT=4'h8;
// @18:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_3_0)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_2_0)
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_4_0)
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_2_2)
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data_2_4)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_2_5)
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_3_8)
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(un1_spi_rx_data_1_13)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(N_836)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(N_831)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(N_825)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @18:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(N_827)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
  CFG3 un1_reset_n_inv_1_RNI8RA11 (
	.A(MSS_STAMP_PADDR[8]),
	.B(MSS_STAMP_PADDR[6]),
	.C(un1_reset_n_inv_1_Z),
	.Y(PRDATA_544_a0_3)
);
defparam un1_reset_n_inv_1_RNI8RA11.INIT=8'h01;
// @18:397
  CFG4 un88_paddr_1 (
	.A(un88_paddr_0),
	.B(MSS_STAMP_PADDR[9]),
	.C(MSS_STAMP_PADDR[7]),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un88_paddr_1_Z)
);
defparam un88_paddr_1.INIT=16'h8000;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(delay_counter_18),
	.B(spi_request_for[1]),
	.C(N_196),
	.D(async_state_ns_0_o3_3_Z[0]),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[28]),
	.B(count_Z[29]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=16'h8000;
// @9:74
  CFG3 mosi_1_1_0_0_a2 (
	.A(mosi_1_1_2),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=8'h20;
// @18:199
  CFG3 \component_state_ns_0_0_a2_2[0]  (
	.A(MSS_STAMP_5_PSELx),
	.B(N_281),
	.C(next_state_0_sqmuxa_Z),
	.Y(N_280)
);
defparam \component_state_ns_0_0_a2_2[0] .INIT=8'h04;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6  (
	.A(status_async_cycles[5]),
	.B(status_async_cycles[0]),
	.C(un25_async_statelto6_3),
	.D(status_async_cycles[1]),
	.Y(un25_async_state)
);
defparam \op_gt.un25_async_statelto6 .INIT=16'hFEFA;
  CFG4 spi_dms1_cs_0_sqmuxa_RNIO8PH1 (
	.A(component_state[1]),
	.B(component_state[4]),
	.C(component_state[2]),
	.D(spi_dms1_cs_0_sqmuxa_Z),
	.Y(spi_dms1_cs_en_1)
);
defparam spi_dms1_cs_0_sqmuxa_RNIO8PH1.INIT=16'h1101;
// @9:74
  CFG2 \clk_toggles_lm_0[5]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s_Z[5]),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[4]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[4]),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[3]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[3]),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[2]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[2]),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=4'h4;
// @9:74
  CFG2 \clk_toggles_lm_0[1]  (
	.A(ss_n_buffer_1_sqmuxa),
	.B(clk_toggles_s[1]),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=4'h4;
// @9:74
  CFG3 \state_RNISIUP[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNISIUP[0] .INIT=8'hC8;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_a2 (
	.A(component_state[3]),
	.B(apb_spi_finished),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_a2.INIT=16'h8A0A;
// @18:119
  CFG4 \state_RNICA0T[0]  (
	.A(LED_FPGA_LOADED),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(N_37)
);
defparam \state_RNICA0T[0] .INIT=16'h88A0;
// @9:82
  CFG4 busy_7_0_0 (
	.A(state_Z[0]),
	.B(enable),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'h4EEE;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1[15]),
	.B(dummy[31]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @18:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP6_DRDY_SGR1_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_1z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP6_DRDY_SGR2_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP6_DRDY_TEMP_c),
	.B(dummy_0_sqmuxa),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_1z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @18:199
  CFG2 \un1_spi_rx_data_i_m2_2_RNIVPAM[24]  (
	.A(N_201),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_129_i)
);
defparam \un1_spi_rx_data_i_m2_2_RNIVPAM[24] .INIT=4'h2;
// @18:199
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI9GVG (
	.A(apb_spi_finished_0_sqmuxa_1),
	.B(N_649),
	.Y(N_81_i)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2_RNI9GVG.INIT=4'h2;
// @9:74
  CFG3 un10_count_0_a2_RNICD4U (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_14_i)
);
defparam un10_count_0_a2_RNICD4U.INIT=8'h80;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @18:446
  CFG4 status_async_cycles_1_sqmuxa_0 (
	.A(status_async_cycles[4]),
	.B(status_async_cycles[5]),
	.C(un30_async_statelto6_3),
	.D(async_state[0]),
	.Y(status_async_cycles_1_sqmuxa_0_Z)
);
defparam status_async_cycles_1_sqmuxa_0.INIT=16'hF700;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(async_state_ns_0_o3_27_i_o2_4_0),
	.B(async_state_ns_0_o3_27_i_o2_3_0),
	.C(async_state_ns_0_o3_24_i_o2_4_0),
	.D(async_state_ns_0_o3_24_i_o2_5_0),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(component_state[4]),
	.B(component_state_4_0),
	.C(PREADY_0_sqmuxa_Z),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_4)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFE;
// @18:387
  CFG2 un80_paddr_0_a2 (
	.A(un80_paddr_0_a2_0_Z),
	.B(N_300),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=4'h8;
// @18:199
  CFG3 \component_state_ns_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state[2]),
	.C(MSS_STAMP_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=8'hEA;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(clk_toggles_Z[0]),
	.C(un10_count_0_a2_0_Z),
	.D(un10_count_0_a2_1_Z),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h7555;
// @9:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @9:74
  CFG4 sclk_buffer_RNO (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP6_SCLK_c),
	.Y(N_36_i)
);
defparam sclk_buffer_RNO.INIT=16'h27CC;
// @18:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(N_172),
	.B(N_166),
	.C(async_state_ns_0_o3_6_Z[0]),
	.D(async_state_ns_0_o3_5_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0[0]  (
	.A(N_196),
	.B(N_166),
	.C(component_state_ns_0_0_o2_0_2_Z[0]),
	.D(async_state_ns_0_o3_6_Z[0]),
	.Y(N_202)
);
defparam \component_state_ns_0_0_o2_0[0] .INIT=16'hFFFE;
// @18:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_4_0),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
  CFG4 un1_reset_n_inv_1_RNINEP42 (
	.A(PRDATA_544_a0_2),
	.B(MSS_STAMP_PADDR[9]),
	.C(un56_paddr_2_0_1),
	.D(PRDATA_544_a0_3),
	.Y(un1_reset_n_inv_1_RNINEP42_Z)
);
defparam un1_reset_n_inv_1_RNINEP42.INIT=16'h2000;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(mosi_1_1_2),
	.B(ss_n_buffer_1_sqmuxa),
	.C(mosi_cl_4),
	.D(LED_FPGA_LOADED),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h3200;
// @9:74
  CFG4 assert_data_RNI44LL1 (
	.A(state_Z[0]),
	.B(N_37),
	.C(assert_data_Z),
	.D(clk_toggles_Z[5]),
	.Y(un1_reset_n_inv_2_i)
);
defparam assert_data_RNI44LL1.INIT=16'h44C4;
// @18:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(N_823)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @18:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(N_824)
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(state_Z[0]),
	.B(N_29),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:218
  CFG4 spi_dms2_cs_1_sqmuxa (
	.A(drdy_flank_detected_dms2),
	.B(drdy_flank_detected_dms1),
	.C(config_Z[30]),
	.D(N_202),
	.Y(spi_dms2_cs_1_sqmuxa_Z)
);
defparam spi_dms2_cs_1_sqmuxa.INIT=16'h0020;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:759
  CFG4 busy_RNIUJ921 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIUJ921.INIT=16'h0BFF;
// @24:759
  CFG3 \component_state_ns_0_0_o2_0_RNIOU4T[0]  (
	.A(component_state_4_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNIOU4T_0)
);
defparam \component_state_ns_0_0_o2_0_RNIOU4T[0] .INIT=8'h37;
// @18:199
  CFG4 un80_paddr_0_a2_RNI37UO1 (
	.A(N_215_1),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_4_0),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_RNI37UO1.INIT=16'h8F88;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(un88_paddr_1_Z),
	.C(dummy_0_sqmuxa),
	.D(N_215_1),
	.Y(un1_dummy_0_sqmuxa_4)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hF8F0;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:205
  CFG2 un1_new_avail_1_sqmuxa_3_i_a2 (
	.A(N_202),
	.B(component_state_4_0),
	.Y(N_299)
);
defparam un1_new_avail_1_sqmuxa_3_i_a2.INIT=4'h4;
// @9:82
  CFG4 un7_count_NE_20_RNIGN13 (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIGN13.INIT=16'h0001;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(N_202),
	.B(spi_dms1_cs_0_sqmuxa_Z),
	.C(component_state[2]),
	.D(N_281),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hEAC0;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_4_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_4_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_5_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @24:759
  CFG4 busy_RNI21L83 (
	.A(delay_counterlde_0_a2_0),
	.B(component_state[3]),
	.C(N_149),
	.D(N_192),
	.Y(delay_countere)
);
defparam busy_RNI21L83.INIT=16'h0F2F;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:216
  CFG2 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_4_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=4'h8;
// @18:216
  CFG2 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_Z),
	.B(component_state_4_0),
	.Y(spi_dms2_cs_0_sqmuxa_1z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:446
  CFG4 status_async_cycles_0_sqmuxa_1 (
	.A(un25_async_state),
	.B(async_state[1]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(status_async_cycles_0_sqmuxa_1_0_1z)
);
defparam status_async_cycles_0_sqmuxa_1.INIT=16'h0008;
// @18:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(config_Z[30]),
	.D(N_299),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(polling_timeout_counter22lto7_4),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h000E;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(un10_delay_counter_Z),
	.B(N_299),
	.C(drdy_flank_detected_temp),
	.D(config_Z[30]),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'hC800;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_4_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_1z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_4_0),
	.Y(spi_temp_cs_0_sqmuxa_1z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNIDU5E1[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNIDU5E1[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(un1_component_state_6_i_a2_1),
	.B(N_153),
	.C(N_151),
	.D(N_200),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h8000;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(N_280),
	.B(component_state_ns_0_0_0_Z[0]),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_153),
	.C(N_87),
	.D(N_299),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFBF3;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(un1_async_prescaler_countlt18),
	.B(status_async_cycles_0_sqmuxa_1_0_1z),
	.C(status_async_cycles_1_sqmuxa_0_Z),
	.D(un1_async_prescaler_countlto18_2),
	.Y(un1_status_async_cycles_1_sqmuxa_4_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'hCCDC;
// @18:199
  CFG2 spi_enable_0_sqmuxa_2_RNIQPVO (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state[3]),
	.Y(N_1034)
);
defparam spi_enable_0_sqmuxa_2_RNIQPVO.INIT=4'hE;
// @24:759
  CFG4 polling_timeout_counter_0_sqmuxa_RNINOC82 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
);
defparam polling_timeout_counter_0_sqmuxa_RNINOC82.INIT=16'hFFEF;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_4_0),
	.Y(status_async_cycles_0_sqmuxa_2_4)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_RNI6V1J (
	.A(N_299),
	.B(N_87),
	.C(config_Z[30]),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI6V1J.INIT=16'hEC00;
// @18:199
  CFG3 spi_enable_0_sqmuxa_2_RNIP92H (
	.A(N_87),
	.B(LED_FPGA_LOADED),
	.C(spi_enable_0_sqmuxa_2_Z),
	.Y(un1_reset_n_inv_4_i)
);
defparam spi_enable_0_sqmuxa_2_RNIP92H.INIT=8'hC8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_4 */

module STAMP_10_4 (
  MSS_STAMP_PADDR,
  MSS_STAMP_5_PRDATA,
  MSS_STAMP_PWDATA,
  mosi_cl_4,
  mosi_1_4,
  STAMP6_SCLK_c,
  STAMP6_MISO_c,
  un56_paddr_2_0,
  un88_paddr_0,
  MSS_STAMP_PENABLE,
  MSS_STAMP_PWRITE,
  un14_paddr_i_0,
  MSS_STAMP_5_PSELx,
  N_300,
  un56_paddr_2_0_1,
  un56_paddr_5,
  MSS_STAMP_5_PREADY,
  STAMP6_CS_SGR2_c,
  STAMP6_CS_TEMP_c,
  STAMP6_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP6_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP6_DRDY_TEMP_c,
  STAMP6_DRDY_SGR2_c,
  STAMP6_DRDY_SGR1_c
)
;
input [11:4] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_5_PRDATA ;
input [31:0] MSS_STAMP_PWDATA ;
output mosi_cl_4 ;
output mosi_1_4 ;
output STAMP6_SCLK_c ;
input STAMP6_MISO_c ;
input un56_paddr_2_0 ;
input un88_paddr_0 ;
input MSS_STAMP_PENABLE ;
input MSS_STAMP_PWRITE ;
input un14_paddr_i_0 ;
input MSS_STAMP_5_PSELx ;
input N_300 ;
input un56_paddr_2_0_1 ;
input un56_paddr_5 ;
output MSS_STAMP_5_PREADY ;
output STAMP6_CS_SGR2_c ;
output STAMP6_CS_TEMP_c ;
output STAMP6_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP6_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP6_DRDY_TEMP_c ;
input STAMP6_DRDY_SGR2_c ;
input STAMP6_DRDY_SGR1_c ;
wire mosi_cl_4 ;
wire mosi_1_4 ;
wire STAMP6_SCLK_c ;
wire STAMP6_MISO_c ;
wire un56_paddr_2_0 ;
wire un88_paddr_0 ;
wire MSS_STAMP_PENABLE ;
wire MSS_STAMP_PWRITE ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_5_PSELx ;
wire N_300 ;
wire un56_paddr_2_0_1 ;
wire un56_paddr_5 ;
wire MSS_STAMP_5_PREADY ;
wire STAMP6_CS_SGR2_c ;
wire STAMP6_CS_TEMP_c ;
wire STAMP6_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP6_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP6_DRDY_TEMP_c ;
wire STAMP6_DRDY_SGR2_c ;
wire STAMP6_DRDY_SGR1_c ;
wire [5:5] component_state_4;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [31:0] config_Z;
wire [13:0] un1_spi_rx_data_1;
wire [31:31] config_8;
wire [12:4] un1_spi_rx_data_3;
wire [11:6] un1_spi_rx_data_2;
wire [7:7] un1_spi_rx_data_4;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_4;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S;
wire [26:0] delay_counter_cry_Y;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y;
wire [7:7] polling_timeout_counter_s_FCO;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y;
wire [0:0] async_state_ns_0_o3_24_i_o2_5_Z;
wire [0:0] async_state_ns_0_o3_24_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_4_Z;
wire [0:0] async_state_ns_0_o3_27_i_o2_3_Z;
wire [0:0] component_state_ns_0_0_o2_0_RNIOU4T;
wire [6:4] PADDR_m;
wire status_async_cycles_0_sqmuxa_2_4 ;
wire N_217_i ;
wire STAMP6_DRDY_SGR1_c_i ;
wire STAMP6_DRDY_SGR2_c_i ;
wire STAMP6_DRDY_TEMP_c_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un1_reset_n_inv_1_RNI9RT43 ;
wire GND ;
wire N_2995_i ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_815 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9 ;
wire un1_new_avail_0_sqmuxa_3_4 ;
wire new_avail_0_sqmuxa_1 ;
wire N_107 ;
wire enable ;
wire N_1034 ;
wire N_275 ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_4 ;
wire spi_dms1_cs_ldmx_4 ;
wire N_151 ;
wire spi_temp_cs_ldmx_4 ;
wire spi_dms2_cs_ldmx_4 ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_4 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_4 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_4 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_4 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire N_708_i ;
wire un1_reset_n_inv_4_i ;
wire N_707_i ;
wire config_149 ;
wire N_269_i ;
wire N_268_i ;
wire N_267_i ;
wire N_266_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_824 ;
wire un1_reset_n_inv_i ;
wire N_823 ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_836 ;
wire N_831 ;
wire N_827 ;
wire N_825 ;
wire status_async_cycles_14_cry_0_0_Y ;
wire N_131_i ;
wire N_129_i ;
wire un5_async_prescaler_count_cry_7_S_4 ;
wire un5_async_prescaler_count_cry_6_S_4 ;
wire un5_async_prescaler_count_cry_4_S_4 ;
wire un5_async_prescaler_count_cry_3_S_4 ;
wire un5_async_prescaler_count_cry_2_S_4 ;
wire un5_async_prescaler_count_cry_1_S_4 ;
wire un5_async_prescaler_count_cry_14_S_4 ;
wire un5_async_prescaler_count_cry_12_S_4 ;
wire un5_async_prescaler_count_cry_11_S_4 ;
wire un5_async_prescaler_count_cry_10_S_4 ;
wire un5_async_prescaler_count_cry_9_S_4 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y ;
wire status_async_cycles_0_sqmuxa_1 ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y ;
wire status_async_cycles_14_s_6_FCO ;
wire status_async_cycles_14_s_6_Y ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S ;
wire un48_paddr_cry_0_Y ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S ;
wire un48_paddr_cry_1_Y ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S ;
wire un48_paddr_cry_2_Y ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S ;
wire un48_paddr_cry_3_Y ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S ;
wire un48_paddr_cry_4_Y ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S ;
wire un48_paddr_cry_5_Y ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S ;
wire un48_paddr_cry_6_Y ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S ;
wire un48_paddr_cry_7_Y ;
wire polling_timeout_counter_s_811_FCO ;
wire polling_timeout_counter_s_811_S ;
wire polling_timeout_counter_s_811_Y ;
wire un5_async_prescaler_count_s_1_834_FCO ;
wire un5_async_prescaler_count_s_1_834_S ;
wire un5_async_prescaler_count_s_1_834_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_4 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_4 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_4 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_4 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_4 ;
wire un5_async_prescaler_count_cry_5_Y_4 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_4 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_4 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_4 ;
wire un5_async_prescaler_count_cry_8_Y_4 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_4 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_4 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_4 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_4 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_4 ;
wire un5_async_prescaler_count_cry_13_Y_4 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_4 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_4 ;
wire un5_async_prescaler_count_cry_15_Y_4 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_4 ;
wire un5_async_prescaler_count_cry_16_Y_4 ;
wire un5_async_prescaler_count_s_18_FCO_4 ;
wire un5_async_prescaler_count_s_18_S_4 ;
wire un5_async_prescaler_count_s_18_Y_4 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_4 ;
wire un5_async_prescaler_count_cry_17_Y_4 ;
wire N_196 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire PRDATA_544_a0_2_Z ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire N_172 ;
wire N_166 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_81_i ;
wire un25_paddr ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlt12 ;
wire un1_async_prescaler_countlt18 ;
wire N_197_i ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire polling_timeout_counter_0_sqmuxa ;
wire N_1196_tz_tz ;
wire spi_dms1_cs_en_1 ;
wire spi_dms1_cs_1_sqmuxa_1 ;
wire spi_dms1_cs_en_4 ;
wire spi_temp_cs_0_sqmuxa ;
wire N_1195_tz_tz ;
wire spi_temp_cs_en_4 ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_104_tz_tz ;
wire spi_dms2_cs_en_4 ;
wire dummy_0_sqmuxa ;
wire N_79 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_4),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP6_DRDY_SGR1_c),
	.Y(STAMP6_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP6_DRDY_SGR2_c),
	.Y(STAMP6_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP6_DRDY_TEMP_c),
	.Y(STAMP6_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 \component_state_RNI9E1D[5]  (
	.A(component_state_4[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI9E1D[5] .INIT=2'h1;
// @18:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_5_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_5_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_5_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_5_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_5_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_5_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_5_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_5_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_815),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_5_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_5_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_5_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_5_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_5_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_5_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un1_reset_n_inv_1_RNI9RT43),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2995_i)
);
// @18:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \component_state[5]  (
	.Q(component_state_4[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_3_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE new_avail (
	.Q(STAMP6_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(N_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(N_275),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_4),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms1_cs (
	.Q(STAMP6_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_4),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_temp_cs (
	.Q(STAMP6_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_4),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE spi_dms2_cs (
	.Q(STAMP6_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_ldmx_4),
	.EN(N_151),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE PREADY (
	.Q(MSS_STAMP_5_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_708_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707_i),
	.EN(un1_reset_n_inv_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @18:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_269_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_268_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_267_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_266_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_5_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_824),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_5_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_823),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_5_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_5_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_5_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_836),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_5_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_5_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_5_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_5_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_5_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_831),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_5_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_5_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_4[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_5_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_5_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_827),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_5_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_5_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_825),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_5_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_131_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_5_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_129_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S),
	.Y(status_async_cycles_14_cry_0_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(un1_status_async_cycles_1_sqmuxa_4[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h51144;
// @18:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1),
	.A(VCC),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h42800;
// @18:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(GND),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h51144;
// @18:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S[0]),
	.Y(delay_counter_cry_Y[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @18:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @18:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @18:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S),
	.Y(un48_paddr_cry_0_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S),
	.Y(un48_paddr_cry_1_Y),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S),
	.Y(un48_paddr_cry_2_Y),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S),
	.Y(un48_paddr_cry_3_Y),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S),
	.Y(un48_paddr_cry_4_Y),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S),
	.Y(un48_paddr_cry_5_Y),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S),
	.Y(un48_paddr_cry_6_Y),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @18:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S),
	.Y(un48_paddr_cry_7_Y),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @18:199
  ARI1 polling_timeout_counter_s_811 (
	.FCO(polling_timeout_counter_s_811_FCO),
	.S(polling_timeout_counter_s_811_S),
	.Y(polling_timeout_counter_s_811_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_811.INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_811_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @18:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_1_834 (
	.FCO(un5_async_prescaler_count_s_1_834_FCO),
	.S(un5_async_prescaler_count_s_1_834_S),
	.Y(un5_async_prescaler_count_s_1_834_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_834.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_4),
	.Y(un5_async_prescaler_count_cry_1_Y_4),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_834_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_4),
	.Y(un5_async_prescaler_count_cry_2_Y_4),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_4),
	.Y(un5_async_prescaler_count_cry_3_Y_4),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_4),
	.Y(un5_async_prescaler_count_cry_4_Y_4),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_4),
	.Y(un5_async_prescaler_count_cry_5_Y_4),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_4),
	.Y(un5_async_prescaler_count_cry_6_Y_4),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_4),
	.Y(un5_async_prescaler_count_cry_7_Y_4),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_4),
	.Y(un5_async_prescaler_count_cry_8_Y_4),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_4),
	.Y(un5_async_prescaler_count_cry_9_Y_4),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_4),
	.Y(un5_async_prescaler_count_cry_10_Y_4),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_4),
	.Y(un5_async_prescaler_count_cry_11_Y_4),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_4),
	.Y(un5_async_prescaler_count_cry_12_Y_4),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_4),
	.Y(un5_async_prescaler_count_cry_13_Y_4),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_4),
	.Y(un5_async_prescaler_count_cry_14_Y_4),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_4),
	.Y(un5_async_prescaler_count_cry_15_Y_4),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_4),
	.Y(un5_async_prescaler_count_cry_16_Y_4),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_4),
	.S(un5_async_prescaler_count_s_18_S_4),
	.Y(un5_async_prescaler_count_s_18_Y_4),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @18:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_4),
	.Y(un5_async_prescaler_count_cry_17_Y_4),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @18:199
  CFG2 \async_state_ns_0_o3_5_i_o2[0]  (
	.A(delay_counter_Z[7]),
	.B(delay_counter_Z[8]),
	.Y(N_196)
);
defparam \async_state_ns_0_o3_5_i_o2[0] .INIT=4'hE;
// @18:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
  CFG3 PRDATA_544_a0_2 (
	.A(un56_paddr_5),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(PRDATA_544_a0_2_Z)
);
defparam PRDATA_544_a0_2.INIT=8'h20;
// @18:355
  CFG4 un28_paddr_1 (
	.A(STAMP6_DRDY_SGR2_c),
	.B(STAMP6_DRDY_SGR1_c),
	.C(MSS_STAMP_PADDR[5]),
	.D(MSS_STAMP_PADDR[4]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7350;
// @18:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_5[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_24_i_o2_5_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_24_i_o2_4[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[24]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_24_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_24_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_27_i_o2_4[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[15]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_27_i_o2_4_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_4[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \async_state_ns_0_o3_27_i_o2_3[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[19]),
	.C(delay_counter_Z[16]),
	.Y(async_state_ns_0_o3_27_i_o2_3_Z[0])
);
defparam \async_state_ns_0_o3_27_i_o2_3[0] .INIT=8'hFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_19_i_o2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(N_172)
);
defparam \async_state_ns_0_o3_19_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \async_state_ns_0_o3_20_i_o2[0]  (
	.A(delay_counter_Z[13]),
	.B(delay_counter_Z[12]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(N_166)
);
defparam \async_state_ns_0_o3_20_i_o2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(N_81_i),
	.Y(un1_apb_spi_finished_1_f0_4)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @18:355
  CFG4 un28_paddr (
	.A(un48_paddr_cry_7_Z),
	.B(un25_paddr),
	.C(un28_paddr_1_Z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFDFF;
// @18:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @18:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @18:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h4;
// @18:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h4;
// @18:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(N_197_i),
	.B(delay_counter_s[6]),
	.C(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hFCAC;
// @18:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(N_197_i),
	.B(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hB8;
// @18:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hCA;
// @18:440
  CFG3 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_countlt18),
	.B(async_prescaler_count_Z[0]),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=8'h32;
// @18:440
  CFG3 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_5_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_8_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_13_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_15_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_16_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_17_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=8'hC8;
// @18:440
  CFG3 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_s_18_S_4),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=8'hC8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @18:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @18:199
  CFG4 spi_dms1_cs_en (
	.A(N_1196_tz_tz),
	.B(spi_dms1_cs_en_1),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1),
	.Y(spi_dms1_cs_en_4)
);
defparam spi_dms1_cs_en.INIT=16'h8088;
// @18:199
  CFG4 spi_temp_cs_en (
	.A(config_Z[31]),
	.B(spi_temp_cs_0_sqmuxa),
	.C(N_1195_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_temp_cs_en_4)
);
defparam spi_temp_cs_en.INIT=16'hB000;
// @18:199
  CFG4 spi_dms2_cs_en (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa),
	.C(N_104_tz_tz),
	.D(spi_dms1_cs_en_1),
	.Y(spi_dms2_cs_en_4)
);
defparam spi_dms2_cs_en.INIT=16'hB000;
// @18:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(dummy_0_sqmuxa),
	.C(polling_timeout_counter_0_sqmuxa),
	.D(N_79),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @18:199
  CFG4 spi_dms2_cs_ldmx (
	.A(STAMP6_CS_SGR2_c),
	.B(spi_dms2_cs_1_sqmuxa_1),
	.C(PADDR_m[5]),
	.D(spi_dms2_cs_en_4),
	.Y(spi_dms2_cs_ldmx_4)
);
defparam spi_dms2_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP6_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_4),
	.Y(spi_temp_cs_ldmx_4)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @18:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP6_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_4),
	.Y(spi_dms1_cs_ldmx_4)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @18:119
  spi_master_5_4 spi (
	.un1_status_async_cycles_1_sqmuxa_4_0(un1_status_async_cycles_1_sqmuxa_4[6]),
	.component_state_ns(component_state_ns[3:0]),
	.async_state_ns(async_state_ns[1:0]),
	.component_state_ns_0_0_o2_0_RNIOU4T_0(component_state_ns_0_0_o2_0_RNIOU4T[0]),
	.un1_spi_rx_data_1_13(un1_spi_rx_data_1[13]),
	.un1_spi_rx_data_1_0(un1_spi_rx_data_1[0]),
	.async_state_ns_0_o3_24_i_o2_5_0(async_state_ns_0_o3_24_i_o2_5_Z[0]),
	.async_state_ns_0_o3_24_i_o2_4_0(async_state_ns_0_o3_24_i_o2_4_Z[0]),
	.async_state_ns_0_o3_27_i_o2_3_0(async_state_ns_0_o3_27_i_o2_3_Z[0]),
	.async_state_ns_0_o3_27_i_o2_4_0(async_state_ns_0_o3_27_i_o2_4_Z[0]),
	.dummy(dummy_Z[31:0]),
	.measurement_dms1(measurement_dms1_Z[15:0]),
	.delay_counter_9(delay_counter_Z[9]),
	.delay_counter_0(delay_counter_Z[0]),
	.delay_counter_18(delay_counter_Z[18]),
	.un1_spi_rx_data_3_0(un1_spi_rx_data_3[4]),
	.un1_spi_rx_data_3_8(un1_spi_rx_data_3[12]),
	.un1_spi_rx_data_2_0(un1_spi_rx_data_2[6]),
	.un1_spi_rx_data_2_2(un1_spi_rx_data_2[8]),
	.un1_spi_rx_data_2_4(un1_spi_rx_data_2[10]),
	.un1_spi_rx_data_2_5(un1_spi_rx_data_2[11]),
	.un1_spi_rx_data_4_0(un1_spi_rx_data_4[7]),
	.MSS_STAMP_PWDATA_31(MSS_STAMP_PWDATA[31]),
	.MSS_STAMP_PWDATA_5(MSS_STAMP_PWDATA[5]),
	.MSS_STAMP_PWDATA_4(MSS_STAMP_PWDATA[4]),
	.MSS_STAMP_PWDATA_3(MSS_STAMP_PWDATA[3]),
	.MSS_STAMP_PWDATA_2(MSS_STAMP_PWDATA[2]),
	.MSS_STAMP_PWDATA_1(MSS_STAMP_PWDATA[1]),
	.MSS_STAMP_PWDATA_0(MSS_STAMP_PWDATA[0]),
	.MSS_STAMP_PWDATA_15(MSS_STAMP_PWDATA[15]),
	.MSS_STAMP_PWDATA_14(MSS_STAMP_PWDATA[14]),
	.MSS_STAMP_PWDATA_13(MSS_STAMP_PWDATA[13]),
	.MSS_STAMP_PWDATA_12(MSS_STAMP_PWDATA[12]),
	.MSS_STAMP_PWDATA_11(MSS_STAMP_PWDATA[11]),
	.MSS_STAMP_PWDATA_10(MSS_STAMP_PWDATA[10]),
	.MSS_STAMP_PWDATA_9(MSS_STAMP_PWDATA[9]),
	.MSS_STAMP_PWDATA_8(MSS_STAMP_PWDATA[8]),
	.MSS_STAMP_PWDATA_7(MSS_STAMP_PWDATA[7]),
	.MSS_STAMP_PWDATA_6(MSS_STAMP_PWDATA[6]),
	.async_state(async_state_Z[1:0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.PADDR_m(PADDR_m[6:4]),
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[9:4]),
	.component_state(component_state_Z[4:0]),
	.config_8_0(config_8[31]),
	.component_state_4_0(component_state_4[5]),
	.spi_request_for(spi_request_for_Z[1:0]),
	.config_Z(config_Z[31:0]),
	.measurement_temp(measurement_temp_Z[15:0]),
	.measurement_dms2(measurement_dms2_Z[15:0]),
	.status_async_cycles(status_async_cycles_Z[6:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.un1_reset_n_inv_4_i(un1_reset_n_inv_4_i),
	.un1_reset_n_inv_2_i_0(un1_reset_n_inv_2_i),
	.status_async_cycles_0_sqmuxa_2_4(status_async_cycles_0_sqmuxa_2_4),
	.polling_timeout_countere(polling_timeout_countere),
	.N_1034(N_1034),
	.N_12(N_12),
	.N_275(N_275),
	.N_646_i(N_646_i),
	.spi_temp_cs_0_sqmuxa_1z(spi_temp_cs_0_sqmuxa),
	.spi_dms1_cs_1_sqmuxa_1_1z(spi_dms1_cs_1_sqmuxa_1),
	.spi_dms1_cs_0_sqmuxa_3_1z(spi_dms1_cs_0_sqmuxa_3),
	.polling_timeout_counter_0_sqmuxa_1z(polling_timeout_counter_0_sqmuxa),
	.polling_timeout_counter22lto7_4(polling_timeout_counter22lto7_4),
	.polling_timeout_counter22lto7_5(polling_timeout_counter22lto7_5),
	.N_1195_tz_tz(N_1195_tz_tz),
	.N_1196_tz_tz(N_1196_tz_tz),
	.N_104_tz_tz(N_104_tz_tz),
	.new_avail_0_sqmuxa_1(new_avail_0_sqmuxa_1),
	.status_async_cycles_0_sqmuxa_1_0_1z(status_async_cycles_0_sqmuxa_1),
	.un1_async_prescaler_countlto18_2(un1_async_prescaler_countlto18_2_Z),
	.un1_async_prescaler_countlt18(un1_async_prescaler_countlt18),
	.measurement_dms1_0_sqmuxa_1(measurement_dms1_0_sqmuxa_1),
	.measurement_dms2_1_sqmuxa(measurement_dms2_1_sqmuxa),
	.measurement_temp_1_sqmuxa(measurement_temp_1_sqmuxa),
	.spi_dms2_cs_0_sqmuxa_1z(spi_dms2_cs_0_sqmuxa),
	.delay_countere(delay_countere),
	.N_107(N_107),
	.un1_dummy_0_sqmuxa_4(un1_dummy_0_sqmuxa_4),
	.un1_component_state_4_i(un1_component_state_4_i),
	.N_824(N_824),
	.N_823(N_823),
	.un56_paddr_2_0_1(un56_paddr_2_0_1),
	.PRDATA_544_a0_2(PRDATA_544_a0_2_Z),
	.config_149(config_149),
	.N_166(N_166),
	.N_300(N_300),
	.un1_PREADY_0_sqmuxa_2_0_4(un1_PREADY_0_sqmuxa_2_0_4),
	.N_81_i(N_81_i),
	.apb_spi_finished_0_sqmuxa_1(apb_spi_finished_0_sqmuxa_1),
	.N_129_i(N_129_i),
	.drdy_flank_detected_temp_1_sqmuxa_2_i_1z(drdy_flank_detected_temp_1_sqmuxa_2_i),
	.drdy_flank_detected_dms2_1_sqmuxa_2_i_1z(drdy_flank_detected_dms2_1_sqmuxa_2_i),
	.STAMP6_DRDY_SGR2_c(STAMP6_DRDY_SGR2_c),
	.drdy_flank_detected_dms1_1_sqmuxa_1_i_1z(drdy_flank_detected_dms1_1_sqmuxa_1_i),
	.STAMP6_DRDY_SGR1_c(STAMP6_DRDY_SGR1_c),
	.PREADY_0_sqmuxa_1(PREADY_0_sqmuxa_1),
	.spi_dms1_cs_en_1(spi_dms1_cs_en_1),
	.MSS_STAMP_5_PSELx(MSS_STAMP_5_PSELx),
	.N_172(N_172),
	.N_196(N_196),
	.un56_paddr_5(un56_paddr_5),
	.N_827(N_827),
	.N_825(N_825),
	.N_831(N_831),
	.N_836(N_836),
	.N_837(N_837),
	.N_197_i(N_197_i),
	.N_96_i_1z(N_96_i),
	.N_95_i_1z(N_95_i),
	.N_94_i_1z(N_94_i),
	.N_93_i_1z(N_93_i),
	.N_92_i_1z(N_92_i),
	.N_91_i_1z(N_91_i),
	.N_266_i_1z(N_266_i),
	.N_267_i_1z(N_267_i),
	.N_268_i_1z(N_268_i),
	.N_269_i_1z(N_269_i),
	.N_707_i(N_707_i),
	.spi_dms2_cs_1_sqmuxa_1_1z(spi_dms2_cs_1_sqmuxa_1),
	.N_708_i(N_708_i),
	.spi_request_for_2_sqmuxa_1z(spi_request_for_2_sqmuxa),
	.N_102_i_1z(N_102_i),
	.N_1107_i_1z(N_1107_i),
	.N_1106_i_1z(N_1106_i),
	.N_1105_i_1z(N_1105_i),
	.N_1104_i_1z(N_1104_i),
	.N_1103_i_1z(N_1103_i),
	.status_temp_overwrittenVal_9_1z(status_temp_overwrittenVal_9),
	.enable(enable),
	.un1_new_avail_0_sqmuxa_4_4(un1_new_avail_0_sqmuxa_4_4),
	.drdy_flank_detected_dms2_1_sqmuxa_1(drdy_flank_detected_dms2_1_sqmuxa_1),
	.un1_new_avail_0_sqmuxa_3_4(un1_new_avail_0_sqmuxa_3_4),
	.drdy_flank_detected_temp_1_sqmuxa_1(drdy_flank_detected_temp_1_sqmuxa_1),
	.un1_drdy_flank_detected_dms1_0_sqmuxa_1_4(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4),
	.drdy_flank_detected_dms1_0_sqmuxa_1(drdy_flank_detected_dms1_0_sqmuxa_1),
	.N_151(N_151),
	.N_79(N_79),
	.un14_paddr_i_0(un14_paddr_i_0),
	.status_dms1_overwrittenVal_9(status_dms1_overwrittenVal_9),
	.status_dms2_overwrittenVal_9(status_dms2_overwrittenVal_9),
	.apb_is_atomic_0_sqmuxa_1z(apb_is_atomic_0_sqmuxa),
	.apb_is_reset(apb_is_reset_Z),
	.un28_paddr_i_0(un28_paddr_i_0),
	.apb_spi_finished(apb_spi_finished_Z),
	.dummy_0_sqmuxa(dummy_0_sqmuxa),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un25_paddr_1z(un25_paddr),
	.STAMP6_DRDY_TEMP_c(STAMP6_DRDY_TEMP_c),
	.apb_spi_finished_0_sqmuxa(apb_spi_finished_0_sqmuxa),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.apb_is_atomic(apb_is_atomic_Z),
	.N_812(N_812),
	.status_dms2_overwrittenVal(status_dms2_overwrittenVal_Z),
	.N_810(N_810),
	.status_temp_overwrittenVal(status_temp_overwrittenVal_Z),
	.N_807(N_807),
	.N_818(N_818),
	.N_809(N_809),
	.status_dms1_overwrittenVal(status_dms1_overwrittenVal_Z),
	.N_808(N_808),
	.status_dms1_newVal(status_dms1_newVal_Z),
	.status_temp_newVal(status_temp_newVal_Z),
	.status_dms2_newVal(status_dms2_newVal_Z),
	.N_805(N_805),
	.N_806(N_806),
	.N_811(N_811),
	.N_819(N_819),
	.N_816(N_816),
	.N_815(N_815),
	.N_817(N_817),
	.N_814(N_814),
	.N_131_i(N_131_i),
	.un88_paddr_0(un88_paddr_0),
	.un56_paddr_2_0(un56_paddr_2_0),
	.drdy_flank_detected_dms1(drdy_flank_detected_dms1_Z),
	.drdy_flank_detected_temp(drdy_flank_detected_temp_Z),
	.drdy_flank_detected_dms2(drdy_flank_detected_dms2_Z),
	.STAMP6_MISO_c(STAMP6_MISO_c),
	.STAMP6_SCLK_c(STAMP6_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_4(mosi_1_4),
	.mosi_cl_4(mosi_cl_4),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.un1_reset_n_inv_1_RNI9RT43_1z(un1_reset_n_inv_1_RNI9RT43),
	.un1_reset_n_inv_i(un1_reset_n_inv_i),
	.N_2995_i(N_2995_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_4 */

module root (
  DAPI_RXD,
  DEVRST_N,
  F_MISO,
  IN_RXSM_LO,
  IN_RXSM_SODS,
  IN_RXSM_SOE,
  IN_WP,
  STAMP1_DRDY_SGR1,
  STAMP1_DRDY_SGR2,
  STAMP1_DRDY_TEMP,
  STAMP1_MISO,
  STAMP2_DRDY_SGR1,
  STAMP2_DRDY_SGR2,
  STAMP2_DRDY_TEMP,
  STAMP2_MISO,
  STAMP3_DRDY_SGR1,
  STAMP3_DRDY_SGR2,
  STAMP3_DRDY_TEMP,
  STAMP3_MISO,
  STAMP4_DRDY_SGR1,
  STAMP4_DRDY_SGR2,
  STAMP4_DRDY_TEMP,
  STAMP4_MISO,
  STAMP5_DRDY_SGR1,
  STAMP5_DRDY_SGR2,
  STAMP5_DRDY_TEMP,
  STAMP5_MISO,
  STAMP6_DRDY_SGR1,
  STAMP6_DRDY_SGR2,
  STAMP6_DRDY_TEMP,
  STAMP6_MISO,
  TM_RXD,
  DAPI_RTS,
  DAPI_TXD,
  F_CLK,
  F_CS1,
  F_CS2,
  F_MOSI,
  LED_FPGA_LOADED,
  LED_HB_MEMSYNC,
  LED_HB_MSS,
  LED_RECORDING,
  OUT_ADC_START,
  PORT_A,
  PORT_B,
  STAMP1_CS_SGR1,
  STAMP1_CS_SGR2,
  STAMP1_CS_TEMP,
  STAMP1_MOSI,
  STAMP1_SCLK,
  STAMP2_CS_SGR1,
  STAMP2_CS_SGR2,
  STAMP2_CS_TEMP,
  STAMP2_MOSI,
  STAMP2_SCLK,
  STAMP3_CS_SGR1,
  STAMP3_CS_SGR2,
  STAMP3_CS_TEMP,
  STAMP3_MOSI,
  STAMP3_SCLK,
  STAMP4_CS_SGR1,
  STAMP4_CS_SGR2,
  STAMP4_CS_TEMP,
  STAMP4_MOSI,
  STAMP4_SCLK,
  STAMP5_CS_SGR1,
  STAMP5_CS_SGR2,
  STAMP5_CS_TEMP,
  STAMP5_MOSI,
  STAMP5_SCLK,
  STAMP6_CS_SGR1,
  STAMP6_CS_SGR2,
  STAMP6_CS_TEMP,
  STAMP6_MOSI,
  STAMP6_SCLK,
  TM_TXD
)
;
input DAPI_RXD ;
input DEVRST_N ;
input F_MISO ;
input IN_RXSM_LO ;
input IN_RXSM_SODS ;
input IN_RXSM_SOE ;
input IN_WP ;
input STAMP1_DRDY_SGR1 ;
input STAMP1_DRDY_SGR2 ;
input STAMP1_DRDY_TEMP ;
input STAMP1_MISO ;
input STAMP2_DRDY_SGR1 ;
input STAMP2_DRDY_SGR2 ;
input STAMP2_DRDY_TEMP ;
input STAMP2_MISO ;
input STAMP3_DRDY_SGR1 ;
input STAMP3_DRDY_SGR2 ;
input STAMP3_DRDY_TEMP ;
input STAMP3_MISO ;
input STAMP4_DRDY_SGR1 ;
input STAMP4_DRDY_SGR2 ;
input STAMP4_DRDY_TEMP ;
input STAMP4_MISO ;
input STAMP5_DRDY_SGR1 ;
input STAMP5_DRDY_SGR2 ;
input STAMP5_DRDY_TEMP ;
input STAMP5_MISO ;
input STAMP6_DRDY_SGR1 ;
input STAMP6_DRDY_SGR2 ;
input STAMP6_DRDY_TEMP ;
input STAMP6_MISO ;
input TM_RXD ;
output DAPI_RTS ;
output DAPI_TXD ;
output F_CLK ;
output F_CS1 ;
output F_CS2 ;
output F_MOSI ;
output LED_FPGA_LOADED ;
output LED_HB_MEMSYNC ;
output LED_HB_MSS ;
output LED_RECORDING ;
output OUT_ADC_START ;
output PORT_A ;
output PORT_B ;
output STAMP1_CS_SGR1 ;
output STAMP1_CS_SGR2 ;
output STAMP1_CS_TEMP ;
output STAMP1_MOSI ;
output STAMP1_SCLK ;
output STAMP2_CS_SGR1 ;
output STAMP2_CS_SGR2 ;
output STAMP2_CS_TEMP ;
output STAMP2_MOSI ;
output STAMP2_SCLK ;
output STAMP3_CS_SGR1 ;
output STAMP3_CS_SGR2 ;
output STAMP3_CS_TEMP ;
output STAMP3_MOSI ;
output STAMP3_SCLK ;
output STAMP4_CS_SGR1 ;
output STAMP4_CS_SGR2 ;
output STAMP4_CS_TEMP ;
output STAMP4_MOSI ;
output STAMP4_SCLK ;
output STAMP5_CS_SGR1 ;
output STAMP5_CS_SGR2 ;
output STAMP5_CS_TEMP ;
output STAMP5_MOSI ;
output STAMP5_SCLK ;
output STAMP6_CS_SGR1 ;
output STAMP6_CS_SGR2 ;
output STAMP6_CS_TEMP ;
output STAMP6_MOSI ;
output STAMP6_SCLK ;
output TM_TXD ;
wire DAPI_RXD ;
wire DEVRST_N ;
wire F_MISO ;
wire IN_RXSM_LO ;
wire IN_RXSM_SODS ;
wire IN_RXSM_SOE ;
wire IN_WP ;
wire STAMP1_DRDY_SGR1 ;
wire STAMP1_DRDY_SGR2 ;
wire STAMP1_DRDY_TEMP ;
wire STAMP1_MISO ;
wire STAMP2_DRDY_SGR1 ;
wire STAMP2_DRDY_SGR2 ;
wire STAMP2_DRDY_TEMP ;
wire STAMP2_MISO ;
wire STAMP3_DRDY_SGR1 ;
wire STAMP3_DRDY_SGR2 ;
wire STAMP3_DRDY_TEMP ;
wire STAMP3_MISO ;
wire STAMP4_DRDY_SGR1 ;
wire STAMP4_DRDY_SGR2 ;
wire STAMP4_DRDY_TEMP ;
wire STAMP4_MISO ;
wire STAMP5_DRDY_SGR1 ;
wire STAMP5_DRDY_SGR2 ;
wire STAMP5_DRDY_TEMP ;
wire STAMP5_MISO ;
wire STAMP6_DRDY_SGR1 ;
wire STAMP6_DRDY_SGR2 ;
wire STAMP6_DRDY_TEMP ;
wire STAMP6_MISO ;
wire TM_RXD ;
wire DAPI_RTS ;
wire DAPI_TXD ;
wire F_CLK ;
wire F_CS1 ;
wire F_CS2 ;
wire F_MOSI ;
wire LED_FPGA_LOADED ;
wire LED_HB_MEMSYNC ;
wire LED_HB_MSS ;
wire LED_RECORDING ;
wire OUT_ADC_START ;
wire PORT_A ;
wire PORT_B ;
wire STAMP1_CS_SGR1 ;
wire STAMP1_CS_SGR2 ;
wire STAMP1_CS_TEMP ;
wire STAMP1_MOSI ;
wire STAMP1_SCLK ;
wire STAMP2_CS_SGR1 ;
wire STAMP2_CS_SGR2 ;
wire STAMP2_CS_TEMP ;
wire STAMP2_MOSI ;
wire STAMP2_SCLK ;
wire STAMP3_CS_SGR1 ;
wire STAMP3_CS_SGR2 ;
wire STAMP3_CS_TEMP ;
wire STAMP3_MOSI ;
wire STAMP3_SCLK ;
wire STAMP4_CS_SGR1 ;
wire STAMP4_CS_SGR2 ;
wire STAMP4_CS_TEMP ;
wire STAMP4_MOSI ;
wire STAMP4_SCLK ;
wire STAMP5_CS_SGR1 ;
wire STAMP5_CS_SGR2 ;
wire STAMP5_CS_TEMP ;
wire STAMP5_MOSI ;
wire STAMP5_SCLK ;
wire STAMP6_CS_SGR1 ;
wire STAMP6_CS_SGR2 ;
wire STAMP6_CS_TEMP ;
wire STAMP6_MOSI ;
wire STAMP6_SCLK ;
wire TM_TXD ;
wire [31:0] MSS_STAMP_1_PRDATA;
wire [31:0] MSS_STAMP_2_PRDATA;
wire [31:0] MSS_STAMP_3_PRDATA;
wire [31:0] MSS_STAMP_4_PRDATA;
wire [31:0] MSS_STAMP_5_PRDATA;
wire [31:0] MSS_STAMP_PRDATA;
wire [11:0] MSS_STAMP_PADDR;
wire [31:0] MSS_STAMP_PWDATA;
wire GND ;
wire MSS_MSS_READY ;
wire MSS_INIT_DONE ;
wire VCC ;
wire STAMP1_new_avail ;
wire STAMP2_new_avail ;
wire MSS_STAMP_1_PREADY ;
wire STAMP3_new_avail ;
wire MSS_STAMP_2_PREADY ;
wire STAMP4_new_avail ;
wire MSS_STAMP_3_PREADY ;
wire STAMP5_new_avail ;
wire MSS_STAMP_4_PREADY ;
wire STAMP6_new_avail ;
wire MSS_STAMP_5_PREADY ;
wire MSS_STAMP_PREADY ;
wire MSS_FIC_0_CLK ;
wire MSS_STAMP_PENABLE ;
wire MSS_STAMP_1_PSELx ;
wire MSS_STAMP_PWRITE ;
wire MSS_STAMP_2_PSELx ;
wire MSS_STAMP_3_PSELx ;
wire MSS_STAMP_4_PSELx ;
wire MSS_STAMP_5_PSELx ;
wire mosi_1 ;
wire mosi_1_0 ;
wire mosi_1_1 ;
wire mosi_1_2 ;
wire mosi_1_3 ;
wire mosi_1_4 ;
wire LED_FPGA_LOADED_arst ;
wire NN_1 ;
wire MSS_POWER_ON_RESET_N ;
wire MSS_STAMP_PSELx ;
wire STAMP1_un14_paddr_i_0 ;
wire DAPI_RXD_c ;
wire F_MISO_c ;
wire IN_RXSM_LO_c ;
wire IN_RXSM_SODS_c ;
wire IN_RXSM_SOE_c ;
wire IN_WP_c ;
wire STAMP1_DRDY_SGR1_c ;
wire STAMP1_DRDY_SGR2_c ;
wire STAMP1_DRDY_TEMP_c ;
wire STAMP1_MISO_c ;
wire STAMP2_DRDY_SGR1_c ;
wire STAMP2_DRDY_SGR2_c ;
wire STAMP2_DRDY_TEMP_c ;
wire STAMP2_MISO_c ;
wire STAMP3_DRDY_SGR1_c ;
wire STAMP3_DRDY_SGR2_c ;
wire STAMP3_DRDY_TEMP_c ;
wire STAMP3_MISO_c ;
wire STAMP4_DRDY_SGR1_c ;
wire STAMP4_DRDY_SGR2_c ;
wire STAMP4_DRDY_TEMP_c ;
wire STAMP4_MISO_c ;
wire STAMP5_DRDY_SGR1_c ;
wire STAMP5_DRDY_SGR2_c ;
wire STAMP5_DRDY_TEMP_c ;
wire STAMP5_MISO_c ;
wire STAMP6_DRDY_SGR1_c ;
wire STAMP6_DRDY_SGR2_c ;
wire STAMP6_DRDY_TEMP_c ;
wire STAMP6_MISO_c ;
wire TM_RXD_c ;
wire DAPI_RTS_c ;
wire DAPI_TXD_c ;
wire F_CLK_c ;
wire F_CS1_c ;
wire F_CS2_c ;
wire F_MOSI_c ;
wire LED_HB_MEMSYNC_c ;
wire LED_HB_MSS_c ;
wire LED_RECORDING_c ;
wire OUT_ADC_START_c ;
wire STAMP1_CS_SGR1_c ;
wire STAMP1_CS_SGR2_c ;
wire STAMP1_CS_TEMP_c ;
wire STAMP1_SCLK_c ;
wire STAMP2_CS_SGR1_c ;
wire STAMP2_CS_SGR2_c ;
wire STAMP2_CS_TEMP_c ;
wire STAMP2_SCLK_c ;
wire STAMP3_CS_SGR1_c ;
wire STAMP3_CS_SGR2_c ;
wire STAMP3_CS_TEMP_c ;
wire STAMP3_SCLK_c ;
wire STAMP4_CS_SGR1_c ;
wire STAMP4_CS_SGR2_c ;
wire STAMP4_CS_TEMP_c ;
wire STAMP4_SCLK_c ;
wire STAMP5_CS_SGR1_c ;
wire STAMP5_CS_SGR2_c ;
wire STAMP5_CS_TEMP_c ;
wire STAMP5_SCLK_c ;
wire STAMP6_CS_SGR1_c ;
wire STAMP6_CS_SGR2_c ;
wire STAMP6_CS_TEMP_c ;
wire STAMP6_SCLK_c ;
wire STAMP1_N_300 ;
wire STAMP1_un56_paddr_2_0 ;
wire STAMP1_un56_paddr_5 ;
wire STAMP1_spi_un56_paddr_2_0_1 ;
wire STAMP1_spi_un88_paddr_0 ;
wire mosi_cl_4 ;
wire mosi_cl_3 ;
wire mosi_cl_2 ;
wire mosi_cl_1 ;
wire mosi_cl_0 ;
wire mosi_cl ;
  CLKINT AND3_0_RNILQT1 (
	.Y(LED_FPGA_LOADED_arst),
	.A(NN_1)
);
// @24:21
  INBUF DAPI_RXD_ibuf (
	.Y(DAPI_RXD_c),
	.PAD(DAPI_RXD)
);
// @24:23
  INBUF F_MISO_ibuf (
	.Y(F_MISO_c),
	.PAD(F_MISO)
);
// @24:24
  INBUF IN_RXSM_LO_ibuf (
	.Y(IN_RXSM_LO_c),
	.PAD(IN_RXSM_LO)
);
// @24:25
  INBUF IN_RXSM_SODS_ibuf (
	.Y(IN_RXSM_SODS_c),
	.PAD(IN_RXSM_SODS)
);
// @24:26
  INBUF IN_RXSM_SOE_ibuf (
	.Y(IN_RXSM_SOE_c),
	.PAD(IN_RXSM_SOE)
);
// @24:27
  INBUF IN_WP_ibuf (
	.Y(IN_WP_c),
	.PAD(IN_WP)
);
// @24:28
  INBUF STAMP1_DRDY_SGR1_ibuf (
	.Y(STAMP1_DRDY_SGR1_c),
	.PAD(STAMP1_DRDY_SGR1)
);
// @24:29
  INBUF STAMP1_DRDY_SGR2_ibuf (
	.Y(STAMP1_DRDY_SGR2_c),
	.PAD(STAMP1_DRDY_SGR2)
);
// @24:30
  INBUF STAMP1_DRDY_TEMP_ibuf (
	.Y(STAMP1_DRDY_TEMP_c),
	.PAD(STAMP1_DRDY_TEMP)
);
// @24:31
  INBUF STAMP1_MISO_ibuf (
	.Y(STAMP1_MISO_c),
	.PAD(STAMP1_MISO)
);
// @24:32
  INBUF STAMP2_DRDY_SGR1_ibuf (
	.Y(STAMP2_DRDY_SGR1_c),
	.PAD(STAMP2_DRDY_SGR1)
);
// @24:33
  INBUF STAMP2_DRDY_SGR2_ibuf (
	.Y(STAMP2_DRDY_SGR2_c),
	.PAD(STAMP2_DRDY_SGR2)
);
// @24:34
  INBUF STAMP2_DRDY_TEMP_ibuf (
	.Y(STAMP2_DRDY_TEMP_c),
	.PAD(STAMP2_DRDY_TEMP)
);
// @24:35
  INBUF STAMP2_MISO_ibuf (
	.Y(STAMP2_MISO_c),
	.PAD(STAMP2_MISO)
);
// @24:36
  INBUF STAMP3_DRDY_SGR1_ibuf (
	.Y(STAMP3_DRDY_SGR1_c),
	.PAD(STAMP3_DRDY_SGR1)
);
// @24:37
  INBUF STAMP3_DRDY_SGR2_ibuf (
	.Y(STAMP3_DRDY_SGR2_c),
	.PAD(STAMP3_DRDY_SGR2)
);
// @24:38
  INBUF STAMP3_DRDY_TEMP_ibuf (
	.Y(STAMP3_DRDY_TEMP_c),
	.PAD(STAMP3_DRDY_TEMP)
);
// @24:39
  INBUF STAMP3_MISO_ibuf (
	.Y(STAMP3_MISO_c),
	.PAD(STAMP3_MISO)
);
// @24:40
  INBUF STAMP4_DRDY_SGR1_ibuf (
	.Y(STAMP4_DRDY_SGR1_c),
	.PAD(STAMP4_DRDY_SGR1)
);
// @24:41
  INBUF STAMP4_DRDY_SGR2_ibuf (
	.Y(STAMP4_DRDY_SGR2_c),
	.PAD(STAMP4_DRDY_SGR2)
);
// @24:42
  INBUF STAMP4_DRDY_TEMP_ibuf (
	.Y(STAMP4_DRDY_TEMP_c),
	.PAD(STAMP4_DRDY_TEMP)
);
// @24:43
  INBUF STAMP4_MISO_ibuf (
	.Y(STAMP4_MISO_c),
	.PAD(STAMP4_MISO)
);
// @24:44
  INBUF STAMP5_DRDY_SGR1_ibuf (
	.Y(STAMP5_DRDY_SGR1_c),
	.PAD(STAMP5_DRDY_SGR1)
);
// @24:45
  INBUF STAMP5_DRDY_SGR2_ibuf (
	.Y(STAMP5_DRDY_SGR2_c),
	.PAD(STAMP5_DRDY_SGR2)
);
// @24:46
  INBUF STAMP5_DRDY_TEMP_ibuf (
	.Y(STAMP5_DRDY_TEMP_c),
	.PAD(STAMP5_DRDY_TEMP)
);
// @24:47
  INBUF STAMP5_MISO_ibuf (
	.Y(STAMP5_MISO_c),
	.PAD(STAMP5_MISO)
);
// @24:48
  INBUF STAMP6_DRDY_SGR1_ibuf (
	.Y(STAMP6_DRDY_SGR1_c),
	.PAD(STAMP6_DRDY_SGR1)
);
// @24:49
  INBUF STAMP6_DRDY_SGR2_ibuf (
	.Y(STAMP6_DRDY_SGR2_c),
	.PAD(STAMP6_DRDY_SGR2)
);
// @24:50
  INBUF STAMP6_DRDY_TEMP_ibuf (
	.Y(STAMP6_DRDY_TEMP_c),
	.PAD(STAMP6_DRDY_TEMP)
);
// @24:51
  INBUF STAMP6_MISO_ibuf (
	.Y(STAMP6_MISO_c),
	.PAD(STAMP6_MISO)
);
// @24:52
  INBUF TM_RXD_ibuf (
	.Y(TM_RXD_c),
	.PAD(TM_RXD)
);
// @24:54
  OUTBUF DAPI_RTS_obuf (
	.PAD(DAPI_RTS),
	.D(DAPI_RTS_c)
);
// @24:55
  OUTBUF DAPI_TXD_obuf (
	.PAD(DAPI_TXD),
	.D(DAPI_TXD_c)
);
// @24:56
  OUTBUF F_CLK_obuf (
	.PAD(F_CLK),
	.D(F_CLK_c)
);
// @24:57
  OUTBUF F_CS1_obuf (
	.PAD(F_CS1),
	.D(F_CS1_c)
);
// @24:58
  OUTBUF F_CS2_obuf (
	.PAD(F_CS2),
	.D(F_CS2_c)
);
// @24:59
  OUTBUF F_MOSI_obuf (
	.PAD(F_MOSI),
	.D(F_MOSI_c)
);
// @24:60
  OUTBUF LED_FPGA_LOADED_obuf (
	.PAD(LED_FPGA_LOADED),
	.D(NN_1)
);
// @24:61
  OUTBUF LED_HB_MEMSYNC_obuf (
	.PAD(LED_HB_MEMSYNC),
	.D(LED_HB_MEMSYNC_c)
);
// @24:62
  OUTBUF LED_HB_MSS_obuf (
	.PAD(LED_HB_MSS),
	.D(LED_HB_MSS_c)
);
// @24:63
  OUTBUF LED_RECORDING_obuf (
	.PAD(LED_RECORDING),
	.D(LED_RECORDING_c)
);
// @24:64
  OUTBUF OUT_ADC_START_obuf (
	.PAD(OUT_ADC_START),
	.D(OUT_ADC_START_c)
);
// @24:65
  OUTBUF PORT_A_obuf (
	.PAD(PORT_A),
	.D(GND)
);
// @24:66
  OUTBUF PORT_B_obuf (
	.PAD(PORT_B),
	.D(GND)
);
// @24:67
  OUTBUF STAMP1_CS_SGR1_obuf (
	.PAD(STAMP1_CS_SGR1),
	.D(STAMP1_CS_SGR1_c)
);
// @24:68
  OUTBUF STAMP1_CS_SGR2_obuf (
	.PAD(STAMP1_CS_SGR2),
	.D(STAMP1_CS_SGR2_c)
);
// @24:69
  OUTBUF STAMP1_CS_TEMP_obuf (
	.PAD(STAMP1_CS_TEMP),
	.D(STAMP1_CS_TEMP_c)
);
// @24:70
  TRIBUFF STAMP1_MOSI_obuft (
	.PAD(STAMP1_MOSI),
	.D(mosi_1),
	.E(mosi_cl)
);
// @24:71
  OUTBUF STAMP1_SCLK_obuf (
	.PAD(STAMP1_SCLK),
	.D(STAMP1_SCLK_c)
);
// @24:72
  OUTBUF STAMP2_CS_SGR1_obuf (
	.PAD(STAMP2_CS_SGR1),
	.D(STAMP2_CS_SGR1_c)
);
// @24:73
  OUTBUF STAMP2_CS_SGR2_obuf (
	.PAD(STAMP2_CS_SGR2),
	.D(STAMP2_CS_SGR2_c)
);
// @24:74
  OUTBUF STAMP2_CS_TEMP_obuf (
	.PAD(STAMP2_CS_TEMP),
	.D(STAMP2_CS_TEMP_c)
);
// @24:75
  TRIBUFF STAMP2_MOSI_obuft (
	.PAD(STAMP2_MOSI),
	.D(mosi_1_0),
	.E(mosi_cl_0)
);
// @24:76
  OUTBUF STAMP2_SCLK_obuf (
	.PAD(STAMP2_SCLK),
	.D(STAMP2_SCLK_c)
);
// @24:77
  OUTBUF STAMP3_CS_SGR1_obuf (
	.PAD(STAMP3_CS_SGR1),
	.D(STAMP3_CS_SGR1_c)
);
// @24:78
  OUTBUF STAMP3_CS_SGR2_obuf (
	.PAD(STAMP3_CS_SGR2),
	.D(STAMP3_CS_SGR2_c)
);
// @24:79
  OUTBUF STAMP3_CS_TEMP_obuf (
	.PAD(STAMP3_CS_TEMP),
	.D(STAMP3_CS_TEMP_c)
);
// @24:80
  TRIBUFF STAMP3_MOSI_obuft (
	.PAD(STAMP3_MOSI),
	.D(mosi_1_1),
	.E(mosi_cl_1)
);
// @24:81
  OUTBUF STAMP3_SCLK_obuf (
	.PAD(STAMP3_SCLK),
	.D(STAMP3_SCLK_c)
);
// @24:82
  OUTBUF STAMP4_CS_SGR1_obuf (
	.PAD(STAMP4_CS_SGR1),
	.D(STAMP4_CS_SGR1_c)
);
// @24:83
  OUTBUF STAMP4_CS_SGR2_obuf (
	.PAD(STAMP4_CS_SGR2),
	.D(STAMP4_CS_SGR2_c)
);
// @24:84
  OUTBUF STAMP4_CS_TEMP_obuf (
	.PAD(STAMP4_CS_TEMP),
	.D(STAMP4_CS_TEMP_c)
);
// @24:85
  TRIBUFF STAMP4_MOSI_obuft (
	.PAD(STAMP4_MOSI),
	.D(mosi_1_2),
	.E(mosi_cl_2)
);
// @24:86
  OUTBUF STAMP4_SCLK_obuf (
	.PAD(STAMP4_SCLK),
	.D(STAMP4_SCLK_c)
);
// @24:87
  OUTBUF STAMP5_CS_SGR1_obuf (
	.PAD(STAMP5_CS_SGR1),
	.D(STAMP5_CS_SGR1_c)
);
// @24:88
  OUTBUF STAMP5_CS_SGR2_obuf (
	.PAD(STAMP5_CS_SGR2),
	.D(STAMP5_CS_SGR2_c)
);
// @24:89
  OUTBUF STAMP5_CS_TEMP_obuf (
	.PAD(STAMP5_CS_TEMP),
	.D(STAMP5_CS_TEMP_c)
);
// @24:90
  TRIBUFF STAMP5_MOSI_obuft (
	.PAD(STAMP5_MOSI),
	.D(mosi_1_3),
	.E(mosi_cl_3)
);
// @24:91
  OUTBUF STAMP5_SCLK_obuf (
	.PAD(STAMP5_SCLK),
	.D(STAMP5_SCLK_c)
);
// @24:92
  OUTBUF STAMP6_CS_SGR1_obuf (
	.PAD(STAMP6_CS_SGR1),
	.D(STAMP6_CS_SGR1_c)
);
// @24:93
  OUTBUF STAMP6_CS_SGR2_obuf (
	.PAD(STAMP6_CS_SGR2),
	.D(STAMP6_CS_SGR2_c)
);
// @24:94
  OUTBUF STAMP6_CS_TEMP_obuf (
	.PAD(STAMP6_CS_TEMP),
	.D(STAMP6_CS_TEMP_c)
);
// @24:95
  TRIBUFF STAMP6_MOSI_obuft (
	.PAD(STAMP6_MOSI),
	.D(mosi_1_4),
	.E(mosi_cl_4)
);
// @24:96
  OUTBUF STAMP6_SCLK_obuf (
	.PAD(STAMP6_SCLK),
	.D(STAMP6_SCLK_c)
);
// @24:97
  OUTBUF TM_TXD_obuf (
	.PAD(TM_TXD),
	.D(TM_RXD_c)
);
// @24:514
  AND3 AND3_0 (
	.Y(NN_1),
	.A(MSS_POWER_ON_RESET_N),
	.B(MSS_MSS_READY),
	.C(MSS_INIT_DONE)
);
// @24:524
  root_sb MSS (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.MSS_STAMP_2_PRDATA(MSS_STAMP_2_PRDATA[31:0]),
	.MSS_STAMP_PRDATA(MSS_STAMP_PRDATA[31:0]),
	.MSS_STAMP_4_PRDATA(MSS_STAMP_4_PRDATA[31:0]),
	.MSS_STAMP_5_PRDATA(MSS_STAMP_5_PRDATA[31:0]),
	.MSS_STAMP_1_PRDATA(MSS_STAMP_1_PRDATA[31:0]),
	.MSS_STAMP_3_PRDATA(MSS_STAMP_3_PRDATA[31:0]),
	.MSS_STAMP_5_PREADY(MSS_STAMP_5_PREADY),
	.MSS_STAMP_4_PREADY(MSS_STAMP_4_PREADY),
	.MSS_STAMP_3_PREADY(MSS_STAMP_3_PREADY),
	.MSS_STAMP_2_PREADY(MSS_STAMP_2_PREADY),
	.MSS_STAMP_PREADY(MSS_STAMP_PREADY),
	.MSS_STAMP_1_PREADY(MSS_STAMP_1_PREADY),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.LED_HB_MSS_c(LED_HB_MSS_c),
	.LED_RECORDING_c(LED_RECORDING_c),
	.OUT_ADC_START_c(OUT_ADC_START_c),
	.LED_HB_MEMSYNC_c(LED_HB_MEMSYNC_c),
	.DAPI_TXD_c(DAPI_TXD_c),
	.DAPI_RTS_c(DAPI_RTS_c),
	.F_CLK_c(F_CLK_c),
	.F_MOSI_c(F_MOSI_c),
	.F_CS1_c(F_CS1_c),
	.F_CS2_c(F_CS2_c),
	.STAMP1_new_avail(STAMP1_new_avail),
	.STAMP2_new_avail(STAMP2_new_avail),
	.STAMP3_new_avail(STAMP3_new_avail),
	.STAMP4_new_avail(STAMP4_new_avail),
	.STAMP5_new_avail(STAMP5_new_avail),
	.STAMP6_new_avail(STAMP6_new_avail),
	.IN_RXSM_LO_c(IN_RXSM_LO_c),
	.IN_RXSM_SOE_c(IN_RXSM_SOE_c),
	.IN_RXSM_SODS_c(IN_RXSM_SODS_c),
	.IN_WP_c(IN_WP_c),
	.DAPI_RXD_c(DAPI_RXD_c),
	.F_MISO_c(F_MISO_c),
	.MSS_MSS_READY(MSS_MSS_READY),
	.MSS_INIT_DONE(MSS_INIT_DONE),
	.MSS_STAMP_5_PSELx(MSS_STAMP_5_PSELx),
	.MSS_STAMP_2_PSELx(MSS_STAMP_2_PSELx),
	.MSS_STAMP_3_PSELx(MSS_STAMP_3_PSELx),
	.MSS_STAMP_4_PSELx(MSS_STAMP_4_PSELx),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx),
	.MSS_STAMP_1_PSELx(MSS_STAMP_1_PSELx),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(MSS_POWER_ON_RESET_N)
);
// @24:619
  STAMP_10 STAMP1 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:0]),
	.MSS_STAMP_PRDATA(MSS_STAMP_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl(mosi_cl),
	.mosi_1(mosi_1),
	.STAMP1_SCLK_c(STAMP1_SCLK_c),
	.STAMP1_MISO_c(STAMP1_MISO_c),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.N_300(STAMP1_N_300),
	.un88_paddr_0(STAMP1_spi_un88_paddr_0),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.un56_paddr_5_1z(STAMP1_un56_paddr_5),
	.MSS_STAMP_PREADY(MSS_STAMP_PREADY),
	.STAMP1_CS_SGR2_c(STAMP1_CS_SGR2_c),
	.STAMP1_CS_TEMP_c(STAMP1_CS_TEMP_c),
	.STAMP1_CS_SGR1_c(STAMP1_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP1_new_avail(STAMP1_new_avail),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.STAMP1_DRDY_SGR1_c(STAMP1_DRDY_SGR1_c),
	.STAMP1_DRDY_SGR2_c(STAMP1_DRDY_SGR2_c),
	.STAMP1_DRDY_TEMP_c(STAMP1_DRDY_TEMP_c)
);
// @24:647
  STAMP_10_0 STAMP2 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:2]),
	.MSS_STAMP_1_PRDATA(MSS_STAMP_1_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl_0(mosi_cl_0),
	.mosi_1_0(mosi_1_0),
	.STAMP2_SCLK_c(STAMP2_SCLK_c),
	.STAMP2_MISO_c(STAMP2_MISO_c),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.un88_paddr_0(STAMP1_spi_un88_paddr_0),
	.MSS_STAMP_1_PSELx(MSS_STAMP_1_PSELx),
	.MSS_STAMP_1_PREADY(MSS_STAMP_1_PREADY),
	.STAMP2_CS_SGR2_c(STAMP2_CS_SGR2_c),
	.STAMP2_CS_TEMP_c(STAMP2_CS_TEMP_c),
	.STAMP2_CS_SGR1_c(STAMP2_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP2_new_avail(STAMP2_new_avail),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.STAMP2_DRDY_TEMP_c(STAMP2_DRDY_TEMP_c),
	.STAMP2_DRDY_SGR2_c(STAMP2_DRDY_SGR2_c),
	.STAMP2_DRDY_SGR1_c(STAMP2_DRDY_SGR1_c)
);
// @24:675
  STAMP_10_1 STAMP3 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:2]),
	.MSS_STAMP_2_PRDATA(MSS_STAMP_2_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl_1(mosi_cl_1),
	.mosi_1_1(mosi_1_1),
	.STAMP3_SCLK_c(STAMP3_SCLK_c),
	.STAMP3_MISO_c(STAMP3_MISO_c),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_2_PSELx(MSS_STAMP_2_PSELx),
	.MSS_STAMP_2_PREADY(MSS_STAMP_2_PREADY),
	.STAMP3_CS_SGR2_c(STAMP3_CS_SGR2_c),
	.STAMP3_CS_TEMP_c(STAMP3_CS_TEMP_c),
	.STAMP3_CS_SGR1_c(STAMP3_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP3_new_avail(STAMP3_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP3_DRDY_TEMP_c(STAMP3_DRDY_TEMP_c),
	.STAMP3_DRDY_SGR2_c(STAMP3_DRDY_SGR2_c),
	.STAMP3_DRDY_SGR1_c(STAMP3_DRDY_SGR1_c)
);
// @24:703
  STAMP_10_2 STAMP4 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:2]),
	.MSS_STAMP_3_PRDATA(MSS_STAMP_3_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl_2(mosi_cl_2),
	.mosi_1_2(mosi_1_2),
	.STAMP4_SCLK_c(STAMP4_SCLK_c),
	.STAMP4_MISO_c(STAMP4_MISO_c),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_3_PSELx(MSS_STAMP_3_PSELx),
	.MSS_STAMP_3_PREADY(MSS_STAMP_3_PREADY),
	.STAMP4_CS_SGR2_c(STAMP4_CS_SGR2_c),
	.STAMP4_CS_TEMP_c(STAMP4_CS_TEMP_c),
	.STAMP4_CS_SGR1_c(STAMP4_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP4_new_avail(STAMP4_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP4_DRDY_TEMP_c(STAMP4_DRDY_TEMP_c),
	.STAMP4_DRDY_SGR2_c(STAMP4_DRDY_SGR2_c),
	.STAMP4_DRDY_SGR1_c(STAMP4_DRDY_SGR1_c)
);
// @24:731
  STAMP_10_3 STAMP5 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:2]),
	.MSS_STAMP_4_PRDATA(MSS_STAMP_4_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl_3(mosi_cl_3),
	.mosi_1_3(mosi_1_3),
	.STAMP5_SCLK_c(STAMP5_SCLK_c),
	.STAMP5_MISO_c(STAMP5_MISO_c),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_4_PSELx(MSS_STAMP_4_PSELx),
	.MSS_STAMP_4_PREADY(MSS_STAMP_4_PREADY),
	.STAMP5_CS_SGR2_c(STAMP5_CS_SGR2_c),
	.STAMP5_CS_TEMP_c(STAMP5_CS_TEMP_c),
	.STAMP5_CS_SGR1_c(STAMP5_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP5_new_avail(STAMP5_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP5_DRDY_TEMP_c(STAMP5_DRDY_TEMP_c),
	.STAMP5_DRDY_SGR2_c(STAMP5_DRDY_SGR2_c),
	.STAMP5_DRDY_SGR1_c(STAMP5_DRDY_SGR1_c)
);
// @24:759
  STAMP_10_4 STAMP6 (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:4]),
	.MSS_STAMP_5_PRDATA(MSS_STAMP_5_PRDATA[31:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.mosi_cl_4(mosi_cl_4),
	.mosi_1_4(mosi_1_4),
	.STAMP6_SCLK_c(STAMP6_SCLK_c),
	.STAMP6_MISO_c(STAMP6_MISO_c),
	.un56_paddr_2_0(STAMP1_un56_paddr_2_0),
	.un88_paddr_0(STAMP1_spi_un88_paddr_0),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_5_PSELx(MSS_STAMP_5_PSELx),
	.N_300(STAMP1_N_300),
	.un56_paddr_2_0_1(STAMP1_spi_un56_paddr_2_0_1),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.MSS_STAMP_5_PREADY(MSS_STAMP_5_PREADY),
	.STAMP6_CS_SGR2_c(STAMP6_CS_SGR2_c),
	.STAMP6_CS_TEMP_c(STAMP6_CS_TEMP_c),
	.STAMP6_CS_SGR1_c(STAMP6_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP6_new_avail(STAMP6_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP6_DRDY_TEMP_c(STAMP6_DRDY_TEMP_c),
	.STAMP6_DRDY_SGR2_c(STAMP6_DRDY_SGR2_c),
	.STAMP6_DRDY_SGR1_c(STAMP6_DRDY_SGR1_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root */

