Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_CORDIC_vector_behav --prj E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav/test_CORDIC_vector.prj work.test_CORDIC_vector work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/LUT_atan_two_ith_inverse.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/CORDIC_vector.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sim_1/new/test_CORDIC_vector.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into in1 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:13]
WARNING: [VRFC 10-1783] select index 30 into in2 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:20]
WARNING: [VRFC 10-1783] select index 30 into in1 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.mult_16bits
Compiling module work.LUT_atan_two_ith_inverse
Compiling module work.CORDIC_vector
Compiling module work.test_CORDIC_vector
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_CORDIC_vector_behav
