#define HDMIRX_P0_PLL_TOP_BASE 0x171200
#define REG_0014_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x0a)//0x1712_05h
    #define REG_0014_P0_PLL_TOP_REG_PRD_STABLE_THRESH Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0014_P0_PLL_TOP_REG_PRD_LOCK_THRESH Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0014_P0_PLL_TOP_REG_PHASE_LOCK_THRESH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0018_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x0c)//0x1712_06h
    #define REG_0018_P0_PLL_TOP_REG_LIMIT_D5D6D7_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_001C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x0e)//0x1712_07h
    #define REG_001C_P0_PLL_TOP_REG_LIMIT_D5D6D7_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0020_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x10)//0x1712_08h
    #define REG_0020_P0_PLL_TOP_REG_LIMIT_D5D6D7_RK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x12)//0x1712_09h
    #define REG_0024_P0_PLL_TOP_REG_LIMIT_D5D6D7_RK_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x14)//0x1712_0ah
    #define REG_0028_P0_PLL_TOP_REG_LIMIT_LPLL_OFFSET Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x16)//0x1712_0bh
    #define REG_002C_P0_PLL_TOP_REG_I_GAIN_PRD Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_002C_P0_PLL_TOP_REG_P_GAIN_PRD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_002C_P0_PLL_TOP_REG_I_GAIN_PHASE Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_002C_P0_PLL_TOP_REG_P_GAIN_PHASE Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0030_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x18)//0x1712_0ch
    #define REG_0030_P0_PLL_TOP_REG_FPLL_MODE Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0030_P0_PLL_TOP_REG_FRAME_LPLL_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0030_P0_PLL_TOP_REG_I_GAIN_PRD_ZERO Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_P0_PLL_TOP_REG_P_GAIN_PRD_ZERO Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0030_P0_PLL_TOP_REG_I_GAIN_PHASE_ZERO Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0030_P0_PLL_TOP_REG_P_GAIN_PHASE_ZERO Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0030_P0_PLL_TOP_REG_IVS_FRAME_DIV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0030_P0_PLL_TOP_REG_OVS_FRAME_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0034_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x1a)//0x1712_0dh
    #define REG_0034_P0_PLL_TOP_REG_FORCE_PRD_STABLE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0034_P0_PLL_TOP_REG_FORCE_PRD_LOCK_DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0034_P0_PLL_TOP_REG_FORCE_PHASE_REDUCE_DONE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0034_P0_PLL_TOP_REG_FORCE_PHASE_CLOSE_DONE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0034_P0_PLL_TOP_REG_EN_2_LIMIT Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0034_P0_PLL_TOP_REG_OVE_STATUS_IN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0034_P0_PLL_TOP_REG_NO_SIGNAL_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0034_P0_PLL_TOP_REG_NON_STABLE_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0034_P0_PLL_TOP_REG_NO_SIGNAL_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0034_P0_PLL_TOP_REG_NON_STABLE_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0034_P0_PLL_TOP_REG_SSC_EN Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0038_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x1c)//0x1712_0eh
    #define REG_0038_P0_PLL_TOP_REG_EXT_IVS_FRAME_DIV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0038_P0_PLL_TOP_REG_EXT_OVS_FRAME_DIV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_003C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x1e)//0x1712_0fh
    #define REG_003C_P0_PLL_TOP_REG_PLL_SET_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x20)//0x1712_10h
    #define REG_0040_P0_PLL_TOP_REG_PLL_SET_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0044_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x22)//0x1712_11h
    #define REG_0044_P0_PLL_TOP_REG_PHASE_DIF Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x24)//0x1712_12h
    #define REG_0048_P0_PLL_TOP_REG_PHASE_UP Fld(1,0,AC_MSKB0)//[0:0]
#define REG_004C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x26)//0x1712_13h
    #define REG_004C_P0_PLL_TOP_REG_PRD_DIF Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x28)//0x1712_14h
    #define REG_0050_P0_PLL_TOP_REG_PRD_UP Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0058_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x2c)//0x1712_16h
    #define REG_0058_P0_PLL_TOP_REG_EN_OUTCLK_2CHIP Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0058_P0_PLL_TOP_REG_EN_FB_RETIME Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0058_P0_PLL_TOP_REG_LPLL_TESTD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_005C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x2e)//0x1712_17h
    #define REG_005C_P0_PLL_TOP_REG_LPLL_STEP Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0060_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x30)//0x1712_18h
    #define REG_0060_P0_PLL_TOP_REG_LPLL_SPAN Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0064_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x32)//0x1712_19h
    #define REG_0064_P0_PLL_TOP_REG_IDCLK_DIV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x34)//0x1712_1ah
    #define REG_0068_P0_PLL_TOP_REG_IDCLK_DIV_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_006C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x36)//0x1712_1bh
    #define REG_006C_P0_PLL_TOP_REG_ODCLK_DIV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0070_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x38)//0x1712_1ch
    #define REG_0070_P0_PLL_TOP_REG_ODCLK_DIV_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0074_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x3a)//0x1712_1dh
    #define REG_0074_P0_PLL_TOP_REG_DEC_V_LIMIT Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_0074_P0_PLL_TOP_REG_FIX_DEC_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0078_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x3c)//0x1712_1eh
    #define REG_0078_P0_PLL_TOP_REG_INC_V_LIMIT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_007C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x3e)//0x1712_1fh
    #define REG_007C_P0_PLL_TOP_REG_PHASE_CLOSE_THRESH Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_007C_P0_PLL_TOP_REG_REDUCE_DONE_THRESH Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0080_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x40)//0x1712_20h
    #define REG_0080_P0_PLL_TOP_REG_HIS_CNT_LOW_THRESH Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0080_P0_PLL_TOP_REG_HIS_CNT_HIGH_THRESH Fld(3,4,AC_MSKB0)//[6:4]
#define REG_0084_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x42)//0x1712_21h
    #define REG_0084_P0_PLL_TOP_REG_IVS_PRD_VALUE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0088_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x44)//0x1712_22h
    #define REG_0088_P0_PLL_TOP_REG_IVS_PRD_VALUE_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_008C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x46)//0x1712_23h
    #define REG_008C_P0_PLL_TOP_REG_OVS_PRD_VALUE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0090_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x48)//0x1712_24h
    #define REG_0090_P0_PLL_TOP_REG_OVS_PRD_VALUE_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0098_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x4c)//0x1712_26h
    #define REG_0098_P0_PLL_TOP_REG_FIX_V_TOTAL Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_0098_P0_PLL_TOP_REG_FIX_V_DEC Fld(1,15,AC_MSKB1)//[15:15]
#define REG_009C_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x4e)//0x1712_27h
    #define REG_009C_P0_PLL_TOP_REG_FIX_H_TOTAL Fld(13,0,AC_MSKW10)//[12:0]
#define REG_00A0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x50)//0x1712_28h
    #define REG_00A0_P0_PLL_TOP_REG_PLL_SET_USING_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x52)//0x1712_29h
    #define REG_00A4_P0_PLL_TOP_REG_PLL_SET_USING_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x54)//0x1712_2ah
    #define REG_00A8_P0_PLL_TOP_REG_CS_STATE Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00A8_P0_PLL_TOP_REG_OVS_PRD_STABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00A8_P0_PLL_TOP_REG_IVS_PRD_STABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00A8_P0_PLL_TOP_REG_PRD_LOCK_DONE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00A8_P0_PLL_TOP_REG_PHASE_REDUCE_DONE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00A8_P0_PLL_TOP_REG_PHASE_LOCK_DONE Fld(1,8,AC_MSKB1)//[8:8]
#define REG_00AC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x56)//0x1712_2bh
    #define REG_00AC_P0_PLL_TOP_REG_STATUS_DEBUG Fld(9,0,AC_MSKW10)//[8:0]
    #define REG_00AC_P0_PLL_TOP_REG_ERR_UP_INV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00AC_P0_PLL_TOP_REG_PH_UP_INV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00AC_P0_PLL_TOP_REG_PH_HALF_MASK Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00BC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x5e)//0x1712_2fh
    #define REG_00BC_P0_PLL_TOP_REG_RST_MODULE Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00C0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x60)//0x1712_30h
    #define REG_00C0_P0_PLL_TOP_REG_SW_RST Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_00C0_P0_PLL_TOP_REG_TESTBUS_SEL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00C4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x62)//0x1712_31h
    #define REG_00C4_P0_PLL_TOP_REG_INT_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x64)//0x1712_32h
    #define REG_00C8_P0_PLL_TOP_REG_INT_CLR Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x66)//0x1712_33h
    #define REG_00CC_P0_PLL_TOP_REG_INT_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x68)//0x1712_34h
    #define REG_00D0_P0_PLL_TOP_REG_INT_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x6a)//0x1712_35h
    #define REG_00D4_P0_PLL_TOP_REG_FSYNC_TESTBUS_H Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x6c)//0x1712_36h
    #define REG_00D8_P0_PLL_TOP_REG_FSYNC_TESTBUS_L Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x6e)//0x1712_37h
    #define REG_00DC_P0_PLL_TOP_REG_SRC_I_MODE Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00DC_P0_PLL_TOP_REG_SRC_FIELD_NON_MATCH Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00DC_P0_PLL_TOP_REG_SRC_FIELD_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00DC_P0_PLL_TOP_REG_SRC_FIELD_INV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00DC_P0_PLL_TOP_REG_I_MD_DET_CONDI_EN Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00DC_P0_PLL_TOP_REG_FORCE_TGEN_SYNC Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00DC_P0_PLL_TOP_REG_SRC_I_MD_VTT_EQ Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00DC_P0_PLL_TOP_REG_I_MD_VTT_EQ_DIS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00DC_P0_PLL_TOP_REG_I_MD_VTT_EQ_INV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00DC_P0_PLL_TOP_REG_REF_SYNC_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00DC_P0_PLL_TOP_REG_CONDI_NO_STABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00DC_P0_PLL_TOP_REG_CONDI_NO_SIGNAL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_00E0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x70)//0x1712_38h
    #define REG_00E0_P0_PLL_TOP_REG_SRC_HTT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x72)//0x1712_39h
    #define REG_00E4_P0_PLL_TOP_REG_SRC_VTT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x74)//0x1712_3ah
    #define REG_00E8_P0_PLL_TOP_REG_SRC_HDE Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00EC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x76)//0x1712_3bh
    #define REG_00EC_P0_PLL_TOP_REG_SRC_VDE Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x78)//0x1712_3ch
    #define REG_00F0_P0_PLL_TOP_REG_LB_CLR_STAT Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00F0_P0_PLL_TOP_REG_LB_FRAME_CLR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00F0_P0_PLL_TOP_REG_LB_FULL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00F0_P0_PLL_TOP_REG_LB_EMPTY Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00F0_P0_PLL_TOP_REG_TRG_RW_OFFSET Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00F0_P0_PLL_TOP_REG_RW_OFFSET Fld(11,0,AC_MSKW10)//[10:0]
#define REG_00F4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x7a)//0x1712_3dh
    #define REG_00F4_P0_PLL_TOP_REG_SYNINPLL_LOOP_DIV_SECOND Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_00F4_P0_PLL_TOP_REG_SYNINPLL_LOOP_DIV_FIRST Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00F4_P0_PLL_TOP_REG_SYNINPLL_IPT_DIV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00F4_P0_PLL_TOP_REG_SYNINPLL_OPT_DIV Fld(3,0,AC_MSKB0)//[2:0]
#define REG_00F8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x7c)//0x1712_3eh
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_PD Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_PORST Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_EN_TEST Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_EN_PRDT Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_EN_XTAL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_EN_CP_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_CP_SW Fld(2,5,AC_MSKB0)//[6:5]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_LOCK Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00F8_P0_PLL_TOP_REG_SYNINPLL_ICTRL Fld(3,0,AC_MSKB0)//[2:0]
#define REG_00FC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x7e)//0x1712_3fh
    #define REG_00FC_P0_PLL_TOP_REG_SYNINPLL_TEST Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0x80)//0x1712_40h
    #define REG_0100_P0_PLL_TOP_REG_SYNINPLL_OV Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0100_P0_PLL_TOP_REG_PIXEL_FREQ_DIV Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0100_P0_PLL_TOP_REG_PIXEL_FREQ Fld(9,0,AC_MSKW10)//[8:0]
#define REG_01A8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xd4)//0x1712_6ah
    #define REG_01A8_P0_PLL_TOP_REG_EN_OV_TMDSPLL_CP_SW Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A8_P0_PLL_TOP_REG_EN_TMDSPLL_PRDT Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01A8_P0_PLL_TOP_REG_EN_TMDSPLL_PRDT2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01A8_P0_PLL_TOP_REG_EN_TMDSPLL_TEST Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01A8_P0_PLL_TOP_REG_GCP_TMDSPLL_EXTAL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01A8_P0_PLL_TOP_REG_GCP_TMDSPLL_PORST Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01A8_P0_PLL_TOP_REG_PD_TMDSPLL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01A8_P0_PLL_TOP_REG_GCR_TMDSPLL_LOOPDIV_SECOND Fld(8,7,AC_MSKW10)//[14:7]
#define REG_01AC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xd6)//0x1712_6bh
    #define REG_01AC_P0_PLL_TOP_REG_GCR_TMDSPLL_OUTPUT_DIV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_01AC_P0_PLL_TOP_REG_EN_CLKO_PIX Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01AC_P0_PLL_TOP_REG_EN_CLKO_TMDS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01AC_P0_PLL_TOP_REG_PD_AUPLL_KPDIV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01AC_P0_PLL_TOP_REG_GCR_AUPLL_KPDIV Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xd8)//0x1712_6ch
    #define REG_01B0_P0_PLL_TOP_REG_TEST_TMDSPLL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xda)//0x1712_6dh
    #define REG_01B4_P0_PLL_TOP_REG_GCR_TMDSPLL_INPUT_DIV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B4_P0_PLL_TOP_REG_TMDS_POST_DIV Fld(4,2,AC_MSKB0)//[5:2]
    #define REG_01B4_P0_PLL_TOP_REG_GCR_TMDSPLL_LOOPDIV_FIRST Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B4_P0_PLL_TOP_REG_GCR_TMDSPLL_ICTRL Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01B4_P0_PLL_TOP_REG_GCR_TMDS_CP_SW Fld(2,11,AC_MSKB1)//[12:11]
    #define REG_01B4_P0_PLL_TOP_REG_RO_TMDSPLL_LOCK Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01B8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xdc)//0x1712_6eh
    #define REG_01B8_P0_PLL_TOP_REG_SW_FREQ_SETTING Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_01B8_P0_PLL_TOP_REG_RSV_OV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01BC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xde)//0x1712_6fh
    #define REG_01BC_P0_PLL_TOP_REG_HW_CKG_DIV_8_4_2_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_01BC_P0_PLL_TOP_REG_HW_CKG_DIV_8_4_2_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01BC_P0_PLL_TOP_REG_HW_CKG_DIV_8_4_2_AUTO Fld(3,13,AC_MSKB1)//[15:13]
    #define REG_01BC_P0_PLL_TOP_REG_ATOP_TMDS_POST_DIV_RPT Fld(4,8,AC_MSKB1)//[11:8]
#define REG_01C0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xe0)//0x1712_70h
    #define REG_01C0_P0_PLL_TOP_REG_EN_CLK_DIV Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_01C0_P0_PLL_TOP_REG_VTT_PLL_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01C0_P0_PLL_TOP_REG_PRD_LOCK_THRESH_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01C0_P0_PLL_TOP_REG_EN_PLL_FSYNC_RESET Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01C0_P0_PLL_TOP_REG_CLR_FSYNC_RESET_2T_FLAG Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01C0_P0_PLL_TOP_REG_FSYNC_RESET_2T_FLAG Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01C0_P0_PLL_TOP_REG_FSYNC_RESET_THRESH Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01C4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xe2)//0x1712_71h
    #define REG_01C4_P0_PLL_TOP_REG_LPLL1_TEST_V2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xe4)//0x1712_72h
    #define REG_01C8_P0_PLL_TOP_REG_IDCLK_DIV_PRD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01CC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xe6)//0x1712_73h
    #define REG_01CC_P0_PLL_TOP_REG_IDCLK_DIV_PRD_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01D0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xe8)//0x1712_74h
    #define REG_01D0_P0_PLL_TOP_REG_ODCLK_DIV_PRD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xea)//0x1712_75h
    #define REG_01D4_P0_PLL_TOP_REG_ODCLK_DIV_PRD_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01D8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xec)//0x1712_76h
    #define REG_01D8_P0_PLL_TOP_REG_SRC_VTT Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01DC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xee)//0x1712_77h
    #define REG_01DC_P0_PLL_TOP_REG_SRC_HTT Fld(13,0,AC_MSKW10)//[12:0]
#define REG_01E0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xf0)//0x1712_78h
    #define REG_01E0_P0_PLL_TOP_REG_P_RATE_FUNC_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_01E0_P0_PLL_TOP_REG_P_RATE_RDY Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E0_P0_PLL_TOP_REG_V_OFFSET_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01E0_P0_PLL_TOP_REG_IVS_THRESH_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01E0_P0_PLL_TOP_REG_LOC_VTT_FIX_CAL_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01E0_P0_PLL_TOP_REG_PIX_RATE_MIN Fld(10,0,AC_MSKW10)//[9:0]
#define REG_01EC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xf6)//0x1712_7bh
    #define REG_01EC_P0_PLL_TOP_REG_SELF_DET_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xf8)//0x1712_7ch
    #define REG_01F0_P0_PLL_TOP_REG_IVS_PRD_RPT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F4_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xfa)//0x1712_7dh
    #define REG_01F4_P0_PLL_TOP_REG_IVS_PRD_RPT_1 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01F4_P0_PLL_TOP_REG_FPLL_GAT_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F8_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xfc)//0x1712_7eh
    #define REG_01F8_P0_PLL_TOP_REG_SPREADER_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_01F8_P0_PLL_TOP_REG_F_RPT_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F8_P0_PLL_TOP_REG_PHASE_LOCK_THRESH_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01F8_P0_PLL_TOP_REG_F_RPT_CNT Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01FC_P0_PLL_TOP (HDMIRX_P0_PLL_TOP_BASE + 0xfe)//0x1712_7fh
    #define REG_01FC_P0_PLL_TOP_REG_TGEN_SRC_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01FC_P0_PLL_TOP_REG_FIX_POSI_LD Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01FC_P0_PLL_TOP_REG_SW_TRIG_CLR_FIX_VTT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01FC_P0_PLL_TOP_REG_SW_TRIG_DB_LOAD Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01FC_P0_PLL_TOP_REG_DB_EN Fld(1,0,AC_MSKB0)//[0:0]

