v 20070626 1
T 500 2400 8 10 1 1 0 6 1
refdes=U?
T 2400 950 5 10 0 0 0 0 1
device=40100
T 2400 1150 5 10 0 0 0 0 1
footprint=DIP16
T 2400 1350 5 10 0 0 0 0 1
net=VSS:8
T 2400 1550 5 10 0 0 0 0 1
net=VDD:16
P 1000 0 1000 200 1 0 0
{
T 1050 100 5 8 1 1 0 0 1
pinnumber=9
T 1050 100 5 8 0 1 0 2 1
pinseq=1
T 1000 350 9 8 1 1 0 3 1
pinlabel=\_R\_
T 1000 500 5 8 0 1 0 3 1
pintype=in
}
V 1000 250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 700 300 700 1 0 0
{
T 200 750 5 8 1 1 0 6 1
pinnumber=11
T 200 650 5 8 0 1 0 8 1
pinseq=2
T 350 700 9 8 1 1 0 0 1
pinlabel=SHR In
T 350 700 5 8 0 1 0 2 1
pintype=in
}
P 0 1100 300 1100 1 0 0
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=6
T 200 1050 5 8 0 1 0 8 1
pinseq=3
T 350 1100 9 8 1 1 0 0 1
pinlabel=SHL In
T 350 1100 5 8 0 1 0 2 1
pintype=in
}
P 0 1500 300 1500 1 0 0
{
T 200 1550 5 8 1 1 0 6 1
pinnumber=2
T 200 1450 5 8 0 1 0 8 1
pinseq=4
T 350 1500 9 8 1 1 0 0 1
pinlabel=CLKEN
T 350 1500 5 8 0 1 0 2 1
pintype=in
}
P 0 1900 300 1900 1 0 0
{
T 200 1950 5 8 1 1 0 6 1
pinnumber=3
T 200 1850 5 8 0 1 0 8 1
pinseq=5
T 400 1900 9 8 1 1 0 0 1
pinlabel=CLK
T 400 1900 5 8 0 1 0 2 1
pintype=clk
}
L 400 1900 300 1975 3 0 0 0 -1 -1
L 400 1900 300 1825 3 0 0 0 -1 -1
P 2000 700 1700 700 1 0 0
{
T 1800 750 5 8 1 1 0 0 1
pinnumber=12
T 1800 650 5 8 0 1 0 2 1
pinseq=6
T 1650 700 9 8 1 1 0 6 1
pinlabel=SHR Out
T 1650 700 5 8 0 1 0 8 1
pintype=out
}
P 2000 1100 1700 1100 1 0 0
{
T 1800 1150 5 8 1 1 0 0 1
pinnumber=4
T 1800 1050 5 8 0 1 0 2 1
pinseq=7
T 1650 1100 9 8 1 1 0 6 1
pinlabel=SHL Out
T 1650 1100 5 8 0 1 0 8 1
pintype=out
}
P 1000 2600 1000 2300 1 0 0
{
T 1050 2400 5 8 1 1 0 0 1
pinnumber=13
T 1050 2400 5 8 0 1 0 2 1
pinseq=8
T 1000 2250 9 8 1 1 0 5 1
pinlabel=L/\_R\_
T 1000 2100 5 8 0 1 0 5 1
pintype=in
}
B 300 300 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2400 750 5 10 0 0 0 0 1
description=32-stage static left/right shift register
T 2400 1750 5 10 0 0 0 0 1
numslots=0
T 300 50 9 10 1 0 0 0 1
40100
