initSidebarItems({"enum":[["HPREF_A","HCLK1 prescaler flag (CPU1, AHB1, AHB2, and SRAM1)"],["HPRE_A","HCLK1 prescaler (CPU1, AHB1, AHB2, and SRAM1.)"],["MCOPRE_A","Microcontroller clock output prescaler"],["MCOSEL_A","Microcontroller clock output"],["PPRE1F_A","PCLK1 prescaler flag (APB1)"],["PPRE1_A","PCLK1 low-speed prescaler (APB1)"],["PPRE2F_A","PCLK2 prescaler flag (APB2)"],["PPRE2_A","PCLK2 high-speed prescaler (APB2)"],["STOPWUCK_A","Wakeup from Stop and CSS backup clock selection"],["SWS_A","System clock switch status"],["SW_A","System clock switch"]],"struct":[["CFGR_SPEC","Clock configuration register"],["HPREF_R","Field `HPREF` reader - HCLK1 prescaler flag (CPU1, AHB1, AHB2, and SRAM1)"],["HPRE_R","Field `HPRE` reader - HCLK1 prescaler (CPU1, AHB1, AHB2, and SRAM1.)"],["HPRE_W","Field `HPRE` writer - HCLK1 prescaler (CPU1, AHB1, AHB2, and SRAM1.)"],["MCOPRE_R","Field `MCOPRE` reader - Microcontroller clock output prescaler"],["MCOPRE_W","Field `MCOPRE` writer - Microcontroller clock output prescaler"],["MCOSEL_R","Field `MCOSEL` reader - Microcontroller clock output"],["MCOSEL_W","Field `MCOSEL` writer - Microcontroller clock output"],["PPRE1F_R","Field `PPRE1F` reader - PCLK1 prescaler flag (APB1)"],["PPRE1_R","Field `PPRE1` reader - PCLK1 low-speed prescaler (APB1)"],["PPRE1_W","Field `PPRE1` writer - PCLK1 low-speed prescaler (APB1)"],["PPRE2F_R","Field `PPRE2F` reader - PCLK2 prescaler flag (APB2)"],["PPRE2_R","Field `PPRE2` reader - PCLK2 high-speed prescaler (APB2)"],["PPRE2_W","Field `PPRE2` writer - PCLK2 high-speed prescaler (APB2)"],["R","Register `CFGR` reader"],["STOPWUCK_R","Field `STOPWUCK` reader - Wakeup from Stop and CSS backup clock selection"],["STOPWUCK_W","Field `STOPWUCK` writer - Wakeup from Stop and CSS backup clock selection"],["SWS_R","Field `SWS` reader - System clock switch status"],["SW_R","Field `SW` reader - System clock switch"],["SW_W","Field `SW` writer - System clock switch"],["W","Register `CFGR` writer"]]});