{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4234, "design__instance__area": 27575.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003531578229740262, "power__switching__total": 0.0034921052865684032, "power__leakage__total": 2.7009374292674693e-08, "power__total": 0.007023710757493973, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4478435804515921, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.44584867615337465, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31980974329533524, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.162680984399257, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 20, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5984843900972988, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5936875603614398, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.882062114981583, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.14160850670669, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3846525984382048, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.38405013589685316, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11003603895062161, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.696370647523164, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 32, "design__max_fanout_violation__count": 38, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.380722103508538, "clock__skew__worst_setup": 0.3794727695035937, "timing__hold__ws": 0.10733680914566227, "timing__setup__ws": 8.037369219887337, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4234, "design__instance__area__stdcell": 27575.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.371653, "design__instance__utilization__stdcell": 0.371653, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5776, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 84482.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 764, "design__instance__count__class:clock_buffer": 50, "design__instance__count__class:clock_inverter": 30, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 132, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "antenna_diodes_count": 20, "design__instance__count__class:antenna_cell": 20, "route__net": 3167, "route__net__special": 2, "route__drc_errors__iter:1": 1957, "route__wirelength__iter:1": 95564, "route__drc_errors__iter:2": 1362, "route__wirelength__iter:2": 94798, "route__drc_errors__iter:3": 1208, "route__wirelength__iter:3": 94627, "route__drc_errors__iter:4": 344, "route__wirelength__iter:4": 94644, "route__drc_errors__iter:5": 147, "route__wirelength__iter:5": 94618, "route__drc_errors__iter:6": 119, "route__wirelength__iter:6": 94584, "route__drc_errors__iter:7": 79, "route__wirelength__iter:7": 94575, "route__drc_errors__iter:8": 11, "route__wirelength__iter:8": 94596, "route__drc_errors__iter:9": 0, "route__wirelength__iter:9": 94581, "route__drc_errors": 0, "route__wirelength": 94581, "route__vias": 22333, "route__vias__singlecut": 22333, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 369.57, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.44245056093464796, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4402699718303104, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31621439695070575, "timing__setup__ws__corner:min_tt_025C_1v80": 12.224497315980251, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5888055765171837, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.584251330519066, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8794458743500615, "timing__setup__ws__corner:min_ss_100C_1v60": 8.265531604220136, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.380722103508538, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3794727695035937, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10733680914566227, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.733516046442407, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45363361573337063, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.45305652178884914, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32386061415985146, "timing__setup__ws__corner:max_tt_025C_1v80": 12.112978518627155, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 37, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 32, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6089781074005359, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6052934991222021, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8850372907271172, "timing__setup__ws__corner:max_ss_100C_1v60": 8.037369219887337, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 37, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.39050255800943223, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.39050255800943223, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11281126352376582, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.665971852070772, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 37, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 37, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79935, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79982, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000645472, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000670439, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000184004, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000670439, "design_powergrid__voltage__worst": 0.000670439, "design_powergrid__voltage__worst__net:VPWR": 1.79935, "design_powergrid__drop__worst": 0.000670439, "design_powergrid__drop__worst__net:VPWR": 0.000645472, "design_powergrid__voltage__worst__net:VGND": 0.000670439, "design_powergrid__drop__worst__net:VGND": 0.000670439, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000184, "ir__drop__worst": 0.000645, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}