\begin{frame}[fragile]{seeing past a segfault? (1)}
\begin{lstlisting}[language=C,style=small]
Prime();
if (something false) {
    triggerSegfault();
    Use(*pointer);
}
Probe();
\end{lstlisting}
\begin{itemize}
\item could cache access for \texttt{*pointer} still happen?
\item yes, if:
    \begin{itemize}
    \item branch for if statement mispredicted, and
    \item \texttt{*pointer} starts before segfault detected
    \end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{seeing past a segfault? (2)}
\begin{itemize}
\item operations in virtual memory lookup:
    \begin{itemize}
    \item translate virtual to physical address
    \item check if access is permitted by permission bits
    \end{itemize}
\item Intel processors: looks like these were separate steps, so...
\end{itemize}
\lstset{
    language=C,
    style=small,
    moredelim=**[is][\btHL<1|handout:1>]{@1}{@},
    moredelim=**[is][\btHL<2|handout:2>]{@2}{@},
    moredelim=**[is][\btHL<3|handout:3>]{@3}{@},
    moredelim=**[is][\btHL<4|handout:4>]{@4}{@},
}
\begin{lstlisting}
Prime();
if (@2something false@) {
    @4int value = @3ReadMemoryMarkedNonReadableInPageTable();@@
    @4access other_array[value @4* ...@];@
}
Probe();
\end{lstlisting}
\end{frame}
