# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_aclk_0/sim/emu_dma_pcie_aclk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xdma_dummy_0/sim/emu_xdma_dummy_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_axi_lite_control_clk_0/sim/emu_axi_lite_control_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim/emu_sdaccel_generic_pcie_0_0.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_systemc_synchronizer_0_0/sim/emu_systemc_synchronizer_0_0.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ipshared/ee89/hdl/sim_axilite_slave_v1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_0/sim/emu_to_delete_kernel_ctrl_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr1_ui_clk_0/sim/emu_ddr1_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr2_ui_clk_0/sim/emu_ddr2_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr3_ui_clk_0/sim/emu_ddr3_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_0/sim/emu_xbar_0.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_control_s_axi.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_gmem2_m_axi.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_gmem_m_axi.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_mac_muladd_12ns_4ns_11ns_15_1_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_temp.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel_urem_5ns_3ns_5_9_1.v" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/5490/hdl/verilog/digitrec_kernel_digitrec_kernel.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_digitrec_kernel_1_0/sim/emu_digitrec_kernel_1_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_1/sim/emu_xbar_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim/emu_sim_axi_perf_mon2_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon2_1_0/sim/emu_sim_axi_perf_mon2_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_accel_mon_0_0/sim/emu_sim_accel_mon_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s02_regslice_0/sim/emu_s02_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_us_cc_df_1/sim/emu_auto_us_cc_df_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_regslice_0/sim/emu_s01_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_us_cc_df_0/sim/emu_auto_us_cc_df_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_m01_regslice_0/sim/emu_m01_regslice_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_4/sim/emu_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_3/sim/emu_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_2/sim/emu_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_1/sim/emu_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_cc_0/sim/emu_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_us_0/sim/emu_auto_us_0.v" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
