/* Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 7.0.1-8+rpi3+deb10u2 -fPIC -Os) */

module indirect_sink_source_relation(b);
  wire a;
  output b;
  assign a = 1'h0;
  assign b = 1'h0;
endmodule
