
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Sun Nov  3 21:14:31 2024

Design Information
------------------

Command line:   map -i lab7_better_lab7_better_syn.udb -o
     lab7_better_lab7_better_map.udb -mp lab7_better_lab7_better.mrp -hierrpt
     -gui -msgset C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/radiant
     project/lab7_better/promote.xml

Design Summary
--------------

   Number of slice registers: 137 out of  5280 (3%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           148 out of  5280 (3%)
      Number of logic LUT4s:               2
      Number of inserted feedthru LUT4s: 130
      Number of ripple logic:              8 (16 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIO: 6
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 6 out of 36 (17%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 6 out of 39 (15%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net sck_c: 136 loads, 135 rising, 1 falling (Driver: Port sck)
      Net clk_c: 1 loads, 1 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  2
      Net sdo_pad.vcc: 4 loads, 0 SLICEs
      Pin load: 1 loads, 1 SLICEs (Net: load_c)
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net sdo_pad.vcc: 6 loads
      Net spi.n392[0]: 3 loads
      Net spi.n392[1]: 3 loads
      Net spi.n392[2]: 3 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net spi.n392[3]: 3 loads
      Net spi.n392[4]: 3 loads
      Net spi.n392[5]: 3 loads
      Net spi.n392[6]: 3 loads
      Net spi.n596: 2 loads
      Net spi.n807: 2 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.

ASIC Components
---------------

Instance Name: spi/key0
         Type: EBR
Instance Name: spi/sdodelayed
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

                                    Page 2






Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB
Checksum -- map: e15756652dca176ff71b7d32f4cb3d46b29a9d62




















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
