//
// Generated by Bluespec Compiler, version 2017.07.A (build e1df8052c, 2017-07-21)
//
//
//
//
// Ports:
// Name                         I/O  size props
// dma_pcis_slave_awready         O     1 reg
// dma_pcis_slave_wready          O     1 reg
// dma_pcis_slave_bvalid          O     1 reg
// dma_pcis_slave_bid             O    16 reg
// dma_pcis_slave_bresp           O     2 reg
// dma_pcis_slave_arready         O     1 reg
// dma_pcis_slave_rvalid          O     1 reg
// dma_pcis_slave_rid             O    16 reg
// dma_pcis_slave_rdata           O   512 reg
// dma_pcis_slave_rresp           O     2 reg
// dma_pcis_slave_rlast           O     1 reg
// ocl_slave_awready              O     1 reg
// ocl_slave_wready               O     1 reg
// ocl_slave_bvalid               O     1 reg
// ocl_slave_bresp                O     2 reg
// ocl_slave_arready              O     1 reg
// ocl_slave_rvalid               O     1 reg
// ocl_slave_rresp                O     2 reg
// ocl_slave_rdata                O    32 reg
// ddr4_A_master_awvalid          O     1 reg
// ddr4_A_master_awid             O    16 reg
// ddr4_A_master_awaddr           O    64 reg
// ddr4_A_master_awlen            O     8 reg
// ddr4_A_master_awsize           O     3 reg
// ddr4_A_master_awburst          O     2 reg
// ddr4_A_master_awlock           O     1 reg
// ddr4_A_master_awcache          O     4 reg
// ddr4_A_master_awprot           O     3 reg
// ddr4_A_master_awqos            O     4 reg
// ddr4_A_master_awregion         O     4 reg
// ddr4_A_master_wvalid           O     1 reg
// ddr4_A_master_wdata            O   512 reg
// ddr4_A_master_wstrb            O    64 reg
// ddr4_A_master_wlast            O     1 reg
// ddr4_A_master_bready           O     1 reg
// ddr4_A_master_arvalid          O     1 reg
// ddr4_A_master_arid             O    16 reg
// ddr4_A_master_araddr           O    64 reg
// ddr4_A_master_arlen            O     8 reg
// ddr4_A_master_arsize           O     3 reg
// ddr4_A_master_arburst          O     2 reg
// ddr4_A_master_arlock           O     1 reg
// ddr4_A_master_arcache          O     4 reg
// ddr4_A_master_arprot           O     3 reg
// ddr4_A_master_arqos            O     4 reg
// ddr4_A_master_arregion         O     4 reg
// ddr4_A_master_rready           O     1 reg
// ddr4_B_master_awvalid          O     1 reg
// ddr4_B_master_awid             O    16 reg
// ddr4_B_master_awaddr           O    64 reg
// ddr4_B_master_awlen            O     8 reg
// ddr4_B_master_awsize           O     3 reg
// ddr4_B_master_awburst          O     2 reg
// ddr4_B_master_awlock           O     1 reg
// ddr4_B_master_awcache          O     4 reg
// ddr4_B_master_awprot           O     3 reg
// ddr4_B_master_awqos            O     4 reg
// ddr4_B_master_awregion         O     4 reg
// ddr4_B_master_wvalid           O     1 reg
// ddr4_B_master_wdata            O   512 reg
// ddr4_B_master_wstrb            O    64 reg
// ddr4_B_master_wlast            O     1 reg
// ddr4_B_master_bready           O     1 reg
// ddr4_B_master_arvalid          O     1 reg
// ddr4_B_master_arid             O    16 reg
// ddr4_B_master_araddr           O    64 reg
// ddr4_B_master_arlen            O     8 reg
// ddr4_B_master_arsize           O     3 reg
// ddr4_B_master_arburst          O     2 reg
// ddr4_B_master_arlock           O     1 reg
// ddr4_B_master_arcache          O     4 reg
// ddr4_B_master_arprot           O     3 reg
// ddr4_B_master_arqos            O     4 reg
// ddr4_B_master_arregion         O     4 reg
// ddr4_B_master_rready           O     1 reg
// ddr4_C_master_awvalid          O     1 reg
// ddr4_C_master_awid             O    16 reg
// ddr4_C_master_awaddr           O    64 reg
// ddr4_C_master_awlen            O     8 reg
// ddr4_C_master_awsize           O     3 reg
// ddr4_C_master_awburst          O     2 reg
// ddr4_C_master_awlock           O     1 reg
// ddr4_C_master_awcache          O     4 reg
// ddr4_C_master_awprot           O     3 reg
// ddr4_C_master_awqos            O     4 reg
// ddr4_C_master_awregion         O     4 reg
// ddr4_C_master_wvalid           O     1 reg
// ddr4_C_master_wdata            O   512 reg
// ddr4_C_master_wstrb            O    64 reg
// ddr4_C_master_wlast            O     1 reg
// ddr4_C_master_bready           O     1 reg
// ddr4_C_master_arvalid          O     1 reg
// ddr4_C_master_arid             O    16 reg
// ddr4_C_master_araddr           O    64 reg
// ddr4_C_master_arlen            O     8 reg
// ddr4_C_master_arsize           O     3 reg
// ddr4_C_master_arburst          O     2 reg
// ddr4_C_master_arlock           O     1 reg
// ddr4_C_master_arcache          O     4 reg
// ddr4_C_master_arprot           O     3 reg
// ddr4_C_master_arqos            O     4 reg
// ddr4_C_master_arregion         O     4 reg
// ddr4_C_master_rready           O     1 reg
// ddr4_D_master_awvalid          O     1 reg
// ddr4_D_master_awid             O    16 reg
// ddr4_D_master_awaddr           O    64 reg
// ddr4_D_master_awlen            O     8 reg
// ddr4_D_master_awsize           O     3 reg
// ddr4_D_master_awburst          O     2 reg
// ddr4_D_master_awlock           O     1 reg
// ddr4_D_master_awcache          O     4 reg
// ddr4_D_master_awprot           O     3 reg
// ddr4_D_master_awqos            O     4 reg
// ddr4_D_master_awregion         O     4 reg
// ddr4_D_master_wvalid           O     1 reg
// ddr4_D_master_wdata            O   512 reg
// ddr4_D_master_wstrb            O    64 reg
// ddr4_D_master_wlast            O     1 reg
// ddr4_D_master_bready           O     1 reg
// ddr4_D_master_arvalid          O     1 reg
// ddr4_D_master_arid             O    16 reg
// ddr4_D_master_araddr           O    64 reg
// ddr4_D_master_arlen            O     8 reg
// ddr4_D_master_arsize           O     3 reg
// ddr4_D_master_arburst          O     2 reg
// ddr4_D_master_arlock           O     1 reg
// ddr4_D_master_arcache          O     4 reg
// ddr4_D_master_arprot           O     3 reg
// ddr4_D_master_arqos            O     4 reg
// ddr4_D_master_arregion         O     4 reg
// ddr4_D_master_rready           O     1 reg
// m_vled                         O    16 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// dma_pcis_slave_awvalid         I     1
// dma_pcis_slave_awid            I    16 reg
// dma_pcis_slave_awaddr          I    64 reg
// dma_pcis_slave_awlen           I     8 reg
// dma_pcis_slave_awsize          I     3 reg
// dma_pcis_slave_awburst         I     2 reg
// dma_pcis_slave_awlock          I     1 reg
// dma_pcis_slave_awcache         I     4 reg
// dma_pcis_slave_awprot          I     3 reg
// dma_pcis_slave_awqos           I     4 reg
// dma_pcis_slave_awregion        I     4 reg
// dma_pcis_slave_wvalid          I     1
// dma_pcis_slave_wdata           I   512 reg
// dma_pcis_slave_wstrb           I    64 reg
// dma_pcis_slave_wlast           I     1 reg
// dma_pcis_slave_bready          I     1
// dma_pcis_slave_arvalid         I     1
// dma_pcis_slave_arid            I    16 reg
// dma_pcis_slave_araddr          I    64 reg
// dma_pcis_slave_arlen           I     8 reg
// dma_pcis_slave_arsize          I     3 reg
// dma_pcis_slave_arburst         I     2 reg
// dma_pcis_slave_arlock          I     1 reg
// dma_pcis_slave_arcache         I     4 reg
// dma_pcis_slave_arprot          I     3 reg
// dma_pcis_slave_arqos           I     4 reg
// dma_pcis_slave_arregion        I     4 reg
// dma_pcis_slave_rready          I     1
// ocl_slave_awvalid              I     1
// ocl_slave_awaddr               I    32 reg
// ocl_slave_awprot               I     3 reg
// ocl_slave_wvalid               I     1
// ocl_slave_wdata                I    32 reg
// ocl_slave_wstrb                I     4 reg
// ocl_slave_bready               I     1
// ocl_slave_arvalid              I     1
// ocl_slave_araddr               I    32 reg
// ocl_slave_arprot               I     3 reg
// ocl_slave_rready               I     1
// ddr4_A_master_awready          I     1
// ddr4_A_master_wready           I     1
// ddr4_A_master_bvalid           I     1
// ddr4_A_master_bid              I    16 reg
// ddr4_A_master_bresp            I     2 reg
// ddr4_A_master_arready          I     1
// ddr4_A_master_rvalid           I     1
// ddr4_A_master_rid              I    16 reg
// ddr4_A_master_rdata            I   512 reg
// ddr4_A_master_rresp            I     2 reg
// ddr4_A_master_rlast            I     1 reg
// ddr4_B_master_awready          I     1
// ddr4_B_master_wready           I     1
// ddr4_B_master_bvalid           I     1
// ddr4_B_master_bid              I    16 reg
// ddr4_B_master_bresp            I     2 reg
// ddr4_B_master_arready          I     1
// ddr4_B_master_rvalid           I     1
// ddr4_B_master_rid              I    16 reg
// ddr4_B_master_rdata            I   512 reg
// ddr4_B_master_rresp            I     2 reg
// ddr4_B_master_rlast            I     1 reg
// ddr4_C_master_awready          I     1
// ddr4_C_master_wready           I     1
// ddr4_C_master_bvalid           I     1
// ddr4_C_master_bid              I    16 reg
// ddr4_C_master_bresp            I     2 reg
// ddr4_C_master_arready          I     1
// ddr4_C_master_rvalid           I     1
// ddr4_C_master_rid              I    16 reg
// ddr4_C_master_rdata            I   512 reg
// ddr4_C_master_rresp            I     2 reg
// ddr4_C_master_rlast            I     1 reg
// ddr4_D_master_awready          I     1
// ddr4_D_master_wready           I     1
// ddr4_D_master_bvalid           I     1
// ddr4_D_master_bid              I    16 reg
// ddr4_D_master_bresp            I     2 reg
// ddr4_D_master_arready          I     1
// ddr4_D_master_rvalid           I     1
// ddr4_D_master_rid              I    16 reg
// ddr4_D_master_rdata            I   512 reg
// ddr4_D_master_rresp            I     2 reg
// ddr4_D_master_rlast            I     1 reg
// m_ddr4_ready_ddr4_A_B_C_D_ready  I     4 reg
// m_glcount0_glcount0            I    64 unused
// m_glcount1_glcount1            I    64 unused
// m_vdip_vdip                    I    16 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkAWS_BSV_Top(CLK,
		     RST_N,

		     dma_pcis_slave_awvalid,
		     dma_pcis_slave_awid,
		     dma_pcis_slave_awaddr,
		     dma_pcis_slave_awlen,
		     dma_pcis_slave_awsize,
		     dma_pcis_slave_awburst,
		     dma_pcis_slave_awlock,
		     dma_pcis_slave_awcache,
		     dma_pcis_slave_awprot,
		     dma_pcis_slave_awqos,
		     dma_pcis_slave_awregion,

		     dma_pcis_slave_awready,

		     dma_pcis_slave_wvalid,
		     dma_pcis_slave_wdata,
		     dma_pcis_slave_wstrb,
		     dma_pcis_slave_wlast,

		     dma_pcis_slave_wready,

		     dma_pcis_slave_bvalid,

		     dma_pcis_slave_bid,

		     dma_pcis_slave_bresp,

		     dma_pcis_slave_bready,

		     dma_pcis_slave_arvalid,
		     dma_pcis_slave_arid,
		     dma_pcis_slave_araddr,
		     dma_pcis_slave_arlen,
		     dma_pcis_slave_arsize,
		     dma_pcis_slave_arburst,
		     dma_pcis_slave_arlock,
		     dma_pcis_slave_arcache,
		     dma_pcis_slave_arprot,
		     dma_pcis_slave_arqos,
		     dma_pcis_slave_arregion,

		     dma_pcis_slave_arready,

		     dma_pcis_slave_rvalid,

		     dma_pcis_slave_rid,

		     dma_pcis_slave_rdata,

		     dma_pcis_slave_rresp,

		     dma_pcis_slave_rlast,

		     dma_pcis_slave_rready,

		     ocl_slave_awvalid,
		     ocl_slave_awaddr,
		     ocl_slave_awprot,

		     ocl_slave_awready,

		     ocl_slave_wvalid,
		     ocl_slave_wdata,
		     ocl_slave_wstrb,

		     ocl_slave_wready,

		     ocl_slave_bvalid,

		     ocl_slave_bresp,

		     ocl_slave_bready,

		     ocl_slave_arvalid,
		     ocl_slave_araddr,
		     ocl_slave_arprot,

		     ocl_slave_arready,

		     ocl_slave_rvalid,

		     ocl_slave_rresp,

		     ocl_slave_rdata,

		     ocl_slave_rready,

		     ddr4_A_master_awvalid,

		     ddr4_A_master_awid,

		     ddr4_A_master_awaddr,

		     ddr4_A_master_awlen,

		     ddr4_A_master_awsize,

		     ddr4_A_master_awburst,

		     ddr4_A_master_awlock,

		     ddr4_A_master_awcache,

		     ddr4_A_master_awprot,

		     ddr4_A_master_awqos,

		     ddr4_A_master_awregion,

		     ddr4_A_master_awready,

		     ddr4_A_master_wvalid,

		     ddr4_A_master_wdata,

		     ddr4_A_master_wstrb,

		     ddr4_A_master_wlast,

		     ddr4_A_master_wready,

		     ddr4_A_master_bvalid,
		     ddr4_A_master_bid,
		     ddr4_A_master_bresp,

		     ddr4_A_master_bready,

		     ddr4_A_master_arvalid,

		     ddr4_A_master_arid,

		     ddr4_A_master_araddr,

		     ddr4_A_master_arlen,

		     ddr4_A_master_arsize,

		     ddr4_A_master_arburst,

		     ddr4_A_master_arlock,

		     ddr4_A_master_arcache,

		     ddr4_A_master_arprot,

		     ddr4_A_master_arqos,

		     ddr4_A_master_arregion,

		     ddr4_A_master_arready,

		     ddr4_A_master_rvalid,
		     ddr4_A_master_rid,
		     ddr4_A_master_rdata,
		     ddr4_A_master_rresp,
		     ddr4_A_master_rlast,

		     ddr4_A_master_rready,

		     ddr4_B_master_awvalid,

		     ddr4_B_master_awid,

		     ddr4_B_master_awaddr,

		     ddr4_B_master_awlen,

		     ddr4_B_master_awsize,

		     ddr4_B_master_awburst,

		     ddr4_B_master_awlock,

		     ddr4_B_master_awcache,

		     ddr4_B_master_awprot,

		     ddr4_B_master_awqos,

		     ddr4_B_master_awregion,

		     ddr4_B_master_awready,

		     ddr4_B_master_wvalid,

		     ddr4_B_master_wdata,

		     ddr4_B_master_wstrb,

		     ddr4_B_master_wlast,

		     ddr4_B_master_wready,

		     ddr4_B_master_bvalid,
		     ddr4_B_master_bid,
		     ddr4_B_master_bresp,

		     ddr4_B_master_bready,

		     ddr4_B_master_arvalid,

		     ddr4_B_master_arid,

		     ddr4_B_master_araddr,

		     ddr4_B_master_arlen,

		     ddr4_B_master_arsize,

		     ddr4_B_master_arburst,

		     ddr4_B_master_arlock,

		     ddr4_B_master_arcache,

		     ddr4_B_master_arprot,

		     ddr4_B_master_arqos,

		     ddr4_B_master_arregion,

		     ddr4_B_master_arready,

		     ddr4_B_master_rvalid,
		     ddr4_B_master_rid,
		     ddr4_B_master_rdata,
		     ddr4_B_master_rresp,
		     ddr4_B_master_rlast,

		     ddr4_B_master_rready,

		     ddr4_C_master_awvalid,

		     ddr4_C_master_awid,

		     ddr4_C_master_awaddr,

		     ddr4_C_master_awlen,

		     ddr4_C_master_awsize,

		     ddr4_C_master_awburst,

		     ddr4_C_master_awlock,

		     ddr4_C_master_awcache,

		     ddr4_C_master_awprot,

		     ddr4_C_master_awqos,

		     ddr4_C_master_awregion,

		     ddr4_C_master_awready,

		     ddr4_C_master_wvalid,

		     ddr4_C_master_wdata,

		     ddr4_C_master_wstrb,

		     ddr4_C_master_wlast,

		     ddr4_C_master_wready,

		     ddr4_C_master_bvalid,
		     ddr4_C_master_bid,
		     ddr4_C_master_bresp,

		     ddr4_C_master_bready,

		     ddr4_C_master_arvalid,

		     ddr4_C_master_arid,

		     ddr4_C_master_araddr,

		     ddr4_C_master_arlen,

		     ddr4_C_master_arsize,

		     ddr4_C_master_arburst,

		     ddr4_C_master_arlock,

		     ddr4_C_master_arcache,

		     ddr4_C_master_arprot,

		     ddr4_C_master_arqos,

		     ddr4_C_master_arregion,

		     ddr4_C_master_arready,

		     ddr4_C_master_rvalid,
		     ddr4_C_master_rid,
		     ddr4_C_master_rdata,
		     ddr4_C_master_rresp,
		     ddr4_C_master_rlast,

		     ddr4_C_master_rready,

		     ddr4_D_master_awvalid,

		     ddr4_D_master_awid,

		     ddr4_D_master_awaddr,

		     ddr4_D_master_awlen,

		     ddr4_D_master_awsize,

		     ddr4_D_master_awburst,

		     ddr4_D_master_awlock,

		     ddr4_D_master_awcache,

		     ddr4_D_master_awprot,

		     ddr4_D_master_awqos,

		     ddr4_D_master_awregion,

		     ddr4_D_master_awready,

		     ddr4_D_master_wvalid,

		     ddr4_D_master_wdata,

		     ddr4_D_master_wstrb,

		     ddr4_D_master_wlast,

		     ddr4_D_master_wready,

		     ddr4_D_master_bvalid,
		     ddr4_D_master_bid,
		     ddr4_D_master_bresp,

		     ddr4_D_master_bready,

		     ddr4_D_master_arvalid,

		     ddr4_D_master_arid,

		     ddr4_D_master_araddr,

		     ddr4_D_master_arlen,

		     ddr4_D_master_arsize,

		     ddr4_D_master_arburst,

		     ddr4_D_master_arlock,

		     ddr4_D_master_arcache,

		     ddr4_D_master_arprot,

		     ddr4_D_master_arqos,

		     ddr4_D_master_arregion,

		     ddr4_D_master_arready,

		     ddr4_D_master_rvalid,
		     ddr4_D_master_rid,
		     ddr4_D_master_rdata,
		     ddr4_D_master_rresp,
		     ddr4_D_master_rlast,

		     ddr4_D_master_rready,

		     m_ddr4_ready_ddr4_A_B_C_D_ready,

		     m_glcount0_glcount0,

		     m_glcount1_glcount1,

		     m_vled,

		     m_vdip_vdip);
  input  CLK;
  input  RST_N;

  // action method dma_pcis_slave_m_awvalid
  input  dma_pcis_slave_awvalid;
  input  [15 : 0] dma_pcis_slave_awid;
  input  [63 : 0] dma_pcis_slave_awaddr;
  input  [7 : 0] dma_pcis_slave_awlen;
  input  [2 : 0] dma_pcis_slave_awsize;
  input  [1 : 0] dma_pcis_slave_awburst;
  input  dma_pcis_slave_awlock;
  input  [3 : 0] dma_pcis_slave_awcache;
  input  [2 : 0] dma_pcis_slave_awprot;
  input  [3 : 0] dma_pcis_slave_awqos;
  input  [3 : 0] dma_pcis_slave_awregion;

  // value method dma_pcis_slave_m_awready
  output dma_pcis_slave_awready;

  // action method dma_pcis_slave_m_wvalid
  input  dma_pcis_slave_wvalid;
  input  [511 : 0] dma_pcis_slave_wdata;
  input  [63 : 0] dma_pcis_slave_wstrb;
  input  dma_pcis_slave_wlast;

  // value method dma_pcis_slave_m_wready
  output dma_pcis_slave_wready;

  // value method dma_pcis_slave_m_bvalid
  output dma_pcis_slave_bvalid;

  // value method dma_pcis_slave_m_bid
  output [15 : 0] dma_pcis_slave_bid;

  // value method dma_pcis_slave_m_bresp
  output [1 : 0] dma_pcis_slave_bresp;

  // value method dma_pcis_slave_m_buser

  // action method dma_pcis_slave_m_bready
  input  dma_pcis_slave_bready;

  // action method dma_pcis_slave_m_arvalid
  input  dma_pcis_slave_arvalid;
  input  [15 : 0] dma_pcis_slave_arid;
  input  [63 : 0] dma_pcis_slave_araddr;
  input  [7 : 0] dma_pcis_slave_arlen;
  input  [2 : 0] dma_pcis_slave_arsize;
  input  [1 : 0] dma_pcis_slave_arburst;
  input  dma_pcis_slave_arlock;
  input  [3 : 0] dma_pcis_slave_arcache;
  input  [2 : 0] dma_pcis_slave_arprot;
  input  [3 : 0] dma_pcis_slave_arqos;
  input  [3 : 0] dma_pcis_slave_arregion;

  // value method dma_pcis_slave_m_arready
  output dma_pcis_slave_arready;

  // value method dma_pcis_slave_m_rvalid
  output dma_pcis_slave_rvalid;

  // value method dma_pcis_slave_m_rid
  output [15 : 0] dma_pcis_slave_rid;

  // value method dma_pcis_slave_m_rdata
  output [511 : 0] dma_pcis_slave_rdata;

  // value method dma_pcis_slave_m_rresp
  output [1 : 0] dma_pcis_slave_rresp;

  // value method dma_pcis_slave_m_rlast
  output dma_pcis_slave_rlast;

  // value method dma_pcis_slave_m_ruser

  // action method dma_pcis_slave_m_rready
  input  dma_pcis_slave_rready;

  // action method ocl_slave_m_awvalid
  input  ocl_slave_awvalid;
  input  [31 : 0] ocl_slave_awaddr;
  input  [2 : 0] ocl_slave_awprot;

  // value method ocl_slave_m_awready
  output ocl_slave_awready;

  // action method ocl_slave_m_wvalid
  input  ocl_slave_wvalid;
  input  [31 : 0] ocl_slave_wdata;
  input  [3 : 0] ocl_slave_wstrb;

  // value method ocl_slave_m_wready
  output ocl_slave_wready;

  // value method ocl_slave_m_bvalid
  output ocl_slave_bvalid;

  // value method ocl_slave_m_bresp
  output [1 : 0] ocl_slave_bresp;

  // value method ocl_slave_m_buser

  // action method ocl_slave_m_bready
  input  ocl_slave_bready;

  // action method ocl_slave_m_arvalid
  input  ocl_slave_arvalid;
  input  [31 : 0] ocl_slave_araddr;
  input  [2 : 0] ocl_slave_arprot;

  // value method ocl_slave_m_arready
  output ocl_slave_arready;

  // value method ocl_slave_m_rvalid
  output ocl_slave_rvalid;

  // value method ocl_slave_m_rresp
  output [1 : 0] ocl_slave_rresp;

  // value method ocl_slave_m_rdata
  output [31 : 0] ocl_slave_rdata;

  // value method ocl_slave_m_ruser

  // action method ocl_slave_m_rready
  input  ocl_slave_rready;

  // value method ddr4_A_master_m_awvalid
  output ddr4_A_master_awvalid;

  // value method ddr4_A_master_m_awid
  output [15 : 0] ddr4_A_master_awid;

  // value method ddr4_A_master_m_awaddr
  output [63 : 0] ddr4_A_master_awaddr;

  // value method ddr4_A_master_m_awlen
  output [7 : 0] ddr4_A_master_awlen;

  // value method ddr4_A_master_m_awsize
  output [2 : 0] ddr4_A_master_awsize;

  // value method ddr4_A_master_m_awburst
  output [1 : 0] ddr4_A_master_awburst;

  // value method ddr4_A_master_m_awlock
  output ddr4_A_master_awlock;

  // value method ddr4_A_master_m_awcache
  output [3 : 0] ddr4_A_master_awcache;

  // value method ddr4_A_master_m_awprot
  output [2 : 0] ddr4_A_master_awprot;

  // value method ddr4_A_master_m_awqos
  output [3 : 0] ddr4_A_master_awqos;

  // value method ddr4_A_master_m_awregion
  output [3 : 0] ddr4_A_master_awregion;

  // value method ddr4_A_master_m_awuser

  // action method ddr4_A_master_m_awready
  input  ddr4_A_master_awready;

  // value method ddr4_A_master_m_wvalid
  output ddr4_A_master_wvalid;

  // value method ddr4_A_master_m_wdata
  output [511 : 0] ddr4_A_master_wdata;

  // value method ddr4_A_master_m_wstrb
  output [63 : 0] ddr4_A_master_wstrb;

  // value method ddr4_A_master_m_wlast
  output ddr4_A_master_wlast;

  // value method ddr4_A_master_m_wuser

  // action method ddr4_A_master_m_wready
  input  ddr4_A_master_wready;

  // action method ddr4_A_master_m_bvalid
  input  ddr4_A_master_bvalid;
  input  [15 : 0] ddr4_A_master_bid;
  input  [1 : 0] ddr4_A_master_bresp;

  // value method ddr4_A_master_m_bready
  output ddr4_A_master_bready;

  // value method ddr4_A_master_m_arvalid
  output ddr4_A_master_arvalid;

  // value method ddr4_A_master_m_arid
  output [15 : 0] ddr4_A_master_arid;

  // value method ddr4_A_master_m_araddr
  output [63 : 0] ddr4_A_master_araddr;

  // value method ddr4_A_master_m_arlen
  output [7 : 0] ddr4_A_master_arlen;

  // value method ddr4_A_master_m_arsize
  output [2 : 0] ddr4_A_master_arsize;

  // value method ddr4_A_master_m_arburst
  output [1 : 0] ddr4_A_master_arburst;

  // value method ddr4_A_master_m_arlock
  output ddr4_A_master_arlock;

  // value method ddr4_A_master_m_arcache
  output [3 : 0] ddr4_A_master_arcache;

  // value method ddr4_A_master_m_arprot
  output [2 : 0] ddr4_A_master_arprot;

  // value method ddr4_A_master_m_arqos
  output [3 : 0] ddr4_A_master_arqos;

  // value method ddr4_A_master_m_arregion
  output [3 : 0] ddr4_A_master_arregion;

  // value method ddr4_A_master_m_aruser

  // action method ddr4_A_master_m_arready
  input  ddr4_A_master_arready;

  // action method ddr4_A_master_m_rvalid
  input  ddr4_A_master_rvalid;
  input  [15 : 0] ddr4_A_master_rid;
  input  [511 : 0] ddr4_A_master_rdata;
  input  [1 : 0] ddr4_A_master_rresp;
  input  ddr4_A_master_rlast;

  // value method ddr4_A_master_m_rready
  output ddr4_A_master_rready;

  // value method ddr4_B_master_m_awvalid
  output ddr4_B_master_awvalid;

  // value method ddr4_B_master_m_awid
  output [15 : 0] ddr4_B_master_awid;

  // value method ddr4_B_master_m_awaddr
  output [63 : 0] ddr4_B_master_awaddr;

  // value method ddr4_B_master_m_awlen
  output [7 : 0] ddr4_B_master_awlen;

  // value method ddr4_B_master_m_awsize
  output [2 : 0] ddr4_B_master_awsize;

  // value method ddr4_B_master_m_awburst
  output [1 : 0] ddr4_B_master_awburst;

  // value method ddr4_B_master_m_awlock
  output ddr4_B_master_awlock;

  // value method ddr4_B_master_m_awcache
  output [3 : 0] ddr4_B_master_awcache;

  // value method ddr4_B_master_m_awprot
  output [2 : 0] ddr4_B_master_awprot;

  // value method ddr4_B_master_m_awqos
  output [3 : 0] ddr4_B_master_awqos;

  // value method ddr4_B_master_m_awregion
  output [3 : 0] ddr4_B_master_awregion;

  // value method ddr4_B_master_m_awuser

  // action method ddr4_B_master_m_awready
  input  ddr4_B_master_awready;

  // value method ddr4_B_master_m_wvalid
  output ddr4_B_master_wvalid;

  // value method ddr4_B_master_m_wdata
  output [511 : 0] ddr4_B_master_wdata;

  // value method ddr4_B_master_m_wstrb
  output [63 : 0] ddr4_B_master_wstrb;

  // value method ddr4_B_master_m_wlast
  output ddr4_B_master_wlast;

  // value method ddr4_B_master_m_wuser

  // action method ddr4_B_master_m_wready
  input  ddr4_B_master_wready;

  // action method ddr4_B_master_m_bvalid
  input  ddr4_B_master_bvalid;
  input  [15 : 0] ddr4_B_master_bid;
  input  [1 : 0] ddr4_B_master_bresp;

  // value method ddr4_B_master_m_bready
  output ddr4_B_master_bready;

  // value method ddr4_B_master_m_arvalid
  output ddr4_B_master_arvalid;

  // value method ddr4_B_master_m_arid
  output [15 : 0] ddr4_B_master_arid;

  // value method ddr4_B_master_m_araddr
  output [63 : 0] ddr4_B_master_araddr;

  // value method ddr4_B_master_m_arlen
  output [7 : 0] ddr4_B_master_arlen;

  // value method ddr4_B_master_m_arsize
  output [2 : 0] ddr4_B_master_arsize;

  // value method ddr4_B_master_m_arburst
  output [1 : 0] ddr4_B_master_arburst;

  // value method ddr4_B_master_m_arlock
  output ddr4_B_master_arlock;

  // value method ddr4_B_master_m_arcache
  output [3 : 0] ddr4_B_master_arcache;

  // value method ddr4_B_master_m_arprot
  output [2 : 0] ddr4_B_master_arprot;

  // value method ddr4_B_master_m_arqos
  output [3 : 0] ddr4_B_master_arqos;

  // value method ddr4_B_master_m_arregion
  output [3 : 0] ddr4_B_master_arregion;

  // value method ddr4_B_master_m_aruser

  // action method ddr4_B_master_m_arready
  input  ddr4_B_master_arready;

  // action method ddr4_B_master_m_rvalid
  input  ddr4_B_master_rvalid;
  input  [15 : 0] ddr4_B_master_rid;
  input  [511 : 0] ddr4_B_master_rdata;
  input  [1 : 0] ddr4_B_master_rresp;
  input  ddr4_B_master_rlast;

  // value method ddr4_B_master_m_rready
  output ddr4_B_master_rready;

  // value method ddr4_C_master_m_awvalid
  output ddr4_C_master_awvalid;

  // value method ddr4_C_master_m_awid
  output [15 : 0] ddr4_C_master_awid;

  // value method ddr4_C_master_m_awaddr
  output [63 : 0] ddr4_C_master_awaddr;

  // value method ddr4_C_master_m_awlen
  output [7 : 0] ddr4_C_master_awlen;

  // value method ddr4_C_master_m_awsize
  output [2 : 0] ddr4_C_master_awsize;

  // value method ddr4_C_master_m_awburst
  output [1 : 0] ddr4_C_master_awburst;

  // value method ddr4_C_master_m_awlock
  output ddr4_C_master_awlock;

  // value method ddr4_C_master_m_awcache
  output [3 : 0] ddr4_C_master_awcache;

  // value method ddr4_C_master_m_awprot
  output [2 : 0] ddr4_C_master_awprot;

  // value method ddr4_C_master_m_awqos
  output [3 : 0] ddr4_C_master_awqos;

  // value method ddr4_C_master_m_awregion
  output [3 : 0] ddr4_C_master_awregion;

  // value method ddr4_C_master_m_awuser

  // action method ddr4_C_master_m_awready
  input  ddr4_C_master_awready;

  // value method ddr4_C_master_m_wvalid
  output ddr4_C_master_wvalid;

  // value method ddr4_C_master_m_wdata
  output [511 : 0] ddr4_C_master_wdata;

  // value method ddr4_C_master_m_wstrb
  output [63 : 0] ddr4_C_master_wstrb;

  // value method ddr4_C_master_m_wlast
  output ddr4_C_master_wlast;

  // value method ddr4_C_master_m_wuser

  // action method ddr4_C_master_m_wready
  input  ddr4_C_master_wready;

  // action method ddr4_C_master_m_bvalid
  input  ddr4_C_master_bvalid;
  input  [15 : 0] ddr4_C_master_bid;
  input  [1 : 0] ddr4_C_master_bresp;

  // value method ddr4_C_master_m_bready
  output ddr4_C_master_bready;

  // value method ddr4_C_master_m_arvalid
  output ddr4_C_master_arvalid;

  // value method ddr4_C_master_m_arid
  output [15 : 0] ddr4_C_master_arid;

  // value method ddr4_C_master_m_araddr
  output [63 : 0] ddr4_C_master_araddr;

  // value method ddr4_C_master_m_arlen
  output [7 : 0] ddr4_C_master_arlen;

  // value method ddr4_C_master_m_arsize
  output [2 : 0] ddr4_C_master_arsize;

  // value method ddr4_C_master_m_arburst
  output [1 : 0] ddr4_C_master_arburst;

  // value method ddr4_C_master_m_arlock
  output ddr4_C_master_arlock;

  // value method ddr4_C_master_m_arcache
  output [3 : 0] ddr4_C_master_arcache;

  // value method ddr4_C_master_m_arprot
  output [2 : 0] ddr4_C_master_arprot;

  // value method ddr4_C_master_m_arqos
  output [3 : 0] ddr4_C_master_arqos;

  // value method ddr4_C_master_m_arregion
  output [3 : 0] ddr4_C_master_arregion;

  // value method ddr4_C_master_m_aruser

  // action method ddr4_C_master_m_arready
  input  ddr4_C_master_arready;

  // action method ddr4_C_master_m_rvalid
  input  ddr4_C_master_rvalid;
  input  [15 : 0] ddr4_C_master_rid;
  input  [511 : 0] ddr4_C_master_rdata;
  input  [1 : 0] ddr4_C_master_rresp;
  input  ddr4_C_master_rlast;

  // value method ddr4_C_master_m_rready
  output ddr4_C_master_rready;

  // value method ddr4_D_master_m_awvalid
  output ddr4_D_master_awvalid;

  // value method ddr4_D_master_m_awid
  output [15 : 0] ddr4_D_master_awid;

  // value method ddr4_D_master_m_awaddr
  output [63 : 0] ddr4_D_master_awaddr;

  // value method ddr4_D_master_m_awlen
  output [7 : 0] ddr4_D_master_awlen;

  // value method ddr4_D_master_m_awsize
  output [2 : 0] ddr4_D_master_awsize;

  // value method ddr4_D_master_m_awburst
  output [1 : 0] ddr4_D_master_awburst;

  // value method ddr4_D_master_m_awlock
  output ddr4_D_master_awlock;

  // value method ddr4_D_master_m_awcache
  output [3 : 0] ddr4_D_master_awcache;

  // value method ddr4_D_master_m_awprot
  output [2 : 0] ddr4_D_master_awprot;

  // value method ddr4_D_master_m_awqos
  output [3 : 0] ddr4_D_master_awqos;

  // value method ddr4_D_master_m_awregion
  output [3 : 0] ddr4_D_master_awregion;

  // value method ddr4_D_master_m_awuser

  // action method ddr4_D_master_m_awready
  input  ddr4_D_master_awready;

  // value method ddr4_D_master_m_wvalid
  output ddr4_D_master_wvalid;

  // value method ddr4_D_master_m_wdata
  output [511 : 0] ddr4_D_master_wdata;

  // value method ddr4_D_master_m_wstrb
  output [63 : 0] ddr4_D_master_wstrb;

  // value method ddr4_D_master_m_wlast
  output ddr4_D_master_wlast;

  // value method ddr4_D_master_m_wuser

  // action method ddr4_D_master_m_wready
  input  ddr4_D_master_wready;

  // action method ddr4_D_master_m_bvalid
  input  ddr4_D_master_bvalid;
  input  [15 : 0] ddr4_D_master_bid;
  input  [1 : 0] ddr4_D_master_bresp;

  // value method ddr4_D_master_m_bready
  output ddr4_D_master_bready;

  // value method ddr4_D_master_m_arvalid
  output ddr4_D_master_arvalid;

  // value method ddr4_D_master_m_arid
  output [15 : 0] ddr4_D_master_arid;

  // value method ddr4_D_master_m_araddr
  output [63 : 0] ddr4_D_master_araddr;

  // value method ddr4_D_master_m_arlen
  output [7 : 0] ddr4_D_master_arlen;

  // value method ddr4_D_master_m_arsize
  output [2 : 0] ddr4_D_master_arsize;

  // value method ddr4_D_master_m_arburst
  output [1 : 0] ddr4_D_master_arburst;

  // value method ddr4_D_master_m_arlock
  output ddr4_D_master_arlock;

  // value method ddr4_D_master_m_arcache
  output [3 : 0] ddr4_D_master_arcache;

  // value method ddr4_D_master_m_arprot
  output [2 : 0] ddr4_D_master_arprot;

  // value method ddr4_D_master_m_arqos
  output [3 : 0] ddr4_D_master_arqos;

  // value method ddr4_D_master_m_arregion
  output [3 : 0] ddr4_D_master_arregion;

  // value method ddr4_D_master_m_aruser

  // action method ddr4_D_master_m_arready
  input  ddr4_D_master_arready;

  // action method ddr4_D_master_m_rvalid
  input  ddr4_D_master_rvalid;
  input  [15 : 0] ddr4_D_master_rid;
  input  [511 : 0] ddr4_D_master_rdata;
  input  [1 : 0] ddr4_D_master_rresp;
  input  ddr4_D_master_rlast;

  // value method ddr4_D_master_m_rready
  output ddr4_D_master_rready;

  // action method m_ddr4_ready
  input  [3 : 0] m_ddr4_ready_ddr4_A_B_C_D_ready;

  // action method m_glcount0
  input  [63 : 0] m_glcount0_glcount0;

  // action method m_glcount1
  input  [63 : 0] m_glcount1_glcount1;

  // value method m_vled
  output [15 : 0] m_vled;

  // action method m_vdip
  input  [15 : 0] m_vdip_vdip;

  // signals for module outputs
  wire [511 : 0] ddr4_A_master_wdata,
		 ddr4_B_master_wdata,
		 ddr4_C_master_wdata,
		 ddr4_D_master_wdata,
		 dma_pcis_slave_rdata;
  wire [63 : 0] ddr4_A_master_araddr,
		ddr4_A_master_awaddr,
		ddr4_A_master_wstrb,
		ddr4_B_master_araddr,
		ddr4_B_master_awaddr,
		ddr4_B_master_wstrb,
		ddr4_C_master_araddr,
		ddr4_C_master_awaddr,
		ddr4_C_master_wstrb,
		ddr4_D_master_araddr,
		ddr4_D_master_awaddr,
		ddr4_D_master_wstrb;
  wire [31 : 0] ocl_slave_rdata;
  wire [15 : 0] ddr4_A_master_arid,
		ddr4_A_master_awid,
		ddr4_B_master_arid,
		ddr4_B_master_awid,
		ddr4_C_master_arid,
		ddr4_C_master_awid,
		ddr4_D_master_arid,
		ddr4_D_master_awid,
		dma_pcis_slave_bid,
		dma_pcis_slave_rid,
		m_vled;
  wire [7 : 0] ddr4_A_master_arlen,
	       ddr4_A_master_awlen,
	       ddr4_B_master_arlen,
	       ddr4_B_master_awlen,
	       ddr4_C_master_arlen,
	       ddr4_C_master_awlen,
	       ddr4_D_master_arlen,
	       ddr4_D_master_awlen;
  wire [3 : 0] ddr4_A_master_arcache,
	       ddr4_A_master_arqos,
	       ddr4_A_master_arregion,
	       ddr4_A_master_awcache,
	       ddr4_A_master_awqos,
	       ddr4_A_master_awregion,
	       ddr4_B_master_arcache,
	       ddr4_B_master_arqos,
	       ddr4_B_master_arregion,
	       ddr4_B_master_awcache,
	       ddr4_B_master_awqos,
	       ddr4_B_master_awregion,
	       ddr4_C_master_arcache,
	       ddr4_C_master_arqos,
	       ddr4_C_master_arregion,
	       ddr4_C_master_awcache,
	       ddr4_C_master_awqos,
	       ddr4_C_master_awregion,
	       ddr4_D_master_arcache,
	       ddr4_D_master_arqos,
	       ddr4_D_master_arregion,
	       ddr4_D_master_awcache,
	       ddr4_D_master_awqos,
	       ddr4_D_master_awregion;
  wire [2 : 0] ddr4_A_master_arprot,
	       ddr4_A_master_arsize,
	       ddr4_A_master_awprot,
	       ddr4_A_master_awsize,
	       ddr4_B_master_arprot,
	       ddr4_B_master_arsize,
	       ddr4_B_master_awprot,
	       ddr4_B_master_awsize,
	       ddr4_C_master_arprot,
	       ddr4_C_master_arsize,
	       ddr4_C_master_awprot,
	       ddr4_C_master_awsize,
	       ddr4_D_master_arprot,
	       ddr4_D_master_arsize,
	       ddr4_D_master_awprot,
	       ddr4_D_master_awsize;
  wire [1 : 0] ddr4_A_master_arburst,
	       ddr4_A_master_awburst,
	       ddr4_B_master_arburst,
	       ddr4_B_master_awburst,
	       ddr4_C_master_arburst,
	       ddr4_C_master_awburst,
	       ddr4_D_master_arburst,
	       ddr4_D_master_awburst,
	       dma_pcis_slave_bresp,
	       dma_pcis_slave_rresp,
	       ocl_slave_bresp,
	       ocl_slave_rresp;
  wire ddr4_A_master_arlock,
       ddr4_A_master_arvalid,
       ddr4_A_master_awlock,
       ddr4_A_master_awvalid,
       ddr4_A_master_bready,
       ddr4_A_master_rready,
       ddr4_A_master_wlast,
       ddr4_A_master_wvalid,
       ddr4_B_master_arlock,
       ddr4_B_master_arvalid,
       ddr4_B_master_awlock,
       ddr4_B_master_awvalid,
       ddr4_B_master_bready,
       ddr4_B_master_rready,
       ddr4_B_master_wlast,
       ddr4_B_master_wvalid,
       ddr4_C_master_arlock,
       ddr4_C_master_arvalid,
       ddr4_C_master_awlock,
       ddr4_C_master_awvalid,
       ddr4_C_master_bready,
       ddr4_C_master_rready,
       ddr4_C_master_wlast,
       ddr4_C_master_wvalid,
       ddr4_D_master_arlock,
       ddr4_D_master_arvalid,
       ddr4_D_master_awlock,
       ddr4_D_master_awvalid,
       ddr4_D_master_bready,
       ddr4_D_master_rready,
       ddr4_D_master_wlast,
       ddr4_D_master_wvalid,
       dma_pcis_slave_arready,
       dma_pcis_slave_awready,
       dma_pcis_slave_bvalid,
       dma_pcis_slave_rlast,
       dma_pcis_slave_rvalid,
       dma_pcis_slave_wready,
       ocl_slave_arready,
       ocl_slave_awready,
       ocl_slave_bvalid,
       ocl_slave_rvalid,
       ocl_slave_wready;

  // register rg_ddr4_is_loaded
  reg rg_ddr4_is_loaded;
  wire rg_ddr4_is_loaded$D_IN, rg_ddr4_is_loaded$EN;

  // register rg_ddr4_ready
  reg [3 : 0] rg_ddr4_ready;
  wire [3 : 0] rg_ddr4_ready$D_IN;
  wire rg_ddr4_ready$EN;

  // register rg_initialized
  reg rg_initialized;
  wire rg_initialized$D_IN, rg_initialized$EN;

  // ports of submodule fabric
  wire [511 : 0] fabric$v_from_masters_0_rdata,
		 fabric$v_from_masters_0_wdata,
		 fabric$v_from_masters_1_rdata,
		 fabric$v_from_masters_1_wdata,
		 fabric$v_to_slaves_0_rdata,
		 fabric$v_to_slaves_0_wdata,
		 fabric$v_to_slaves_1_rdata,
		 fabric$v_to_slaves_1_wdata,
		 fabric$v_to_slaves_2_rdata,
		 fabric$v_to_slaves_2_wdata,
		 fabric$v_to_slaves_3_rdata,
		 fabric$v_to_slaves_3_wdata;
  wire [63 : 0] fabric$v_from_masters_0_araddr,
		fabric$v_from_masters_0_awaddr,
		fabric$v_from_masters_0_wstrb,
		fabric$v_from_masters_1_araddr,
		fabric$v_from_masters_1_awaddr,
		fabric$v_from_masters_1_wstrb,
		fabric$v_to_slaves_0_araddr,
		fabric$v_to_slaves_0_awaddr,
		fabric$v_to_slaves_0_wstrb,
		fabric$v_to_slaves_1_araddr,
		fabric$v_to_slaves_1_awaddr,
		fabric$v_to_slaves_1_wstrb,
		fabric$v_to_slaves_2_araddr,
		fabric$v_to_slaves_2_awaddr,
		fabric$v_to_slaves_2_wstrb,
		fabric$v_to_slaves_3_araddr,
		fabric$v_to_slaves_3_awaddr,
		fabric$v_to_slaves_3_wstrb;
  wire [15 : 0] fabric$v_from_masters_0_arid,
		fabric$v_from_masters_0_awid,
		fabric$v_from_masters_0_bid,
		fabric$v_from_masters_0_rid,
		fabric$v_from_masters_1_arid,
		fabric$v_from_masters_1_awid,
		fabric$v_from_masters_1_bid,
		fabric$v_from_masters_1_rid,
		fabric$v_to_slaves_0_arid,
		fabric$v_to_slaves_0_awid,
		fabric$v_to_slaves_0_bid,
		fabric$v_to_slaves_0_rid,
		fabric$v_to_slaves_1_arid,
		fabric$v_to_slaves_1_awid,
		fabric$v_to_slaves_1_bid,
		fabric$v_to_slaves_1_rid,
		fabric$v_to_slaves_2_arid,
		fabric$v_to_slaves_2_awid,
		fabric$v_to_slaves_2_bid,
		fabric$v_to_slaves_2_rid,
		fabric$v_to_slaves_3_arid,
		fabric$v_to_slaves_3_awid,
		fabric$v_to_slaves_3_bid,
		fabric$v_to_slaves_3_rid;
  wire [7 : 0] fabric$v_from_masters_0_arlen,
	       fabric$v_from_masters_0_awlen,
	       fabric$v_from_masters_1_arlen,
	       fabric$v_from_masters_1_awlen,
	       fabric$v_to_slaves_0_arlen,
	       fabric$v_to_slaves_0_awlen,
	       fabric$v_to_slaves_1_arlen,
	       fabric$v_to_slaves_1_awlen,
	       fabric$v_to_slaves_2_arlen,
	       fabric$v_to_slaves_2_awlen,
	       fabric$v_to_slaves_3_arlen,
	       fabric$v_to_slaves_3_awlen;
  wire [3 : 0] fabric$set_verbosity_verbosity,
	       fabric$v_from_masters_0_arcache,
	       fabric$v_from_masters_0_arqos,
	       fabric$v_from_masters_0_arregion,
	       fabric$v_from_masters_0_awcache,
	       fabric$v_from_masters_0_awqos,
	       fabric$v_from_masters_0_awregion,
	       fabric$v_from_masters_1_arcache,
	       fabric$v_from_masters_1_arqos,
	       fabric$v_from_masters_1_arregion,
	       fabric$v_from_masters_1_awcache,
	       fabric$v_from_masters_1_awqos,
	       fabric$v_from_masters_1_awregion,
	       fabric$v_to_slaves_0_arcache,
	       fabric$v_to_slaves_0_arqos,
	       fabric$v_to_slaves_0_arregion,
	       fabric$v_to_slaves_0_awcache,
	       fabric$v_to_slaves_0_awqos,
	       fabric$v_to_slaves_0_awregion,
	       fabric$v_to_slaves_1_arcache,
	       fabric$v_to_slaves_1_arqos,
	       fabric$v_to_slaves_1_arregion,
	       fabric$v_to_slaves_1_awcache,
	       fabric$v_to_slaves_1_awqos,
	       fabric$v_to_slaves_1_awregion,
	       fabric$v_to_slaves_2_arcache,
	       fabric$v_to_slaves_2_arqos,
	       fabric$v_to_slaves_2_arregion,
	       fabric$v_to_slaves_2_awcache,
	       fabric$v_to_slaves_2_awqos,
	       fabric$v_to_slaves_2_awregion,
	       fabric$v_to_slaves_3_arcache,
	       fabric$v_to_slaves_3_arqos,
	       fabric$v_to_slaves_3_arregion,
	       fabric$v_to_slaves_3_awcache,
	       fabric$v_to_slaves_3_awqos,
	       fabric$v_to_slaves_3_awregion;
  wire [2 : 0] fabric$v_from_masters_0_arprot,
	       fabric$v_from_masters_0_arsize,
	       fabric$v_from_masters_0_awprot,
	       fabric$v_from_masters_0_awsize,
	       fabric$v_from_masters_1_arprot,
	       fabric$v_from_masters_1_arsize,
	       fabric$v_from_masters_1_awprot,
	       fabric$v_from_masters_1_awsize,
	       fabric$v_to_slaves_0_arprot,
	       fabric$v_to_slaves_0_arsize,
	       fabric$v_to_slaves_0_awprot,
	       fabric$v_to_slaves_0_awsize,
	       fabric$v_to_slaves_1_arprot,
	       fabric$v_to_slaves_1_arsize,
	       fabric$v_to_slaves_1_awprot,
	       fabric$v_to_slaves_1_awsize,
	       fabric$v_to_slaves_2_arprot,
	       fabric$v_to_slaves_2_arsize,
	       fabric$v_to_slaves_2_awprot,
	       fabric$v_to_slaves_2_awsize,
	       fabric$v_to_slaves_3_arprot,
	       fabric$v_to_slaves_3_arsize,
	       fabric$v_to_slaves_3_awprot,
	       fabric$v_to_slaves_3_awsize;
  wire [1 : 0] fabric$v_from_masters_0_arburst,
	       fabric$v_from_masters_0_awburst,
	       fabric$v_from_masters_0_bresp,
	       fabric$v_from_masters_0_rresp,
	       fabric$v_from_masters_1_arburst,
	       fabric$v_from_masters_1_awburst,
	       fabric$v_from_masters_1_bresp,
	       fabric$v_from_masters_1_rresp,
	       fabric$v_to_slaves_0_arburst,
	       fabric$v_to_slaves_0_awburst,
	       fabric$v_to_slaves_0_bresp,
	       fabric$v_to_slaves_0_rresp,
	       fabric$v_to_slaves_1_arburst,
	       fabric$v_to_slaves_1_awburst,
	       fabric$v_to_slaves_1_bresp,
	       fabric$v_to_slaves_1_rresp,
	       fabric$v_to_slaves_2_arburst,
	       fabric$v_to_slaves_2_awburst,
	       fabric$v_to_slaves_2_bresp,
	       fabric$v_to_slaves_2_rresp,
	       fabric$v_to_slaves_3_arburst,
	       fabric$v_to_slaves_3_awburst,
	       fabric$v_to_slaves_3_bresp,
	       fabric$v_to_slaves_3_rresp;
  wire fabric$EN_reset,
       fabric$EN_set_verbosity,
       fabric$v_from_masters_0_arlock,
       fabric$v_from_masters_0_arready,
       fabric$v_from_masters_0_arvalid,
       fabric$v_from_masters_0_awlock,
       fabric$v_from_masters_0_awready,
       fabric$v_from_masters_0_awvalid,
       fabric$v_from_masters_0_bready,
       fabric$v_from_masters_0_bvalid,
       fabric$v_from_masters_0_rlast,
       fabric$v_from_masters_0_rready,
       fabric$v_from_masters_0_rvalid,
       fabric$v_from_masters_0_wlast,
       fabric$v_from_masters_0_wready,
       fabric$v_from_masters_0_wvalid,
       fabric$v_from_masters_1_arlock,
       fabric$v_from_masters_1_arready,
       fabric$v_from_masters_1_arvalid,
       fabric$v_from_masters_1_awlock,
       fabric$v_from_masters_1_awready,
       fabric$v_from_masters_1_awvalid,
       fabric$v_from_masters_1_bready,
       fabric$v_from_masters_1_bvalid,
       fabric$v_from_masters_1_rlast,
       fabric$v_from_masters_1_rready,
       fabric$v_from_masters_1_rvalid,
       fabric$v_from_masters_1_wlast,
       fabric$v_from_masters_1_wready,
       fabric$v_from_masters_1_wvalid,
       fabric$v_to_slaves_0_arlock,
       fabric$v_to_slaves_0_arready,
       fabric$v_to_slaves_0_arvalid,
       fabric$v_to_slaves_0_awlock,
       fabric$v_to_slaves_0_awready,
       fabric$v_to_slaves_0_awvalid,
       fabric$v_to_slaves_0_bready,
       fabric$v_to_slaves_0_bvalid,
       fabric$v_to_slaves_0_rlast,
       fabric$v_to_slaves_0_rready,
       fabric$v_to_slaves_0_rvalid,
       fabric$v_to_slaves_0_wlast,
       fabric$v_to_slaves_0_wready,
       fabric$v_to_slaves_0_wvalid,
       fabric$v_to_slaves_1_arlock,
       fabric$v_to_slaves_1_arready,
       fabric$v_to_slaves_1_arvalid,
       fabric$v_to_slaves_1_awlock,
       fabric$v_to_slaves_1_awready,
       fabric$v_to_slaves_1_awvalid,
       fabric$v_to_slaves_1_bready,
       fabric$v_to_slaves_1_bvalid,
       fabric$v_to_slaves_1_rlast,
       fabric$v_to_slaves_1_rready,
       fabric$v_to_slaves_1_rvalid,
       fabric$v_to_slaves_1_wlast,
       fabric$v_to_slaves_1_wready,
       fabric$v_to_slaves_1_wvalid,
       fabric$v_to_slaves_2_arlock,
       fabric$v_to_slaves_2_arready,
       fabric$v_to_slaves_2_arvalid,
       fabric$v_to_slaves_2_awlock,
       fabric$v_to_slaves_2_awready,
       fabric$v_to_slaves_2_awvalid,
       fabric$v_to_slaves_2_bready,
       fabric$v_to_slaves_2_bvalid,
       fabric$v_to_slaves_2_rlast,
       fabric$v_to_slaves_2_rready,
       fabric$v_to_slaves_2_rvalid,
       fabric$v_to_slaves_2_wlast,
       fabric$v_to_slaves_2_wready,
       fabric$v_to_slaves_2_wvalid,
       fabric$v_to_slaves_3_arlock,
       fabric$v_to_slaves_3_arready,
       fabric$v_to_slaves_3_arvalid,
       fabric$v_to_slaves_3_awlock,
       fabric$v_to_slaves_3_awready,
       fabric$v_to_slaves_3_awvalid,
       fabric$v_to_slaves_3_bready,
       fabric$v_to_slaves_3_bvalid,
       fabric$v_to_slaves_3_rlast,
       fabric$v_to_slaves_3_rready,
       fabric$v_to_slaves_3_rvalid,
       fabric$v_to_slaves_3_wlast,
       fabric$v_to_slaves_3_wready,
       fabric$v_to_slaves_3_wvalid;

  // ports of submodule ocl_adapter
  wire [31 : 0] ocl_adapter$ocl_slave_araddr,
		ocl_adapter$ocl_slave_awaddr,
		ocl_adapter$ocl_slave_rdata,
		ocl_adapter$ocl_slave_wdata,
		ocl_adapter$v_from_host_0_first,
		ocl_adapter$v_from_host_1_first,
		ocl_adapter$v_from_host_2_first,
		ocl_adapter$v_from_host_4_first,
		ocl_adapter$v_to_host_0_enq_x,
		ocl_adapter$v_to_host_1_enq_x,
		ocl_adapter$v_to_host_2_enq_x,
		ocl_adapter$v_to_host_3_enq_x;
  wire [3 : 0] ocl_adapter$ocl_slave_wstrb;
  wire [2 : 0] ocl_adapter$ocl_slave_arprot, ocl_adapter$ocl_slave_awprot;
  wire [1 : 0] ocl_adapter$ocl_slave_bresp, ocl_adapter$ocl_slave_rresp;
  wire ocl_adapter$EN_v_from_host_0_deq,
       ocl_adapter$EN_v_from_host_1_deq,
       ocl_adapter$EN_v_from_host_2_deq,
       ocl_adapter$EN_v_from_host_3_deq,
       ocl_adapter$EN_v_from_host_4_deq,
       ocl_adapter$EN_v_to_host_0_enq,
       ocl_adapter$EN_v_to_host_1_enq,
       ocl_adapter$EN_v_to_host_2_enq,
       ocl_adapter$EN_v_to_host_3_enq,
       ocl_adapter$RDY_v_from_host_0_deq,
       ocl_adapter$RDY_v_from_host_0_first,
       ocl_adapter$RDY_v_from_host_1_deq,
       ocl_adapter$RDY_v_from_host_1_first,
       ocl_adapter$RDY_v_from_host_2_deq,
       ocl_adapter$RDY_v_from_host_2_first,
       ocl_adapter$RDY_v_from_host_4_deq,
       ocl_adapter$RDY_v_from_host_4_first,
       ocl_adapter$RDY_v_to_host_0_enq,
       ocl_adapter$RDY_v_to_host_1_enq,
       ocl_adapter$RDY_v_to_host_2_enq,
       ocl_adapter$ocl_slave_arready,
       ocl_adapter$ocl_slave_arvalid,
       ocl_adapter$ocl_slave_awready,
       ocl_adapter$ocl_slave_awvalid,
       ocl_adapter$ocl_slave_bready,
       ocl_adapter$ocl_slave_bvalid,
       ocl_adapter$ocl_slave_rready,
       ocl_adapter$ocl_slave_rvalid,
       ocl_adapter$ocl_slave_wready,
       ocl_adapter$ocl_slave_wvalid;

  // ports of submodule soc_top
  wire [511 : 0] soc_top$to_ddr4_rdata, soc_top$to_ddr4_wdata;
  wire [63 : 0] soc_top$ma_set_verbosity_logdelay1,
		soc_top$ma_set_watch_tohost_tohost_addr,
		soc_top$to_ddr4_araddr,
		soc_top$to_ddr4_awaddr,
		soc_top$to_ddr4_wstrb;
  wire [31 : 0] soc_top$from_aws_host_put, soc_top$to_aws_host_get;
  wire [15 : 0] soc_top$to_ddr4_arid,
		soc_top$to_ddr4_awid,
		soc_top$to_ddr4_bid,
		soc_top$to_ddr4_rid;
  wire [7 : 0] soc_top$get_to_console_get,
	       soc_top$mv_status,
	       soc_top$put_from_console_put,
	       soc_top$to_ddr4_arlen,
	       soc_top$to_ddr4_awlen;
  wire [3 : 0] soc_top$ma_set_verbosity_verbosity1,
	       soc_top$to_ddr4_arcache,
	       soc_top$to_ddr4_arqos,
	       soc_top$to_ddr4_arregion,
	       soc_top$to_ddr4_awcache,
	       soc_top$to_ddr4_awqos,
	       soc_top$to_ddr4_awregion;
  wire [2 : 0] soc_top$to_ddr4_arprot,
	       soc_top$to_ddr4_arsize,
	       soc_top$to_ddr4_awprot,
	       soc_top$to_ddr4_awsize;
  wire [1 : 0] soc_top$to_ddr4_arburst,
	       soc_top$to_ddr4_awburst,
	       soc_top$to_ddr4_bresp,
	       soc_top$to_ddr4_rresp;
  wire soc_top$EN_from_aws_host_put,
       soc_top$EN_get_to_console_get,
       soc_top$EN_ma_aws_host_to_hw_interrupt,
       soc_top$EN_ma_ddr4_ready,
       soc_top$EN_ma_set_verbosity,
       soc_top$EN_ma_set_watch_tohost,
       soc_top$EN_put_from_console_put,
       soc_top$EN_to_aws_host_get,
       soc_top$RDY_from_aws_host_put,
       soc_top$RDY_get_to_console_get,
       soc_top$RDY_ma_ddr4_ready,
       soc_top$RDY_ma_set_watch_tohost,
       soc_top$RDY_put_from_console_put,
       soc_top$RDY_to_aws_host_get,
       soc_top$ma_aws_host_to_hw_interrupt_x,
       soc_top$ma_set_watch_tohost_watch_tohost,
       soc_top$to_ddr4_arlock,
       soc_top$to_ddr4_arready,
       soc_top$to_ddr4_arvalid,
       soc_top$to_ddr4_awlock,
       soc_top$to_ddr4_awready,
       soc_top$to_ddr4_awvalid,
       soc_top$to_ddr4_bready,
       soc_top$to_ddr4_bvalid,
       soc_top$to_ddr4_rlast,
       soc_top$to_ddr4_rready,
       soc_top$to_ddr4_rvalid,
       soc_top$to_ddr4_wlast,
       soc_top$to_ddr4_wready,
       soc_top$to_ddr4_wvalid;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_UART_to_console,
       CAN_FIRE_RL_rl_aws_host_to_hw_interrupt,
       CAN_FIRE_RL_rl_aws_host_to_hw_mem_rsp,
       CAN_FIRE_RL_rl_console_to_UART,
       CAN_FIRE_RL_rl_host_to_hw_control,
       CAN_FIRE_RL_rl_hw_to_aws_host_mem_req,
       CAN_FIRE_RL_rl_hw_to_host_status,
       CAN_FIRE_RL_rl_initialize,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_ddr4_A_master_m_arready,
       CAN_FIRE_ddr4_A_master_m_awready,
       CAN_FIRE_ddr4_A_master_m_bvalid,
       CAN_FIRE_ddr4_A_master_m_rvalid,
       CAN_FIRE_ddr4_A_master_m_wready,
       CAN_FIRE_ddr4_B_master_m_arready,
       CAN_FIRE_ddr4_B_master_m_awready,
       CAN_FIRE_ddr4_B_master_m_bvalid,
       CAN_FIRE_ddr4_B_master_m_rvalid,
       CAN_FIRE_ddr4_B_master_m_wready,
       CAN_FIRE_ddr4_C_master_m_arready,
       CAN_FIRE_ddr4_C_master_m_awready,
       CAN_FIRE_ddr4_C_master_m_bvalid,
       CAN_FIRE_ddr4_C_master_m_rvalid,
       CAN_FIRE_ddr4_C_master_m_wready,
       CAN_FIRE_ddr4_D_master_m_arready,
       CAN_FIRE_ddr4_D_master_m_awready,
       CAN_FIRE_ddr4_D_master_m_bvalid,
       CAN_FIRE_ddr4_D_master_m_rvalid,
       CAN_FIRE_ddr4_D_master_m_wready,
       CAN_FIRE_dma_pcis_slave_m_arvalid,
       CAN_FIRE_dma_pcis_slave_m_awvalid,
       CAN_FIRE_dma_pcis_slave_m_bready,
       CAN_FIRE_dma_pcis_slave_m_rready,
       CAN_FIRE_dma_pcis_slave_m_wvalid,
       CAN_FIRE_m_ddr4_ready,
       CAN_FIRE_m_glcount0,
       CAN_FIRE_m_glcount1,
       CAN_FIRE_m_vdip,
       CAN_FIRE_ocl_slave_m_arvalid,
       CAN_FIRE_ocl_slave_m_awvalid,
       CAN_FIRE_ocl_slave_m_bready,
       CAN_FIRE_ocl_slave_m_rready,
       CAN_FIRE_ocl_slave_m_wvalid,
       WILL_FIRE_RL_rl_UART_to_console,
       WILL_FIRE_RL_rl_aws_host_to_hw_interrupt,
       WILL_FIRE_RL_rl_aws_host_to_hw_mem_rsp,
       WILL_FIRE_RL_rl_console_to_UART,
       WILL_FIRE_RL_rl_host_to_hw_control,
       WILL_FIRE_RL_rl_hw_to_aws_host_mem_req,
       WILL_FIRE_RL_rl_hw_to_host_status,
       WILL_FIRE_RL_rl_initialize,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_ddr4_A_master_m_arready,
       WILL_FIRE_ddr4_A_master_m_awready,
       WILL_FIRE_ddr4_A_master_m_bvalid,
       WILL_FIRE_ddr4_A_master_m_rvalid,
       WILL_FIRE_ddr4_A_master_m_wready,
       WILL_FIRE_ddr4_B_master_m_arready,
       WILL_FIRE_ddr4_B_master_m_awready,
       WILL_FIRE_ddr4_B_master_m_bvalid,
       WILL_FIRE_ddr4_B_master_m_rvalid,
       WILL_FIRE_ddr4_B_master_m_wready,
       WILL_FIRE_ddr4_C_master_m_arready,
       WILL_FIRE_ddr4_C_master_m_awready,
       WILL_FIRE_ddr4_C_master_m_bvalid,
       WILL_FIRE_ddr4_C_master_m_rvalid,
       WILL_FIRE_ddr4_C_master_m_wready,
       WILL_FIRE_ddr4_D_master_m_arready,
       WILL_FIRE_ddr4_D_master_m_awready,
       WILL_FIRE_ddr4_D_master_m_bvalid,
       WILL_FIRE_ddr4_D_master_m_rvalid,
       WILL_FIRE_ddr4_D_master_m_wready,
       WILL_FIRE_dma_pcis_slave_m_arvalid,
       WILL_FIRE_dma_pcis_slave_m_awvalid,
       WILL_FIRE_dma_pcis_slave_m_bready,
       WILL_FIRE_dma_pcis_slave_m_rready,
       WILL_FIRE_dma_pcis_slave_m_wvalid,
       WILL_FIRE_m_ddr4_ready,
       WILL_FIRE_m_glcount0,
       WILL_FIRE_m_glcount1,
       WILL_FIRE_m_vdip,
       WILL_FIRE_ocl_slave_m_arvalid,
       WILL_FIRE_ocl_slave_m_awvalid,
       WILL_FIRE_ocl_slave_m_bready,
       WILL_FIRE_ocl_slave_m_rready,
       WILL_FIRE_ocl_slave_m_wvalid;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h4974;
  reg [31 : 0] v__h4968;
  // synopsys translate_on

  // remaining internal signals
  wire [63 : 0] logdelay__h3386;
  wire [31 : 0] _theResult____h3630,
		status__h3818,
		x__h3555,
		x__h3814,
		y__h3815;
  wire [23 : 0] IF_rg_initialized_5_THEN_1_ELSE_0___d36;
  wire ocl_adapter_RDY_v_from_host_0_first_AND_ocl_ad_ETC___d15;

  // action method dma_pcis_slave_m_awvalid
  assign CAN_FIRE_dma_pcis_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_dma_pcis_slave_m_awvalid = 1'd1 ;

  // value method dma_pcis_slave_m_awready
  assign dma_pcis_slave_awready = fabric$v_from_masters_0_awready ;

  // action method dma_pcis_slave_m_wvalid
  assign CAN_FIRE_dma_pcis_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_dma_pcis_slave_m_wvalid = 1'd1 ;

  // value method dma_pcis_slave_m_wready
  assign dma_pcis_slave_wready = fabric$v_from_masters_0_wready ;

  // value method dma_pcis_slave_m_bvalid
  assign dma_pcis_slave_bvalid = fabric$v_from_masters_0_bvalid ;

  // value method dma_pcis_slave_m_bid
  assign dma_pcis_slave_bid = fabric$v_from_masters_0_bid ;

  // value method dma_pcis_slave_m_bresp
  assign dma_pcis_slave_bresp = fabric$v_from_masters_0_bresp ;

  // action method dma_pcis_slave_m_bready
  assign CAN_FIRE_dma_pcis_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_dma_pcis_slave_m_bready = 1'd1 ;

  // action method dma_pcis_slave_m_arvalid
  assign CAN_FIRE_dma_pcis_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_dma_pcis_slave_m_arvalid = 1'd1 ;

  // value method dma_pcis_slave_m_arready
  assign dma_pcis_slave_arready = fabric$v_from_masters_0_arready ;

  // value method dma_pcis_slave_m_rvalid
  assign dma_pcis_slave_rvalid = fabric$v_from_masters_0_rvalid ;

  // value method dma_pcis_slave_m_rid
  assign dma_pcis_slave_rid = fabric$v_from_masters_0_rid ;

  // value method dma_pcis_slave_m_rdata
  assign dma_pcis_slave_rdata = fabric$v_from_masters_0_rdata ;

  // value method dma_pcis_slave_m_rresp
  assign dma_pcis_slave_rresp = fabric$v_from_masters_0_rresp ;

  // value method dma_pcis_slave_m_rlast
  assign dma_pcis_slave_rlast = fabric$v_from_masters_0_rlast ;

  // action method dma_pcis_slave_m_rready
  assign CAN_FIRE_dma_pcis_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_dma_pcis_slave_m_rready = 1'd1 ;

  // action method ocl_slave_m_awvalid
  assign CAN_FIRE_ocl_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_ocl_slave_m_awvalid = 1'd1 ;

  // value method ocl_slave_m_awready
  assign ocl_slave_awready = ocl_adapter$ocl_slave_awready ;

  // action method ocl_slave_m_wvalid
  assign CAN_FIRE_ocl_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_ocl_slave_m_wvalid = 1'd1 ;

  // value method ocl_slave_m_wready
  assign ocl_slave_wready = ocl_adapter$ocl_slave_wready ;

  // value method ocl_slave_m_bvalid
  assign ocl_slave_bvalid = ocl_adapter$ocl_slave_bvalid ;

  // value method ocl_slave_m_bresp
  assign ocl_slave_bresp = ocl_adapter$ocl_slave_bresp ;

  // action method ocl_slave_m_bready
  assign CAN_FIRE_ocl_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_ocl_slave_m_bready = 1'd1 ;

  // action method ocl_slave_m_arvalid
  assign CAN_FIRE_ocl_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_ocl_slave_m_arvalid = 1'd1 ;

  // value method ocl_slave_m_arready
  assign ocl_slave_arready = ocl_adapter$ocl_slave_arready ;

  // value method ocl_slave_m_rvalid
  assign ocl_slave_rvalid = ocl_adapter$ocl_slave_rvalid ;

  // value method ocl_slave_m_rresp
  assign ocl_slave_rresp = ocl_adapter$ocl_slave_rresp ;

  // value method ocl_slave_m_rdata
  assign ocl_slave_rdata = ocl_adapter$ocl_slave_rdata ;

  // action method ocl_slave_m_rready
  assign CAN_FIRE_ocl_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_ocl_slave_m_rready = 1'd1 ;

  // value method ddr4_A_master_m_awvalid
  assign ddr4_A_master_awvalid = fabric$v_to_slaves_0_awvalid ;

  // value method ddr4_A_master_m_awid
  assign ddr4_A_master_awid = fabric$v_to_slaves_0_awid ;

  // value method ddr4_A_master_m_awaddr
  assign ddr4_A_master_awaddr = fabric$v_to_slaves_0_awaddr ;

  // value method ddr4_A_master_m_awlen
  assign ddr4_A_master_awlen = fabric$v_to_slaves_0_awlen ;

  // value method ddr4_A_master_m_awsize
  assign ddr4_A_master_awsize = fabric$v_to_slaves_0_awsize ;

  // value method ddr4_A_master_m_awburst
  assign ddr4_A_master_awburst = fabric$v_to_slaves_0_awburst ;

  // value method ddr4_A_master_m_awlock
  assign ddr4_A_master_awlock = fabric$v_to_slaves_0_awlock ;

  // value method ddr4_A_master_m_awcache
  assign ddr4_A_master_awcache = fabric$v_to_slaves_0_awcache ;

  // value method ddr4_A_master_m_awprot
  assign ddr4_A_master_awprot = fabric$v_to_slaves_0_awprot ;

  // value method ddr4_A_master_m_awqos
  assign ddr4_A_master_awqos = fabric$v_to_slaves_0_awqos ;

  // value method ddr4_A_master_m_awregion
  assign ddr4_A_master_awregion = fabric$v_to_slaves_0_awregion ;

  // action method ddr4_A_master_m_awready
  assign CAN_FIRE_ddr4_A_master_m_awready = 1'd1 ;
  assign WILL_FIRE_ddr4_A_master_m_awready = 1'd1 ;

  // value method ddr4_A_master_m_wvalid
  assign ddr4_A_master_wvalid = fabric$v_to_slaves_0_wvalid ;

  // value method ddr4_A_master_m_wdata
  assign ddr4_A_master_wdata = fabric$v_to_slaves_0_wdata ;

  // value method ddr4_A_master_m_wstrb
  assign ddr4_A_master_wstrb = fabric$v_to_slaves_0_wstrb ;

  // value method ddr4_A_master_m_wlast
  assign ddr4_A_master_wlast = fabric$v_to_slaves_0_wlast ;

  // action method ddr4_A_master_m_wready
  assign CAN_FIRE_ddr4_A_master_m_wready = 1'd1 ;
  assign WILL_FIRE_ddr4_A_master_m_wready = 1'd1 ;

  // action method ddr4_A_master_m_bvalid
  assign CAN_FIRE_ddr4_A_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_A_master_m_bvalid = 1'd1 ;

  // value method ddr4_A_master_m_bready
  assign ddr4_A_master_bready = fabric$v_to_slaves_0_bready ;

  // value method ddr4_A_master_m_arvalid
  assign ddr4_A_master_arvalid = fabric$v_to_slaves_0_arvalid ;

  // value method ddr4_A_master_m_arid
  assign ddr4_A_master_arid = fabric$v_to_slaves_0_arid ;

  // value method ddr4_A_master_m_araddr
  assign ddr4_A_master_araddr = fabric$v_to_slaves_0_araddr ;

  // value method ddr4_A_master_m_arlen
  assign ddr4_A_master_arlen = fabric$v_to_slaves_0_arlen ;

  // value method ddr4_A_master_m_arsize
  assign ddr4_A_master_arsize = fabric$v_to_slaves_0_arsize ;

  // value method ddr4_A_master_m_arburst
  assign ddr4_A_master_arburst = fabric$v_to_slaves_0_arburst ;

  // value method ddr4_A_master_m_arlock
  assign ddr4_A_master_arlock = fabric$v_to_slaves_0_arlock ;

  // value method ddr4_A_master_m_arcache
  assign ddr4_A_master_arcache = fabric$v_to_slaves_0_arcache ;

  // value method ddr4_A_master_m_arprot
  assign ddr4_A_master_arprot = fabric$v_to_slaves_0_arprot ;

  // value method ddr4_A_master_m_arqos
  assign ddr4_A_master_arqos = fabric$v_to_slaves_0_arqos ;

  // value method ddr4_A_master_m_arregion
  assign ddr4_A_master_arregion = fabric$v_to_slaves_0_arregion ;

  // action method ddr4_A_master_m_arready
  assign CAN_FIRE_ddr4_A_master_m_arready = 1'd1 ;
  assign WILL_FIRE_ddr4_A_master_m_arready = 1'd1 ;

  // action method ddr4_A_master_m_rvalid
  assign CAN_FIRE_ddr4_A_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_A_master_m_rvalid = 1'd1 ;

  // value method ddr4_A_master_m_rready
  assign ddr4_A_master_rready = fabric$v_to_slaves_0_rready ;

  // value method ddr4_B_master_m_awvalid
  assign ddr4_B_master_awvalid = fabric$v_to_slaves_1_awvalid ;

  // value method ddr4_B_master_m_awid
  assign ddr4_B_master_awid = fabric$v_to_slaves_1_awid ;

  // value method ddr4_B_master_m_awaddr
  assign ddr4_B_master_awaddr = fabric$v_to_slaves_1_awaddr ;

  // value method ddr4_B_master_m_awlen
  assign ddr4_B_master_awlen = fabric$v_to_slaves_1_awlen ;

  // value method ddr4_B_master_m_awsize
  assign ddr4_B_master_awsize = fabric$v_to_slaves_1_awsize ;

  // value method ddr4_B_master_m_awburst
  assign ddr4_B_master_awburst = fabric$v_to_slaves_1_awburst ;

  // value method ddr4_B_master_m_awlock
  assign ddr4_B_master_awlock = fabric$v_to_slaves_1_awlock ;

  // value method ddr4_B_master_m_awcache
  assign ddr4_B_master_awcache = fabric$v_to_slaves_1_awcache ;

  // value method ddr4_B_master_m_awprot
  assign ddr4_B_master_awprot = fabric$v_to_slaves_1_awprot ;

  // value method ddr4_B_master_m_awqos
  assign ddr4_B_master_awqos = fabric$v_to_slaves_1_awqos ;

  // value method ddr4_B_master_m_awregion
  assign ddr4_B_master_awregion = fabric$v_to_slaves_1_awregion ;

  // action method ddr4_B_master_m_awready
  assign CAN_FIRE_ddr4_B_master_m_awready = 1'd1 ;
  assign WILL_FIRE_ddr4_B_master_m_awready = 1'd1 ;

  // value method ddr4_B_master_m_wvalid
  assign ddr4_B_master_wvalid = fabric$v_to_slaves_1_wvalid ;

  // value method ddr4_B_master_m_wdata
  assign ddr4_B_master_wdata = fabric$v_to_slaves_1_wdata ;

  // value method ddr4_B_master_m_wstrb
  assign ddr4_B_master_wstrb = fabric$v_to_slaves_1_wstrb ;

  // value method ddr4_B_master_m_wlast
  assign ddr4_B_master_wlast = fabric$v_to_slaves_1_wlast ;

  // action method ddr4_B_master_m_wready
  assign CAN_FIRE_ddr4_B_master_m_wready = 1'd1 ;
  assign WILL_FIRE_ddr4_B_master_m_wready = 1'd1 ;

  // action method ddr4_B_master_m_bvalid
  assign CAN_FIRE_ddr4_B_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_B_master_m_bvalid = 1'd1 ;

  // value method ddr4_B_master_m_bready
  assign ddr4_B_master_bready = fabric$v_to_slaves_1_bready ;

  // value method ddr4_B_master_m_arvalid
  assign ddr4_B_master_arvalid = fabric$v_to_slaves_1_arvalid ;

  // value method ddr4_B_master_m_arid
  assign ddr4_B_master_arid = fabric$v_to_slaves_1_arid ;

  // value method ddr4_B_master_m_araddr
  assign ddr4_B_master_araddr = fabric$v_to_slaves_1_araddr ;

  // value method ddr4_B_master_m_arlen
  assign ddr4_B_master_arlen = fabric$v_to_slaves_1_arlen ;

  // value method ddr4_B_master_m_arsize
  assign ddr4_B_master_arsize = fabric$v_to_slaves_1_arsize ;

  // value method ddr4_B_master_m_arburst
  assign ddr4_B_master_arburst = fabric$v_to_slaves_1_arburst ;

  // value method ddr4_B_master_m_arlock
  assign ddr4_B_master_arlock = fabric$v_to_slaves_1_arlock ;

  // value method ddr4_B_master_m_arcache
  assign ddr4_B_master_arcache = fabric$v_to_slaves_1_arcache ;

  // value method ddr4_B_master_m_arprot
  assign ddr4_B_master_arprot = fabric$v_to_slaves_1_arprot ;

  // value method ddr4_B_master_m_arqos
  assign ddr4_B_master_arqos = fabric$v_to_slaves_1_arqos ;

  // value method ddr4_B_master_m_arregion
  assign ddr4_B_master_arregion = fabric$v_to_slaves_1_arregion ;

  // action method ddr4_B_master_m_arready
  assign CAN_FIRE_ddr4_B_master_m_arready = 1'd1 ;
  assign WILL_FIRE_ddr4_B_master_m_arready = 1'd1 ;

  // action method ddr4_B_master_m_rvalid
  assign CAN_FIRE_ddr4_B_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_B_master_m_rvalid = 1'd1 ;

  // value method ddr4_B_master_m_rready
  assign ddr4_B_master_rready = fabric$v_to_slaves_1_rready ;

  // value method ddr4_C_master_m_awvalid
  assign ddr4_C_master_awvalid = fabric$v_to_slaves_2_awvalid ;

  // value method ddr4_C_master_m_awid
  assign ddr4_C_master_awid = fabric$v_to_slaves_2_awid ;

  // value method ddr4_C_master_m_awaddr
  assign ddr4_C_master_awaddr = fabric$v_to_slaves_2_awaddr ;

  // value method ddr4_C_master_m_awlen
  assign ddr4_C_master_awlen = fabric$v_to_slaves_2_awlen ;

  // value method ddr4_C_master_m_awsize
  assign ddr4_C_master_awsize = fabric$v_to_slaves_2_awsize ;

  // value method ddr4_C_master_m_awburst
  assign ddr4_C_master_awburst = fabric$v_to_slaves_2_awburst ;

  // value method ddr4_C_master_m_awlock
  assign ddr4_C_master_awlock = fabric$v_to_slaves_2_awlock ;

  // value method ddr4_C_master_m_awcache
  assign ddr4_C_master_awcache = fabric$v_to_slaves_2_awcache ;

  // value method ddr4_C_master_m_awprot
  assign ddr4_C_master_awprot = fabric$v_to_slaves_2_awprot ;

  // value method ddr4_C_master_m_awqos
  assign ddr4_C_master_awqos = fabric$v_to_slaves_2_awqos ;

  // value method ddr4_C_master_m_awregion
  assign ddr4_C_master_awregion = fabric$v_to_slaves_2_awregion ;

  // action method ddr4_C_master_m_awready
  assign CAN_FIRE_ddr4_C_master_m_awready = 1'd1 ;
  assign WILL_FIRE_ddr4_C_master_m_awready = 1'd1 ;

  // value method ddr4_C_master_m_wvalid
  assign ddr4_C_master_wvalid = fabric$v_to_slaves_2_wvalid ;

  // value method ddr4_C_master_m_wdata
  assign ddr4_C_master_wdata = fabric$v_to_slaves_2_wdata ;

  // value method ddr4_C_master_m_wstrb
  assign ddr4_C_master_wstrb = fabric$v_to_slaves_2_wstrb ;

  // value method ddr4_C_master_m_wlast
  assign ddr4_C_master_wlast = fabric$v_to_slaves_2_wlast ;

  // action method ddr4_C_master_m_wready
  assign CAN_FIRE_ddr4_C_master_m_wready = 1'd1 ;
  assign WILL_FIRE_ddr4_C_master_m_wready = 1'd1 ;

  // action method ddr4_C_master_m_bvalid
  assign CAN_FIRE_ddr4_C_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_C_master_m_bvalid = 1'd1 ;

  // value method ddr4_C_master_m_bready
  assign ddr4_C_master_bready = fabric$v_to_slaves_2_bready ;

  // value method ddr4_C_master_m_arvalid
  assign ddr4_C_master_arvalid = fabric$v_to_slaves_2_arvalid ;

  // value method ddr4_C_master_m_arid
  assign ddr4_C_master_arid = fabric$v_to_slaves_2_arid ;

  // value method ddr4_C_master_m_araddr
  assign ddr4_C_master_araddr = fabric$v_to_slaves_2_araddr ;

  // value method ddr4_C_master_m_arlen
  assign ddr4_C_master_arlen = fabric$v_to_slaves_2_arlen ;

  // value method ddr4_C_master_m_arsize
  assign ddr4_C_master_arsize = fabric$v_to_slaves_2_arsize ;

  // value method ddr4_C_master_m_arburst
  assign ddr4_C_master_arburst = fabric$v_to_slaves_2_arburst ;

  // value method ddr4_C_master_m_arlock
  assign ddr4_C_master_arlock = fabric$v_to_slaves_2_arlock ;

  // value method ddr4_C_master_m_arcache
  assign ddr4_C_master_arcache = fabric$v_to_slaves_2_arcache ;

  // value method ddr4_C_master_m_arprot
  assign ddr4_C_master_arprot = fabric$v_to_slaves_2_arprot ;

  // value method ddr4_C_master_m_arqos
  assign ddr4_C_master_arqos = fabric$v_to_slaves_2_arqos ;

  // value method ddr4_C_master_m_arregion
  assign ddr4_C_master_arregion = fabric$v_to_slaves_2_arregion ;

  // action method ddr4_C_master_m_arready
  assign CAN_FIRE_ddr4_C_master_m_arready = 1'd1 ;
  assign WILL_FIRE_ddr4_C_master_m_arready = 1'd1 ;

  // action method ddr4_C_master_m_rvalid
  assign CAN_FIRE_ddr4_C_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_C_master_m_rvalid = 1'd1 ;

  // value method ddr4_C_master_m_rready
  assign ddr4_C_master_rready = fabric$v_to_slaves_2_rready ;

  // value method ddr4_D_master_m_awvalid
  assign ddr4_D_master_awvalid = fabric$v_to_slaves_3_awvalid ;

  // value method ddr4_D_master_m_awid
  assign ddr4_D_master_awid = fabric$v_to_slaves_3_awid ;

  // value method ddr4_D_master_m_awaddr
  assign ddr4_D_master_awaddr = fabric$v_to_slaves_3_awaddr ;

  // value method ddr4_D_master_m_awlen
  assign ddr4_D_master_awlen = fabric$v_to_slaves_3_awlen ;

  // value method ddr4_D_master_m_awsize
  assign ddr4_D_master_awsize = fabric$v_to_slaves_3_awsize ;

  // value method ddr4_D_master_m_awburst
  assign ddr4_D_master_awburst = fabric$v_to_slaves_3_awburst ;

  // value method ddr4_D_master_m_awlock
  assign ddr4_D_master_awlock = fabric$v_to_slaves_3_awlock ;

  // value method ddr4_D_master_m_awcache
  assign ddr4_D_master_awcache = fabric$v_to_slaves_3_awcache ;

  // value method ddr4_D_master_m_awprot
  assign ddr4_D_master_awprot = fabric$v_to_slaves_3_awprot ;

  // value method ddr4_D_master_m_awqos
  assign ddr4_D_master_awqos = fabric$v_to_slaves_3_awqos ;

  // value method ddr4_D_master_m_awregion
  assign ddr4_D_master_awregion = fabric$v_to_slaves_3_awregion ;

  // action method ddr4_D_master_m_awready
  assign CAN_FIRE_ddr4_D_master_m_awready = 1'd1 ;
  assign WILL_FIRE_ddr4_D_master_m_awready = 1'd1 ;

  // value method ddr4_D_master_m_wvalid
  assign ddr4_D_master_wvalid = fabric$v_to_slaves_3_wvalid ;

  // value method ddr4_D_master_m_wdata
  assign ddr4_D_master_wdata = fabric$v_to_slaves_3_wdata ;

  // value method ddr4_D_master_m_wstrb
  assign ddr4_D_master_wstrb = fabric$v_to_slaves_3_wstrb ;

  // value method ddr4_D_master_m_wlast
  assign ddr4_D_master_wlast = fabric$v_to_slaves_3_wlast ;

  // action method ddr4_D_master_m_wready
  assign CAN_FIRE_ddr4_D_master_m_wready = 1'd1 ;
  assign WILL_FIRE_ddr4_D_master_m_wready = 1'd1 ;

  // action method ddr4_D_master_m_bvalid
  assign CAN_FIRE_ddr4_D_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_D_master_m_bvalid = 1'd1 ;

  // value method ddr4_D_master_m_bready
  assign ddr4_D_master_bready = fabric$v_to_slaves_3_bready ;

  // value method ddr4_D_master_m_arvalid
  assign ddr4_D_master_arvalid = fabric$v_to_slaves_3_arvalid ;

  // value method ddr4_D_master_m_arid
  assign ddr4_D_master_arid = fabric$v_to_slaves_3_arid ;

  // value method ddr4_D_master_m_araddr
  assign ddr4_D_master_araddr = fabric$v_to_slaves_3_araddr ;

  // value method ddr4_D_master_m_arlen
  assign ddr4_D_master_arlen = fabric$v_to_slaves_3_arlen ;

  // value method ddr4_D_master_m_arsize
  assign ddr4_D_master_arsize = fabric$v_to_slaves_3_arsize ;

  // value method ddr4_D_master_m_arburst
  assign ddr4_D_master_arburst = fabric$v_to_slaves_3_arburst ;

  // value method ddr4_D_master_m_arlock
  assign ddr4_D_master_arlock = fabric$v_to_slaves_3_arlock ;

  // value method ddr4_D_master_m_arcache
  assign ddr4_D_master_arcache = fabric$v_to_slaves_3_arcache ;

  // value method ddr4_D_master_m_arprot
  assign ddr4_D_master_arprot = fabric$v_to_slaves_3_arprot ;

  // value method ddr4_D_master_m_arqos
  assign ddr4_D_master_arqos = fabric$v_to_slaves_3_arqos ;

  // value method ddr4_D_master_m_arregion
  assign ddr4_D_master_arregion = fabric$v_to_slaves_3_arregion ;

  // action method ddr4_D_master_m_arready
  assign CAN_FIRE_ddr4_D_master_m_arready = 1'd1 ;
  assign WILL_FIRE_ddr4_D_master_m_arready = 1'd1 ;

  // action method ddr4_D_master_m_rvalid
  assign CAN_FIRE_ddr4_D_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_ddr4_D_master_m_rvalid = 1'd1 ;

  // value method ddr4_D_master_m_rready
  assign ddr4_D_master_rready = fabric$v_to_slaves_3_rready ;

  // action method m_ddr4_ready
  assign CAN_FIRE_m_ddr4_ready = 1'd1 ;
  assign WILL_FIRE_m_ddr4_ready = 1'd1 ;

  // action method m_glcount0
  assign CAN_FIRE_m_glcount0 = 1'd1 ;
  assign WILL_FIRE_m_glcount0 = 1'd1 ;

  // action method m_glcount1
  assign CAN_FIRE_m_glcount1 = 1'd1 ;
  assign WILL_FIRE_m_glcount1 = 1'd1 ;

  // value method m_vled
  assign m_vled = 16'd0 ;

  // action method m_vdip
  assign CAN_FIRE_m_vdip = 1'd1 ;
  assign WILL_FIRE_m_vdip = 1'd1 ;

  // submodule fabric
  mkAXI4_16_64_512_0_Fabric_2_4 fabric(.CLK(CLK),
				       .RST_N(RST_N),
				       .set_verbosity_verbosity(fabric$set_verbosity_verbosity),
				       .v_from_masters_0_araddr(fabric$v_from_masters_0_araddr),
				       .v_from_masters_0_arburst(fabric$v_from_masters_0_arburst),
				       .v_from_masters_0_arcache(fabric$v_from_masters_0_arcache),
				       .v_from_masters_0_arid(fabric$v_from_masters_0_arid),
				       .v_from_masters_0_arlen(fabric$v_from_masters_0_arlen),
				       .v_from_masters_0_arlock(fabric$v_from_masters_0_arlock),
				       .v_from_masters_0_arprot(fabric$v_from_masters_0_arprot),
				       .v_from_masters_0_arqos(fabric$v_from_masters_0_arqos),
				       .v_from_masters_0_arregion(fabric$v_from_masters_0_arregion),
				       .v_from_masters_0_arsize(fabric$v_from_masters_0_arsize),
				       .v_from_masters_0_arvalid(fabric$v_from_masters_0_arvalid),
				       .v_from_masters_0_awaddr(fabric$v_from_masters_0_awaddr),
				       .v_from_masters_0_awburst(fabric$v_from_masters_0_awburst),
				       .v_from_masters_0_awcache(fabric$v_from_masters_0_awcache),
				       .v_from_masters_0_awid(fabric$v_from_masters_0_awid),
				       .v_from_masters_0_awlen(fabric$v_from_masters_0_awlen),
				       .v_from_masters_0_awlock(fabric$v_from_masters_0_awlock),
				       .v_from_masters_0_awprot(fabric$v_from_masters_0_awprot),
				       .v_from_masters_0_awqos(fabric$v_from_masters_0_awqos),
				       .v_from_masters_0_awregion(fabric$v_from_masters_0_awregion),
				       .v_from_masters_0_awsize(fabric$v_from_masters_0_awsize),
				       .v_from_masters_0_awvalid(fabric$v_from_masters_0_awvalid),
				       .v_from_masters_0_bready(fabric$v_from_masters_0_bready),
				       .v_from_masters_0_rready(fabric$v_from_masters_0_rready),
				       .v_from_masters_0_wdata(fabric$v_from_masters_0_wdata),
				       .v_from_masters_0_wlast(fabric$v_from_masters_0_wlast),
				       .v_from_masters_0_wstrb(fabric$v_from_masters_0_wstrb),
				       .v_from_masters_0_wvalid(fabric$v_from_masters_0_wvalid),
				       .v_from_masters_1_araddr(fabric$v_from_masters_1_araddr),
				       .v_from_masters_1_arburst(fabric$v_from_masters_1_arburst),
				       .v_from_masters_1_arcache(fabric$v_from_masters_1_arcache),
				       .v_from_masters_1_arid(fabric$v_from_masters_1_arid),
				       .v_from_masters_1_arlen(fabric$v_from_masters_1_arlen),
				       .v_from_masters_1_arlock(fabric$v_from_masters_1_arlock),
				       .v_from_masters_1_arprot(fabric$v_from_masters_1_arprot),
				       .v_from_masters_1_arqos(fabric$v_from_masters_1_arqos),
				       .v_from_masters_1_arregion(fabric$v_from_masters_1_arregion),
				       .v_from_masters_1_arsize(fabric$v_from_masters_1_arsize),
				       .v_from_masters_1_arvalid(fabric$v_from_masters_1_arvalid),
				       .v_from_masters_1_awaddr(fabric$v_from_masters_1_awaddr),
				       .v_from_masters_1_awburst(fabric$v_from_masters_1_awburst),
				       .v_from_masters_1_awcache(fabric$v_from_masters_1_awcache),
				       .v_from_masters_1_awid(fabric$v_from_masters_1_awid),
				       .v_from_masters_1_awlen(fabric$v_from_masters_1_awlen),
				       .v_from_masters_1_awlock(fabric$v_from_masters_1_awlock),
				       .v_from_masters_1_awprot(fabric$v_from_masters_1_awprot),
				       .v_from_masters_1_awqos(fabric$v_from_masters_1_awqos),
				       .v_from_masters_1_awregion(fabric$v_from_masters_1_awregion),
				       .v_from_masters_1_awsize(fabric$v_from_masters_1_awsize),
				       .v_from_masters_1_awvalid(fabric$v_from_masters_1_awvalid),
				       .v_from_masters_1_bready(fabric$v_from_masters_1_bready),
				       .v_from_masters_1_rready(fabric$v_from_masters_1_rready),
				       .v_from_masters_1_wdata(fabric$v_from_masters_1_wdata),
				       .v_from_masters_1_wlast(fabric$v_from_masters_1_wlast),
				       .v_from_masters_1_wstrb(fabric$v_from_masters_1_wstrb),
				       .v_from_masters_1_wvalid(fabric$v_from_masters_1_wvalid),
				       .v_to_slaves_0_arready(fabric$v_to_slaves_0_arready),
				       .v_to_slaves_0_awready(fabric$v_to_slaves_0_awready),
				       .v_to_slaves_0_bid(fabric$v_to_slaves_0_bid),
				       .v_to_slaves_0_bresp(fabric$v_to_slaves_0_bresp),
				       .v_to_slaves_0_bvalid(fabric$v_to_slaves_0_bvalid),
				       .v_to_slaves_0_rdata(fabric$v_to_slaves_0_rdata),
				       .v_to_slaves_0_rid(fabric$v_to_slaves_0_rid),
				       .v_to_slaves_0_rlast(fabric$v_to_slaves_0_rlast),
				       .v_to_slaves_0_rresp(fabric$v_to_slaves_0_rresp),
				       .v_to_slaves_0_rvalid(fabric$v_to_slaves_0_rvalid),
				       .v_to_slaves_0_wready(fabric$v_to_slaves_0_wready),
				       .v_to_slaves_1_arready(fabric$v_to_slaves_1_arready),
				       .v_to_slaves_1_awready(fabric$v_to_slaves_1_awready),
				       .v_to_slaves_1_bid(fabric$v_to_slaves_1_bid),
				       .v_to_slaves_1_bresp(fabric$v_to_slaves_1_bresp),
				       .v_to_slaves_1_bvalid(fabric$v_to_slaves_1_bvalid),
				       .v_to_slaves_1_rdata(fabric$v_to_slaves_1_rdata),
				       .v_to_slaves_1_rid(fabric$v_to_slaves_1_rid),
				       .v_to_slaves_1_rlast(fabric$v_to_slaves_1_rlast),
				       .v_to_slaves_1_rresp(fabric$v_to_slaves_1_rresp),
				       .v_to_slaves_1_rvalid(fabric$v_to_slaves_1_rvalid),
				       .v_to_slaves_1_wready(fabric$v_to_slaves_1_wready),
				       .v_to_slaves_2_arready(fabric$v_to_slaves_2_arready),
				       .v_to_slaves_2_awready(fabric$v_to_slaves_2_awready),
				       .v_to_slaves_2_bid(fabric$v_to_slaves_2_bid),
				       .v_to_slaves_2_bresp(fabric$v_to_slaves_2_bresp),
				       .v_to_slaves_2_bvalid(fabric$v_to_slaves_2_bvalid),
				       .v_to_slaves_2_rdata(fabric$v_to_slaves_2_rdata),
				       .v_to_slaves_2_rid(fabric$v_to_slaves_2_rid),
				       .v_to_slaves_2_rlast(fabric$v_to_slaves_2_rlast),
				       .v_to_slaves_2_rresp(fabric$v_to_slaves_2_rresp),
				       .v_to_slaves_2_rvalid(fabric$v_to_slaves_2_rvalid),
				       .v_to_slaves_2_wready(fabric$v_to_slaves_2_wready),
				       .v_to_slaves_3_arready(fabric$v_to_slaves_3_arready),
				       .v_to_slaves_3_awready(fabric$v_to_slaves_3_awready),
				       .v_to_slaves_3_bid(fabric$v_to_slaves_3_bid),
				       .v_to_slaves_3_bresp(fabric$v_to_slaves_3_bresp),
				       .v_to_slaves_3_bvalid(fabric$v_to_slaves_3_bvalid),
				       .v_to_slaves_3_rdata(fabric$v_to_slaves_3_rdata),
				       .v_to_slaves_3_rid(fabric$v_to_slaves_3_rid),
				       .v_to_slaves_3_rlast(fabric$v_to_slaves_3_rlast),
				       .v_to_slaves_3_rresp(fabric$v_to_slaves_3_rresp),
				       .v_to_slaves_3_rvalid(fabric$v_to_slaves_3_rvalid),
				       .v_to_slaves_3_wready(fabric$v_to_slaves_3_wready),
				       .EN_reset(fabric$EN_reset),
				       .EN_set_verbosity(fabric$EN_set_verbosity),
				       .RDY_reset(),
				       .RDY_set_verbosity(),
				       .v_from_masters_0_awready(fabric$v_from_masters_0_awready),
				       .v_from_masters_0_wready(fabric$v_from_masters_0_wready),
				       .v_from_masters_0_bvalid(fabric$v_from_masters_0_bvalid),
				       .v_from_masters_0_bid(fabric$v_from_masters_0_bid),
				       .v_from_masters_0_bresp(fabric$v_from_masters_0_bresp),
				       .v_from_masters_0_arready(fabric$v_from_masters_0_arready),
				       .v_from_masters_0_rvalid(fabric$v_from_masters_0_rvalid),
				       .v_from_masters_0_rid(fabric$v_from_masters_0_rid),
				       .v_from_masters_0_rdata(fabric$v_from_masters_0_rdata),
				       .v_from_masters_0_rresp(fabric$v_from_masters_0_rresp),
				       .v_from_masters_0_rlast(fabric$v_from_masters_0_rlast),
				       .v_from_masters_1_awready(fabric$v_from_masters_1_awready),
				       .v_from_masters_1_wready(fabric$v_from_masters_1_wready),
				       .v_from_masters_1_bvalid(fabric$v_from_masters_1_bvalid),
				       .v_from_masters_1_bid(fabric$v_from_masters_1_bid),
				       .v_from_masters_1_bresp(fabric$v_from_masters_1_bresp),
				       .v_from_masters_1_arready(fabric$v_from_masters_1_arready),
				       .v_from_masters_1_rvalid(fabric$v_from_masters_1_rvalid),
				       .v_from_masters_1_rid(fabric$v_from_masters_1_rid),
				       .v_from_masters_1_rdata(fabric$v_from_masters_1_rdata),
				       .v_from_masters_1_rresp(fabric$v_from_masters_1_rresp),
				       .v_from_masters_1_rlast(fabric$v_from_masters_1_rlast),
				       .v_to_slaves_0_awvalid(fabric$v_to_slaves_0_awvalid),
				       .v_to_slaves_0_awid(fabric$v_to_slaves_0_awid),
				       .v_to_slaves_0_awaddr(fabric$v_to_slaves_0_awaddr),
				       .v_to_slaves_0_awlen(fabric$v_to_slaves_0_awlen),
				       .v_to_slaves_0_awsize(fabric$v_to_slaves_0_awsize),
				       .v_to_slaves_0_awburst(fabric$v_to_slaves_0_awburst),
				       .v_to_slaves_0_awlock(fabric$v_to_slaves_0_awlock),
				       .v_to_slaves_0_awcache(fabric$v_to_slaves_0_awcache),
				       .v_to_slaves_0_awprot(fabric$v_to_slaves_0_awprot),
				       .v_to_slaves_0_awqos(fabric$v_to_slaves_0_awqos),
				       .v_to_slaves_0_awregion(fabric$v_to_slaves_0_awregion),
				       .v_to_slaves_0_wvalid(fabric$v_to_slaves_0_wvalid),
				       .v_to_slaves_0_wdata(fabric$v_to_slaves_0_wdata),
				       .v_to_slaves_0_wstrb(fabric$v_to_slaves_0_wstrb),
				       .v_to_slaves_0_wlast(fabric$v_to_slaves_0_wlast),
				       .v_to_slaves_0_bready(fabric$v_to_slaves_0_bready),
				       .v_to_slaves_0_arvalid(fabric$v_to_slaves_0_arvalid),
				       .v_to_slaves_0_arid(fabric$v_to_slaves_0_arid),
				       .v_to_slaves_0_araddr(fabric$v_to_slaves_0_araddr),
				       .v_to_slaves_0_arlen(fabric$v_to_slaves_0_arlen),
				       .v_to_slaves_0_arsize(fabric$v_to_slaves_0_arsize),
				       .v_to_slaves_0_arburst(fabric$v_to_slaves_0_arburst),
				       .v_to_slaves_0_arlock(fabric$v_to_slaves_0_arlock),
				       .v_to_slaves_0_arcache(fabric$v_to_slaves_0_arcache),
				       .v_to_slaves_0_arprot(fabric$v_to_slaves_0_arprot),
				       .v_to_slaves_0_arqos(fabric$v_to_slaves_0_arqos),
				       .v_to_slaves_0_arregion(fabric$v_to_slaves_0_arregion),
				       .v_to_slaves_0_rready(fabric$v_to_slaves_0_rready),
				       .v_to_slaves_1_awvalid(fabric$v_to_slaves_1_awvalid),
				       .v_to_slaves_1_awid(fabric$v_to_slaves_1_awid),
				       .v_to_slaves_1_awaddr(fabric$v_to_slaves_1_awaddr),
				       .v_to_slaves_1_awlen(fabric$v_to_slaves_1_awlen),
				       .v_to_slaves_1_awsize(fabric$v_to_slaves_1_awsize),
				       .v_to_slaves_1_awburst(fabric$v_to_slaves_1_awburst),
				       .v_to_slaves_1_awlock(fabric$v_to_slaves_1_awlock),
				       .v_to_slaves_1_awcache(fabric$v_to_slaves_1_awcache),
				       .v_to_slaves_1_awprot(fabric$v_to_slaves_1_awprot),
				       .v_to_slaves_1_awqos(fabric$v_to_slaves_1_awqos),
				       .v_to_slaves_1_awregion(fabric$v_to_slaves_1_awregion),
				       .v_to_slaves_1_wvalid(fabric$v_to_slaves_1_wvalid),
				       .v_to_slaves_1_wdata(fabric$v_to_slaves_1_wdata),
				       .v_to_slaves_1_wstrb(fabric$v_to_slaves_1_wstrb),
				       .v_to_slaves_1_wlast(fabric$v_to_slaves_1_wlast),
				       .v_to_slaves_1_bready(fabric$v_to_slaves_1_bready),
				       .v_to_slaves_1_arvalid(fabric$v_to_slaves_1_arvalid),
				       .v_to_slaves_1_arid(fabric$v_to_slaves_1_arid),
				       .v_to_slaves_1_araddr(fabric$v_to_slaves_1_araddr),
				       .v_to_slaves_1_arlen(fabric$v_to_slaves_1_arlen),
				       .v_to_slaves_1_arsize(fabric$v_to_slaves_1_arsize),
				       .v_to_slaves_1_arburst(fabric$v_to_slaves_1_arburst),
				       .v_to_slaves_1_arlock(fabric$v_to_slaves_1_arlock),
				       .v_to_slaves_1_arcache(fabric$v_to_slaves_1_arcache),
				       .v_to_slaves_1_arprot(fabric$v_to_slaves_1_arprot),
				       .v_to_slaves_1_arqos(fabric$v_to_slaves_1_arqos),
				       .v_to_slaves_1_arregion(fabric$v_to_slaves_1_arregion),
				       .v_to_slaves_1_rready(fabric$v_to_slaves_1_rready),
				       .v_to_slaves_2_awvalid(fabric$v_to_slaves_2_awvalid),
				       .v_to_slaves_2_awid(fabric$v_to_slaves_2_awid),
				       .v_to_slaves_2_awaddr(fabric$v_to_slaves_2_awaddr),
				       .v_to_slaves_2_awlen(fabric$v_to_slaves_2_awlen),
				       .v_to_slaves_2_awsize(fabric$v_to_slaves_2_awsize),
				       .v_to_slaves_2_awburst(fabric$v_to_slaves_2_awburst),
				       .v_to_slaves_2_awlock(fabric$v_to_slaves_2_awlock),
				       .v_to_slaves_2_awcache(fabric$v_to_slaves_2_awcache),
				       .v_to_slaves_2_awprot(fabric$v_to_slaves_2_awprot),
				       .v_to_slaves_2_awqos(fabric$v_to_slaves_2_awqos),
				       .v_to_slaves_2_awregion(fabric$v_to_slaves_2_awregion),
				       .v_to_slaves_2_wvalid(fabric$v_to_slaves_2_wvalid),
				       .v_to_slaves_2_wdata(fabric$v_to_slaves_2_wdata),
				       .v_to_slaves_2_wstrb(fabric$v_to_slaves_2_wstrb),
				       .v_to_slaves_2_wlast(fabric$v_to_slaves_2_wlast),
				       .v_to_slaves_2_bready(fabric$v_to_slaves_2_bready),
				       .v_to_slaves_2_arvalid(fabric$v_to_slaves_2_arvalid),
				       .v_to_slaves_2_arid(fabric$v_to_slaves_2_arid),
				       .v_to_slaves_2_araddr(fabric$v_to_slaves_2_araddr),
				       .v_to_slaves_2_arlen(fabric$v_to_slaves_2_arlen),
				       .v_to_slaves_2_arsize(fabric$v_to_slaves_2_arsize),
				       .v_to_slaves_2_arburst(fabric$v_to_slaves_2_arburst),
				       .v_to_slaves_2_arlock(fabric$v_to_slaves_2_arlock),
				       .v_to_slaves_2_arcache(fabric$v_to_slaves_2_arcache),
				       .v_to_slaves_2_arprot(fabric$v_to_slaves_2_arprot),
				       .v_to_slaves_2_arqos(fabric$v_to_slaves_2_arqos),
				       .v_to_slaves_2_arregion(fabric$v_to_slaves_2_arregion),
				       .v_to_slaves_2_rready(fabric$v_to_slaves_2_rready),
				       .v_to_slaves_3_awvalid(fabric$v_to_slaves_3_awvalid),
				       .v_to_slaves_3_awid(fabric$v_to_slaves_3_awid),
				       .v_to_slaves_3_awaddr(fabric$v_to_slaves_3_awaddr),
				       .v_to_slaves_3_awlen(fabric$v_to_slaves_3_awlen),
				       .v_to_slaves_3_awsize(fabric$v_to_slaves_3_awsize),
				       .v_to_slaves_3_awburst(fabric$v_to_slaves_3_awburst),
				       .v_to_slaves_3_awlock(fabric$v_to_slaves_3_awlock),
				       .v_to_slaves_3_awcache(fabric$v_to_slaves_3_awcache),
				       .v_to_slaves_3_awprot(fabric$v_to_slaves_3_awprot),
				       .v_to_slaves_3_awqos(fabric$v_to_slaves_3_awqos),
				       .v_to_slaves_3_awregion(fabric$v_to_slaves_3_awregion),
				       .v_to_slaves_3_wvalid(fabric$v_to_slaves_3_wvalid),
				       .v_to_slaves_3_wdata(fabric$v_to_slaves_3_wdata),
				       .v_to_slaves_3_wstrb(fabric$v_to_slaves_3_wstrb),
				       .v_to_slaves_3_wlast(fabric$v_to_slaves_3_wlast),
				       .v_to_slaves_3_bready(fabric$v_to_slaves_3_bready),
				       .v_to_slaves_3_arvalid(fabric$v_to_slaves_3_arvalid),
				       .v_to_slaves_3_arid(fabric$v_to_slaves_3_arid),
				       .v_to_slaves_3_araddr(fabric$v_to_slaves_3_araddr),
				       .v_to_slaves_3_arlen(fabric$v_to_slaves_3_arlen),
				       .v_to_slaves_3_arsize(fabric$v_to_slaves_3_arsize),
				       .v_to_slaves_3_arburst(fabric$v_to_slaves_3_arburst),
				       .v_to_slaves_3_arlock(fabric$v_to_slaves_3_arlock),
				       .v_to_slaves_3_arcache(fabric$v_to_slaves_3_arcache),
				       .v_to_slaves_3_arprot(fabric$v_to_slaves_3_arprot),
				       .v_to_slaves_3_arqos(fabric$v_to_slaves_3_arqos),
				       .v_to_slaves_3_arregion(fabric$v_to_slaves_3_arregion),
				       .v_to_slaves_3_rready(fabric$v_to_slaves_3_rready));

  // submodule ocl_adapter
  mkOCL_Adapter ocl_adapter(.CLK(CLK),
			    .RST_N(RST_N),
			    .ocl_slave_araddr(ocl_adapter$ocl_slave_araddr),
			    .ocl_slave_arprot(ocl_adapter$ocl_slave_arprot),
			    .ocl_slave_arvalid(ocl_adapter$ocl_slave_arvalid),
			    .ocl_slave_awaddr(ocl_adapter$ocl_slave_awaddr),
			    .ocl_slave_awprot(ocl_adapter$ocl_slave_awprot),
			    .ocl_slave_awvalid(ocl_adapter$ocl_slave_awvalid),
			    .ocl_slave_bready(ocl_adapter$ocl_slave_bready),
			    .ocl_slave_rready(ocl_adapter$ocl_slave_rready),
			    .ocl_slave_wdata(ocl_adapter$ocl_slave_wdata),
			    .ocl_slave_wstrb(ocl_adapter$ocl_slave_wstrb),
			    .ocl_slave_wvalid(ocl_adapter$ocl_slave_wvalid),
			    .v_to_host_0_enq_x(ocl_adapter$v_to_host_0_enq_x),
			    .v_to_host_1_enq_x(ocl_adapter$v_to_host_1_enq_x),
			    .v_to_host_2_enq_x(ocl_adapter$v_to_host_2_enq_x),
			    .v_to_host_3_enq_x(ocl_adapter$v_to_host_3_enq_x),
			    .EN_v_from_host_0_deq(ocl_adapter$EN_v_from_host_0_deq),
			    .EN_v_from_host_1_deq(ocl_adapter$EN_v_from_host_1_deq),
			    .EN_v_from_host_2_deq(ocl_adapter$EN_v_from_host_2_deq),
			    .EN_v_from_host_3_deq(ocl_adapter$EN_v_from_host_3_deq),
			    .EN_v_from_host_4_deq(ocl_adapter$EN_v_from_host_4_deq),
			    .EN_v_to_host_0_enq(ocl_adapter$EN_v_to_host_0_enq),
			    .EN_v_to_host_1_enq(ocl_adapter$EN_v_to_host_1_enq),
			    .EN_v_to_host_2_enq(ocl_adapter$EN_v_to_host_2_enq),
			    .EN_v_to_host_3_enq(ocl_adapter$EN_v_to_host_3_enq),
			    .ocl_slave_awready(ocl_adapter$ocl_slave_awready),
			    .ocl_slave_wready(ocl_adapter$ocl_slave_wready),
			    .ocl_slave_bvalid(ocl_adapter$ocl_slave_bvalid),
			    .ocl_slave_bresp(ocl_adapter$ocl_slave_bresp),
			    .ocl_slave_arready(ocl_adapter$ocl_slave_arready),
			    .ocl_slave_rvalid(ocl_adapter$ocl_slave_rvalid),
			    .ocl_slave_rresp(ocl_adapter$ocl_slave_rresp),
			    .ocl_slave_rdata(ocl_adapter$ocl_slave_rdata),
			    .v_from_host_0_first(ocl_adapter$v_from_host_0_first),
			    .RDY_v_from_host_0_first(ocl_adapter$RDY_v_from_host_0_first),
			    .RDY_v_from_host_0_deq(ocl_adapter$RDY_v_from_host_0_deq),
			    .v_from_host_0_notEmpty(),
			    .RDY_v_from_host_0_notEmpty(),
			    .v_from_host_1_first(ocl_adapter$v_from_host_1_first),
			    .RDY_v_from_host_1_first(ocl_adapter$RDY_v_from_host_1_first),
			    .RDY_v_from_host_1_deq(ocl_adapter$RDY_v_from_host_1_deq),
			    .v_from_host_1_notEmpty(),
			    .RDY_v_from_host_1_notEmpty(),
			    .v_from_host_2_first(ocl_adapter$v_from_host_2_first),
			    .RDY_v_from_host_2_first(ocl_adapter$RDY_v_from_host_2_first),
			    .RDY_v_from_host_2_deq(ocl_adapter$RDY_v_from_host_2_deq),
			    .v_from_host_2_notEmpty(),
			    .RDY_v_from_host_2_notEmpty(),
			    .v_from_host_3_first(),
			    .RDY_v_from_host_3_first(),
			    .RDY_v_from_host_3_deq(),
			    .v_from_host_3_notEmpty(),
			    .RDY_v_from_host_3_notEmpty(),
			    .v_from_host_4_first(ocl_adapter$v_from_host_4_first),
			    .RDY_v_from_host_4_first(ocl_adapter$RDY_v_from_host_4_first),
			    .RDY_v_from_host_4_deq(ocl_adapter$RDY_v_from_host_4_deq),
			    .v_from_host_4_notEmpty(),
			    .RDY_v_from_host_4_notEmpty(),
			    .RDY_v_to_host_0_enq(ocl_adapter$RDY_v_to_host_0_enq),
			    .v_to_host_0_notFull(),
			    .RDY_v_to_host_0_notFull(),
			    .RDY_v_to_host_1_enq(ocl_adapter$RDY_v_to_host_1_enq),
			    .v_to_host_1_notFull(),
			    .RDY_v_to_host_1_notFull(),
			    .RDY_v_to_host_2_enq(ocl_adapter$RDY_v_to_host_2_enq),
			    .v_to_host_2_notFull(),
			    .RDY_v_to_host_2_notFull(),
			    .RDY_v_to_host_3_enq(),
			    .v_to_host_3_notFull(),
			    .RDY_v_to_host_3_notFull());

  // submodule soc_top
  mkAWS_SoC_Top soc_top(.CLK(CLK),
			.RST_N(RST_N),
			.from_aws_host_put(soc_top$from_aws_host_put),
			.ma_aws_host_to_hw_interrupt_x(soc_top$ma_aws_host_to_hw_interrupt_x),
			.ma_set_verbosity_logdelay1(soc_top$ma_set_verbosity_logdelay1),
			.ma_set_verbosity_verbosity1(soc_top$ma_set_verbosity_verbosity1),
			.ma_set_watch_tohost_tohost_addr(soc_top$ma_set_watch_tohost_tohost_addr),
			.ma_set_watch_tohost_watch_tohost(soc_top$ma_set_watch_tohost_watch_tohost),
			.put_from_console_put(soc_top$put_from_console_put),
			.to_ddr4_arready(soc_top$to_ddr4_arready),
			.to_ddr4_awready(soc_top$to_ddr4_awready),
			.to_ddr4_bid(soc_top$to_ddr4_bid),
			.to_ddr4_bresp(soc_top$to_ddr4_bresp),
			.to_ddr4_bvalid(soc_top$to_ddr4_bvalid),
			.to_ddr4_rdata(soc_top$to_ddr4_rdata),
			.to_ddr4_rid(soc_top$to_ddr4_rid),
			.to_ddr4_rlast(soc_top$to_ddr4_rlast),
			.to_ddr4_rresp(soc_top$to_ddr4_rresp),
			.to_ddr4_rvalid(soc_top$to_ddr4_rvalid),
			.to_ddr4_wready(soc_top$to_ddr4_wready),
			.EN_get_to_console_get(soc_top$EN_get_to_console_get),
			.EN_put_from_console_put(soc_top$EN_put_from_console_put),
			.EN_to_aws_host_get(soc_top$EN_to_aws_host_get),
			.EN_from_aws_host_put(soc_top$EN_from_aws_host_put),
			.EN_ma_aws_host_to_hw_interrupt(soc_top$EN_ma_aws_host_to_hw_interrupt),
			.EN_ma_set_verbosity(soc_top$EN_ma_set_verbosity),
			.EN_ma_set_watch_tohost(soc_top$EN_ma_set_watch_tohost),
			.EN_ma_ddr4_ready(soc_top$EN_ma_ddr4_ready),
			.to_ddr4_awvalid(soc_top$to_ddr4_awvalid),
			.to_ddr4_awid(soc_top$to_ddr4_awid),
			.to_ddr4_awaddr(soc_top$to_ddr4_awaddr),
			.to_ddr4_awlen(soc_top$to_ddr4_awlen),
			.to_ddr4_awsize(soc_top$to_ddr4_awsize),
			.to_ddr4_awburst(soc_top$to_ddr4_awburst),
			.to_ddr4_awlock(soc_top$to_ddr4_awlock),
			.to_ddr4_awcache(soc_top$to_ddr4_awcache),
			.to_ddr4_awprot(soc_top$to_ddr4_awprot),
			.to_ddr4_awqos(soc_top$to_ddr4_awqos),
			.to_ddr4_awregion(soc_top$to_ddr4_awregion),
			.to_ddr4_wvalid(soc_top$to_ddr4_wvalid),
			.to_ddr4_wdata(soc_top$to_ddr4_wdata),
			.to_ddr4_wstrb(soc_top$to_ddr4_wstrb),
			.to_ddr4_wlast(soc_top$to_ddr4_wlast),
			.to_ddr4_bready(soc_top$to_ddr4_bready),
			.to_ddr4_arvalid(soc_top$to_ddr4_arvalid),
			.to_ddr4_arid(soc_top$to_ddr4_arid),
			.to_ddr4_araddr(soc_top$to_ddr4_araddr),
			.to_ddr4_arlen(soc_top$to_ddr4_arlen),
			.to_ddr4_arsize(soc_top$to_ddr4_arsize),
			.to_ddr4_arburst(soc_top$to_ddr4_arburst),
			.to_ddr4_arlock(soc_top$to_ddr4_arlock),
			.to_ddr4_arcache(soc_top$to_ddr4_arcache),
			.to_ddr4_arprot(soc_top$to_ddr4_arprot),
			.to_ddr4_arqos(soc_top$to_ddr4_arqos),
			.to_ddr4_arregion(soc_top$to_ddr4_arregion),
			.to_ddr4_rready(soc_top$to_ddr4_rready),
			.get_to_console_get(soc_top$get_to_console_get),
			.RDY_get_to_console_get(soc_top$RDY_get_to_console_get),
			.RDY_put_from_console_put(soc_top$RDY_put_from_console_put),
			.to_aws_host_get(soc_top$to_aws_host_get),
			.RDY_to_aws_host_get(soc_top$RDY_to_aws_host_get),
			.RDY_from_aws_host_put(soc_top$RDY_from_aws_host_put),
			.RDY_ma_aws_host_to_hw_interrupt(),
			.RDY_ma_set_verbosity(),
			.RDY_ma_set_watch_tohost(soc_top$RDY_ma_set_watch_tohost),
			.RDY_ma_ddr4_ready(soc_top$RDY_ma_ddr4_ready),
			.mv_status(soc_top$mv_status));

  // rule RL_rl_hw_to_host_status
  assign CAN_FIRE_RL_rl_hw_to_host_status = ocl_adapter$RDY_v_to_host_0_enq ;
  assign WILL_FIRE_RL_rl_hw_to_host_status = ocl_adapter$RDY_v_to_host_0_enq ;

  // rule RL_rl_host_to_hw_control
  assign CAN_FIRE_RL_rl_host_to_hw_control =
	     ocl_adapter$RDY_v_from_host_0_deq &&
	     ocl_adapter_RDY_v_from_host_0_first_AND_ocl_ad_ETC___d15 ;
  assign WILL_FIRE_RL_rl_host_to_hw_control =
	     CAN_FIRE_RL_rl_host_to_hw_control ;

  // rule RL_rl_console_to_UART
  assign CAN_FIRE_RL_rl_console_to_UART =
	     ocl_adapter$RDY_v_from_host_1_deq &&
	     ocl_adapter$RDY_v_from_host_1_first &&
	     soc_top$RDY_put_from_console_put ;
  assign WILL_FIRE_RL_rl_console_to_UART = CAN_FIRE_RL_rl_console_to_UART ;

  // rule RL_rl_UART_to_console
  assign CAN_FIRE_RL_rl_UART_to_console =
	     ocl_adapter$RDY_v_to_host_1_enq &&
	     soc_top$RDY_get_to_console_get ;
  assign WILL_FIRE_RL_rl_UART_to_console = CAN_FIRE_RL_rl_UART_to_console ;

  // rule RL_rl_hw_to_aws_host_mem_req
  assign CAN_FIRE_RL_rl_hw_to_aws_host_mem_req =
	     ocl_adapter$RDY_v_to_host_2_enq && soc_top$RDY_to_aws_host_get ;
  assign WILL_FIRE_RL_rl_hw_to_aws_host_mem_req =
	     CAN_FIRE_RL_rl_hw_to_aws_host_mem_req ;

  // rule RL_rl_aws_host_to_hw_mem_rsp
  assign CAN_FIRE_RL_rl_aws_host_to_hw_mem_rsp =
	     ocl_adapter$RDY_v_from_host_2_deq &&
	     ocl_adapter$RDY_v_from_host_2_first &&
	     soc_top$RDY_from_aws_host_put ;
  assign WILL_FIRE_RL_rl_aws_host_to_hw_mem_rsp =
	     CAN_FIRE_RL_rl_aws_host_to_hw_mem_rsp ;

  // rule RL_rl_aws_host_to_hw_interrupt
  assign CAN_FIRE_RL_rl_aws_host_to_hw_interrupt =
	     ocl_adapter$RDY_v_from_host_4_deq &&
	     ocl_adapter$RDY_v_from_host_4_first ;
  assign WILL_FIRE_RL_rl_aws_host_to_hw_interrupt =
	     CAN_FIRE_RL_rl_aws_host_to_hw_interrupt ;

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_rl_initialize
  assign CAN_FIRE_RL_rl_initialize =
	     soc_top$RDY_ma_ddr4_ready && !rg_initialized &&
	     rg_ddr4_ready == 4'b1111 &&
	     rg_ddr4_is_loaded ;
  assign WILL_FIRE_RL_rl_initialize =
	     CAN_FIRE_RL_rl_initialize &&
	     !WILL_FIRE_RL_rl_host_to_hw_control ;

  // register rg_ddr4_is_loaded
  assign rg_ddr4_is_loaded$D_IN = 1'd1 ;
  assign rg_ddr4_is_loaded$EN =
	     WILL_FIRE_RL_rl_host_to_hw_control &&
	     ocl_adapter$v_from_host_0_first[1:0] == 2'd0 ;

  // register rg_ddr4_ready
  assign rg_ddr4_ready$D_IN = m_ddr4_ready_ddr4_A_B_C_D_ready ;
  assign rg_ddr4_ready$EN = 1'd1 ;

  // register rg_initialized
  assign rg_initialized$D_IN = 1'd1 ;
  assign rg_initialized$EN = WILL_FIRE_RL_rl_initialize ;

  // submodule fabric
  assign fabric$set_verbosity_verbosity = 4'h0 ;
  assign fabric$v_from_masters_0_araddr = dma_pcis_slave_araddr ;
  assign fabric$v_from_masters_0_arburst = dma_pcis_slave_arburst ;
  assign fabric$v_from_masters_0_arcache = dma_pcis_slave_arcache ;
  assign fabric$v_from_masters_0_arid = dma_pcis_slave_arid ;
  assign fabric$v_from_masters_0_arlen = dma_pcis_slave_arlen ;
  assign fabric$v_from_masters_0_arlock = dma_pcis_slave_arlock ;
  assign fabric$v_from_masters_0_arprot = dma_pcis_slave_arprot ;
  assign fabric$v_from_masters_0_arqos = dma_pcis_slave_arqos ;
  assign fabric$v_from_masters_0_arregion = dma_pcis_slave_arregion ;
  assign fabric$v_from_masters_0_arsize = dma_pcis_slave_arsize ;
  assign fabric$v_from_masters_0_arvalid = dma_pcis_slave_arvalid ;
  assign fabric$v_from_masters_0_awaddr = dma_pcis_slave_awaddr ;
  assign fabric$v_from_masters_0_awburst = dma_pcis_slave_awburst ;
  assign fabric$v_from_masters_0_awcache = dma_pcis_slave_awcache ;
  assign fabric$v_from_masters_0_awid = dma_pcis_slave_awid ;
  assign fabric$v_from_masters_0_awlen = dma_pcis_slave_awlen ;
  assign fabric$v_from_masters_0_awlock = dma_pcis_slave_awlock ;
  assign fabric$v_from_masters_0_awprot = dma_pcis_slave_awprot ;
  assign fabric$v_from_masters_0_awqos = dma_pcis_slave_awqos ;
  assign fabric$v_from_masters_0_awregion = dma_pcis_slave_awregion ;
  assign fabric$v_from_masters_0_awsize = dma_pcis_slave_awsize ;
  assign fabric$v_from_masters_0_awvalid = dma_pcis_slave_awvalid ;
  assign fabric$v_from_masters_0_bready = dma_pcis_slave_bready ;
  assign fabric$v_from_masters_0_rready = dma_pcis_slave_rready ;
  assign fabric$v_from_masters_0_wdata = dma_pcis_slave_wdata ;
  assign fabric$v_from_masters_0_wlast = dma_pcis_slave_wlast ;
  assign fabric$v_from_masters_0_wstrb = dma_pcis_slave_wstrb ;
  assign fabric$v_from_masters_0_wvalid = dma_pcis_slave_wvalid ;
  assign fabric$v_from_masters_1_araddr = soc_top$to_ddr4_araddr ;
  assign fabric$v_from_masters_1_arburst = soc_top$to_ddr4_arburst ;
  assign fabric$v_from_masters_1_arcache = soc_top$to_ddr4_arcache ;
  assign fabric$v_from_masters_1_arid = soc_top$to_ddr4_arid ;
  assign fabric$v_from_masters_1_arlen = soc_top$to_ddr4_arlen ;
  assign fabric$v_from_masters_1_arlock = soc_top$to_ddr4_arlock ;
  assign fabric$v_from_masters_1_arprot = soc_top$to_ddr4_arprot ;
  assign fabric$v_from_masters_1_arqos = soc_top$to_ddr4_arqos ;
  assign fabric$v_from_masters_1_arregion = soc_top$to_ddr4_arregion ;
  assign fabric$v_from_masters_1_arsize = soc_top$to_ddr4_arsize ;
  assign fabric$v_from_masters_1_arvalid = soc_top$to_ddr4_arvalid ;
  assign fabric$v_from_masters_1_awaddr = soc_top$to_ddr4_awaddr ;
  assign fabric$v_from_masters_1_awburst = soc_top$to_ddr4_awburst ;
  assign fabric$v_from_masters_1_awcache = soc_top$to_ddr4_awcache ;
  assign fabric$v_from_masters_1_awid = soc_top$to_ddr4_awid ;
  assign fabric$v_from_masters_1_awlen = soc_top$to_ddr4_awlen ;
  assign fabric$v_from_masters_1_awlock = soc_top$to_ddr4_awlock ;
  assign fabric$v_from_masters_1_awprot = soc_top$to_ddr4_awprot ;
  assign fabric$v_from_masters_1_awqos = soc_top$to_ddr4_awqos ;
  assign fabric$v_from_masters_1_awregion = soc_top$to_ddr4_awregion ;
  assign fabric$v_from_masters_1_awsize = soc_top$to_ddr4_awsize ;
  assign fabric$v_from_masters_1_awvalid = soc_top$to_ddr4_awvalid ;
  assign fabric$v_from_masters_1_bready = soc_top$to_ddr4_bready ;
  assign fabric$v_from_masters_1_rready = soc_top$to_ddr4_rready ;
  assign fabric$v_from_masters_1_wdata = soc_top$to_ddr4_wdata ;
  assign fabric$v_from_masters_1_wlast = soc_top$to_ddr4_wlast ;
  assign fabric$v_from_masters_1_wstrb = soc_top$to_ddr4_wstrb ;
  assign fabric$v_from_masters_1_wvalid = soc_top$to_ddr4_wvalid ;
  assign fabric$v_to_slaves_0_arready = ddr4_A_master_arready ;
  assign fabric$v_to_slaves_0_awready = ddr4_A_master_awready ;
  assign fabric$v_to_slaves_0_bid = ddr4_A_master_bid ;
  assign fabric$v_to_slaves_0_bresp = ddr4_A_master_bresp ;
  assign fabric$v_to_slaves_0_bvalid = ddr4_A_master_bvalid ;
  assign fabric$v_to_slaves_0_rdata = ddr4_A_master_rdata ;
  assign fabric$v_to_slaves_0_rid = ddr4_A_master_rid ;
  assign fabric$v_to_slaves_0_rlast = ddr4_A_master_rlast ;
  assign fabric$v_to_slaves_0_rresp = ddr4_A_master_rresp ;
  assign fabric$v_to_slaves_0_rvalid = ddr4_A_master_rvalid ;
  assign fabric$v_to_slaves_0_wready = ddr4_A_master_wready ;
  assign fabric$v_to_slaves_1_arready = ddr4_B_master_arready ;
  assign fabric$v_to_slaves_1_awready = ddr4_B_master_awready ;
  assign fabric$v_to_slaves_1_bid = ddr4_B_master_bid ;
  assign fabric$v_to_slaves_1_bresp = ddr4_B_master_bresp ;
  assign fabric$v_to_slaves_1_bvalid = ddr4_B_master_bvalid ;
  assign fabric$v_to_slaves_1_rdata = ddr4_B_master_rdata ;
  assign fabric$v_to_slaves_1_rid = ddr4_B_master_rid ;
  assign fabric$v_to_slaves_1_rlast = ddr4_B_master_rlast ;
  assign fabric$v_to_slaves_1_rresp = ddr4_B_master_rresp ;
  assign fabric$v_to_slaves_1_rvalid = ddr4_B_master_rvalid ;
  assign fabric$v_to_slaves_1_wready = ddr4_B_master_wready ;
  assign fabric$v_to_slaves_2_arready = ddr4_C_master_arready ;
  assign fabric$v_to_slaves_2_awready = ddr4_C_master_awready ;
  assign fabric$v_to_slaves_2_bid = ddr4_C_master_bid ;
  assign fabric$v_to_slaves_2_bresp = ddr4_C_master_bresp ;
  assign fabric$v_to_slaves_2_bvalid = ddr4_C_master_bvalid ;
  assign fabric$v_to_slaves_2_rdata = ddr4_C_master_rdata ;
  assign fabric$v_to_slaves_2_rid = ddr4_C_master_rid ;
  assign fabric$v_to_slaves_2_rlast = ddr4_C_master_rlast ;
  assign fabric$v_to_slaves_2_rresp = ddr4_C_master_rresp ;
  assign fabric$v_to_slaves_2_rvalid = ddr4_C_master_rvalid ;
  assign fabric$v_to_slaves_2_wready = ddr4_C_master_wready ;
  assign fabric$v_to_slaves_3_arready = ddr4_D_master_arready ;
  assign fabric$v_to_slaves_3_awready = ddr4_D_master_awready ;
  assign fabric$v_to_slaves_3_bid = ddr4_D_master_bid ;
  assign fabric$v_to_slaves_3_bresp = ddr4_D_master_bresp ;
  assign fabric$v_to_slaves_3_bvalid = ddr4_D_master_bvalid ;
  assign fabric$v_to_slaves_3_rdata = ddr4_D_master_rdata ;
  assign fabric$v_to_slaves_3_rid = ddr4_D_master_rid ;
  assign fabric$v_to_slaves_3_rlast = ddr4_D_master_rlast ;
  assign fabric$v_to_slaves_3_rresp = ddr4_D_master_rresp ;
  assign fabric$v_to_slaves_3_rvalid = ddr4_D_master_rvalid ;
  assign fabric$v_to_slaves_3_wready = ddr4_D_master_wready ;
  assign fabric$EN_reset = 1'b0 ;
  assign fabric$EN_set_verbosity = 1'b0 ;

  // submodule ocl_adapter
  assign ocl_adapter$ocl_slave_araddr = ocl_slave_araddr ;
  assign ocl_adapter$ocl_slave_arprot = ocl_slave_arprot ;
  assign ocl_adapter$ocl_slave_arvalid = ocl_slave_arvalid ;
  assign ocl_adapter$ocl_slave_awaddr = ocl_slave_awaddr ;
  assign ocl_adapter$ocl_slave_awprot = ocl_slave_awprot ;
  assign ocl_adapter$ocl_slave_awvalid = ocl_slave_awvalid ;
  assign ocl_adapter$ocl_slave_bready = ocl_slave_bready ;
  assign ocl_adapter$ocl_slave_rready = ocl_slave_rready ;
  assign ocl_adapter$ocl_slave_wdata = ocl_slave_wdata ;
  assign ocl_adapter$ocl_slave_wstrb = ocl_slave_wstrb ;
  assign ocl_adapter$ocl_slave_wvalid = ocl_slave_wvalid ;
  assign ocl_adapter$v_to_host_0_enq_x = x__h3814 | y__h3815 ;
  assign ocl_adapter$v_to_host_1_enq_x =
	     { 24'd0, soc_top$get_to_console_get } ;
  assign ocl_adapter$v_to_host_2_enq_x = soc_top$to_aws_host_get ;
  assign ocl_adapter$v_to_host_3_enq_x = 32'h0 ;
  assign ocl_adapter$EN_v_from_host_0_deq =
	     CAN_FIRE_RL_rl_host_to_hw_control ;
  assign ocl_adapter$EN_v_from_host_1_deq = CAN_FIRE_RL_rl_console_to_UART ;
  assign ocl_adapter$EN_v_from_host_2_deq =
	     CAN_FIRE_RL_rl_aws_host_to_hw_mem_rsp ;
  assign ocl_adapter$EN_v_from_host_3_deq = 1'b0 ;
  assign ocl_adapter$EN_v_from_host_4_deq =
	     CAN_FIRE_RL_rl_aws_host_to_hw_interrupt ;
  assign ocl_adapter$EN_v_to_host_0_enq = ocl_adapter$RDY_v_to_host_0_enq ;
  assign ocl_adapter$EN_v_to_host_1_enq = CAN_FIRE_RL_rl_UART_to_console ;
  assign ocl_adapter$EN_v_to_host_2_enq =
	     CAN_FIRE_RL_rl_hw_to_aws_host_mem_req ;
  assign ocl_adapter$EN_v_to_host_3_enq = 1'b0 ;

  // submodule soc_top
  assign soc_top$from_aws_host_put = ocl_adapter$v_from_host_2_first ;
  assign soc_top$ma_aws_host_to_hw_interrupt_x =
	     ocl_adapter$v_from_host_4_first[0] ;
  assign soc_top$ma_set_verbosity_logdelay1 = logdelay__h3386 ;
  assign soc_top$ma_set_verbosity_verbosity1 =
	     ocl_adapter$v_from_host_0_first[5:2] ;
  assign soc_top$ma_set_watch_tohost_tohost_addr = { 32'd0, x__h3555 } ;
  assign soc_top$ma_set_watch_tohost_watch_tohost =
	     ocl_adapter$v_from_host_0_first[1:0] != 2'd2 ;
  assign soc_top$put_from_console_put = ocl_adapter$v_from_host_1_first[7:0] ;
  assign soc_top$to_ddr4_arready = fabric$v_from_masters_1_arready ;
  assign soc_top$to_ddr4_awready = fabric$v_from_masters_1_awready ;
  assign soc_top$to_ddr4_bid = fabric$v_from_masters_1_bid ;
  assign soc_top$to_ddr4_bresp = fabric$v_from_masters_1_bresp ;
  assign soc_top$to_ddr4_bvalid = fabric$v_from_masters_1_bvalid ;
  assign soc_top$to_ddr4_rdata = fabric$v_from_masters_1_rdata ;
  assign soc_top$to_ddr4_rid = fabric$v_from_masters_1_rid ;
  assign soc_top$to_ddr4_rlast = fabric$v_from_masters_1_rlast ;
  assign soc_top$to_ddr4_rresp = fabric$v_from_masters_1_rresp ;
  assign soc_top$to_ddr4_rvalid = fabric$v_from_masters_1_rvalid ;
  assign soc_top$to_ddr4_wready = fabric$v_from_masters_1_wready ;
  assign soc_top$EN_get_to_console_get = CAN_FIRE_RL_rl_UART_to_console ;
  assign soc_top$EN_put_from_console_put = CAN_FIRE_RL_rl_console_to_UART ;
  assign soc_top$EN_to_aws_host_get = CAN_FIRE_RL_rl_hw_to_aws_host_mem_req ;
  assign soc_top$EN_from_aws_host_put =
	     CAN_FIRE_RL_rl_aws_host_to_hw_mem_rsp ;
  assign soc_top$EN_ma_aws_host_to_hw_interrupt =
	     CAN_FIRE_RL_rl_aws_host_to_hw_interrupt ;
  assign soc_top$EN_ma_set_verbosity =
	     WILL_FIRE_RL_rl_host_to_hw_control &&
	     ocl_adapter$v_from_host_0_first[1:0] == 2'd1 ;
  assign soc_top$EN_ma_set_watch_tohost =
	     WILL_FIRE_RL_rl_host_to_hw_control &&
	     (ocl_adapter$v_from_host_0_first[1:0] == 2'd2 ||
	      ocl_adapter$v_from_host_0_first[1:0] == 2'd3) ;
  assign soc_top$EN_ma_ddr4_ready = WILL_FIRE_RL_rl_initialize ;

  // remaining internal signals
  assign IF_rg_initialized_5_THEN_1_ELSE_0___d36 =
	     rg_initialized ? 24'd1 : 24'd0 ;
  assign _theResult____h3630 =
	     { IF_rg_initialized_5_THEN_1_ELSE_0___d36, soc_top$mv_status } ;
  assign logdelay__h3386 = { 40'd0, ocl_adapter$v_from_host_0_first[31:8] } ;
  assign ocl_adapter_RDY_v_from_host_0_first_AND_ocl_ad_ETC___d15 =
	     ocl_adapter$RDY_v_from_host_0_first &&
	     ((ocl_adapter$v_from_host_0_first[1:0] == 2'd2) ?
		soc_top$RDY_ma_set_watch_tohost :
		ocl_adapter$v_from_host_0_first[1:0] != 2'd3 ||
		soc_top$RDY_ma_set_watch_tohost) ;
  assign status__h3818 =
	     { IF_rg_initialized_5_THEN_1_ELSE_0___d36[23:2],
	       1'd1,
	       IF_rg_initialized_5_THEN_1_ELSE_0___d36[0],
	       soc_top$mv_status } ;
  assign x__h3555 = { ocl_adapter$v_from_host_0_first[31:2], 2'b0 } ;
  assign x__h3814 = rg_ddr4_is_loaded ? status__h3818 : _theResult____h3630 ;
  assign y__h3815 = { 16'd0, rg_ddr4_ready, 12'd0 } ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_ddr4_is_loaded <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_ddr4_ready <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_initialized <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_ddr4_is_loaded$EN)
	  rg_ddr4_is_loaded <= `BSV_ASSIGNMENT_DELAY rg_ddr4_is_loaded$D_IN;
	if (rg_ddr4_ready$EN)
	  rg_ddr4_ready <= `BSV_ASSIGNMENT_DELAY rg_ddr4_ready$D_IN;
	if (rg_initialized$EN)
	  rg_initialized <= `BSV_ASSIGNMENT_DELAY rg_initialized$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_ddr4_is_loaded = 1'h0;
    rg_ddr4_ready = 4'hA;
    rg_initialized = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_host_to_hw_control &&
	  ocl_adapter$v_from_host_0_first[1:0] == 2'd1 &&
	  ocl_adapter$v_from_host_0_first[5:2] != 4'd0)
	$display("    Control: verbosity %0d, logdelay %0h",
		 ocl_adapter$v_from_host_0_first[5:2],
		 logdelay__h3386);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initialize)
	begin
	  v__h4974 = $stime;
	  #0;
	end
    v__h4968 = v__h4974 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initialize)
	$display("%0d: AWS_BSV_Top.rl_initialize: DDRs ready, DDRs loaded; start DUT",
		 v__h4968);
  end
  // synopsys translate_on
endmodule  // mkAWS_BSV_Top

