+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line224/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line224/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line224/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line224/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
