-- VHDL data flow description generated from `Add_1_o`
--		date : Tue Dec  6 19:29:34 2022


-- Entity Declaration

ENTITY add_1_o IS
  PORT (
  a : in BIT;	-- a
  b : in BIT;	-- b
  cin : in BIT;	-- cin
  c : out BIT;	-- c
  s : out BIT;	-- s
  vdd : in BIT;	-- vdd
  vss : in BIT	-- vss
  );
END add_1_o;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF add_1_o IS

BEGIN

s <= (cin XOR b XOR a);

c <= ((cin AND (a OR b)) OR (a AND b));
END;
