

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 19 18:44:38 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        cordiccart2pol
* Solution:       cordic_baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  154|  154|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |      146|      146|        12|          9|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    343|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|     878|   1718|    -|
|Memory           |        0|    -|      64|     20|    -|
|Multiplexer      |        -|    -|       -|    284|    -|
|Register         |        -|    -|     442|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1384|   2365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  182|  296|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  10|  878| 1718|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues  |        0|  32|  10|    0|    20|   32|     1|          640|
    |angles_U   |angles   |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  64|  20|    0|    40|   64|     2|         1280|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_318_p2      |         +|   0|  0|  13|           5|           1|
    |and_ln33_fu_244_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_374_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_fu_312_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln33_1_fu_232_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln33_fu_226_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln52_1_fu_362_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln52_fu_356_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln33_fu_238_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_368_p2        |        or|   0|  0|   2|           1|           1|
    |theta_fixed_4_fu_380_p3  |    select|   0|  0|  32|           1|          32|
    |theta_fixed_fu_286_p3    |    select|   0|  0|  32|           1|          30|
    |x_new_5_fu_272_p3        |    select|   0|  0|  32|           1|          32|
    |x_new_6_fu_392_p3        |    select|   0|  0|  32|           1|          32|
    |y_new_5_fu_279_p3        |    select|   0|  0|  32|           1|          32|
    |y_new_6_fu_399_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln37_fu_252_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln42_fu_262_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 343|         147|         275|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_val_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_y_val_load    |   9|          2|   32|         64|
    |grp_fu_156_opcode              |  14|          3|    2|          6|
    |grp_fu_156_p0                  |  14|          3|   32|         96|
    |grp_fu_156_p1                  |  14|          3|   32|         96|
    |grp_fu_160_opcode              |  14|          3|    2|          6|
    |grp_fu_160_p0                  |  14|          3|   32|         96|
    |grp_fu_160_p1                  |  14|          3|   32|         96|
    |grp_fu_164_p0                  |  14|          3|   32|         96|
    |grp_fu_164_p1                  |  14|          3|   32|         96|
    |grp_fu_173_p0                  |  14|          3|   32|         96|
    |grp_load_fu_179_p1             |  14|          3|   32|         96|
    |i_V_fu_100                     |   9|          2|    5|         10|
    |theta_fixed_1_fu_96            |   9|          2|   32|         64|
    |x_val_fu_88                    |   9|          2|   32|         64|
    |y_val_fu_92                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 284|         61|  427|       1129|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_492     |  32|   0|   32|          0|
    |and_ln52_reg_512         |   1|   0|    1|          0|
    |angles_load_reg_486      |  32|   0|   32|          0|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_100               |   5|   0|    5|          0|
    |icmp_ln1057_reg_472      |   1|   0|    1|          0|
    |mul1_reg_519             |  32|   0|   32|          0|
    |mul2_reg_524             |  32|   0|   32|          0|
    |reg_189                  |  32|   0|   32|          0|
    |reg_196                  |  32|   0|   32|          0|
    |reg_200                  |  32|   0|   32|          0|
    |theta_fixed_1_fu_96      |  32|   0|   32|          0|
    |tmp_1_reg_467            |   1|   0|    1|          0|
    |x_read_reg_461           |  32|   0|   32|          0|
    |x_val_fu_88              |  32|   0|   32|          0|
    |y_read_reg_454           |  32|   0|   32|          0|
    |y_val_fu_92              |  32|   0|   32|          0|
    |y_val_load_reg_498       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 442|   0|  442|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|         s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|         s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
+-----------------------+-----+-----+--------------+----------------+--------------+

