
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003529                       # Number of seconds simulated
sim_ticks                                  3529380831                       # Number of ticks simulated
final_tick                               533093760768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152023                       # Simulator instruction rate (inst/s)
host_op_rate                                   201757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277671                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920000                       # Number of bytes of host memory used
host_seconds                                 12710.65                       # Real time elapsed on the host
sim_insts                                  1932308561                       # Number of instructions simulated
sim_ops                                    2564456607                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        49152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        93312                       # Number of bytes read from this memory
system.physmem.bytes_read::total               145408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          729                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1136                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1093                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1093                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       362670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13926522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       471471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26438632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41199294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       362670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       471471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             834141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39639814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39639814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39639814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       362670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13926522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       471471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26438632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               80839109                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8463744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108837                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552093                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202603                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1269204                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1206457                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315149                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8817                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17031589                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108837                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1521606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082053                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        640732                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565622                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8376569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.500330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4717349     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365432      4.36%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317977      3.80%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341848      4.08%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          304063      3.63%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155444      1.86%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          100990      1.21%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269881      3.22%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803585     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8376569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367312                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012300                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369654                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       597033                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477279                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        57000                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875594                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20207429                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875594                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536717                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         250695                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        68751                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363148                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281656                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19519623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          389                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178343                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        75852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27087183                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91001456                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91001456                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10280188                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3295                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1698                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742085                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       358730                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18405079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14762026                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27954                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6131043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18765129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8376569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762300                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957382     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1773998     21.18%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1215142     14.51%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763634      9.12%     80.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745558      8.90%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445281      5.32%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336057      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74273      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65244      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8376569                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108354     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21538     13.78%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26446     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136533     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200179      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578504     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       845213      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14762026                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744148                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156343                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010591                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38084916                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24539549                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14346320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14918369                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712530                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227394                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875594                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         177836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15864                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18408372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941733                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007294                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1695                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237086                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14502989                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484600                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259035                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306837                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056465                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            822237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713543                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14361096                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14346320                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356911                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26128008                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695032                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358118                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6169441                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204682                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7500975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2976363     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040831     27.21%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834642     11.13%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       426775      5.69%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369668      4.93%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182172      2.43%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201494      2.69%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101849      1.36%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367181      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7500975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367181                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25542562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37694064                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  87175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846374                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846374                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181510                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181510                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65488302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19670043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18952538                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8463744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3112782                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2715671                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198620                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1539837                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484909                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225192                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6399                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3643238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17292165                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3112782                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1710101                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3565069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         975320                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        374524                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1796045                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8358429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.386479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.180884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4793360     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178215      2.13%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326107      3.90%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307286      3.68%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          492091      5.89%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          507184      6.07%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123921      1.48%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94999      1.14%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1535266     18.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8358429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367778                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.043087                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3759105                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       362726                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3447816                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13969                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        774812                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345321                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          769                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19374302                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        774812                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3920409                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104269                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45263                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3298014                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       215661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18849052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75713                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        83051                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25075949                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85837205                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85837205                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16254439                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8821510                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2246                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1096                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           587416                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2862813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       635222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10796                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       209972                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17827639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15008906                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20081                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5394455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14852348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8358429                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.795661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.843703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2875344     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1565899     18.73%     53.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1357020     16.24%     69.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       838814     10.04%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       873636     10.45%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513959      6.15%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230180      2.75%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61510      0.74%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42067      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8358429                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60161     66.63%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19000     21.04%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11125     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11796884     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119994      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1098      0.01%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2550306     16.99%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540624      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15008906                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773318                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90286                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006015                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38486608                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23224335                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14522320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15099192                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       824403                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155010                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        774812                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50810                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5130                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17829835                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2862813                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       635222                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1096                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14729089                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2450890                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279817                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2978101                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2223881                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527211                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740257                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14538390                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14522320                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8932331                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21909876                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407685                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10874683                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12381043                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5448868                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198960                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7583617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318304                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3449414     45.49%     45.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1631755     21.52%     67.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902936     11.91%     78.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       309947      4.09%     83.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       296324      3.91%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124032      1.64%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325321      4.29%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94911      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       448977      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7583617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10874683                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12381043                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518622                       # Number of memory references committed
system.switch_cpus1.commit.loads              2038410                       # Number of loads committed
system.switch_cpus1.commit.membars               1096                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1935089                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10816473                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       448977                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24964551                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36435309                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 105315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10874683                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12381043                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10874683                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778298                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778298                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284855                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284855                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68073499                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19071982                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19908873                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2192                       # number of misc regfile writes
system.l20.replacements                           394                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1058164                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65930                       # Sample count of references to valid blocks.
system.l20.avg_refs                         16.049810                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        45486.857454                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   197.770124                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19680.397154                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.694074                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.003018                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002457                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.300299                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9423                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9423                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4348                       # number of Writeback hits
system.l20.Writeback_hits::total                 4348                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9423                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9423                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9423                       # number of overall hits
system.l20.overall_hits::total                   9423                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          384                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  394                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          384                       # number of demand (read+write) misses
system.l20.demand_misses::total                   394                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          384                       # number of overall misses
system.l20.overall_misses::total                  394                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     34365377                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       35131342                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     34365377                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        35131342                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     34365377                       # number of overall miss cycles
system.l20.overall_miss_latency::total       35131342                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9807                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9817                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4348                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4348                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9807                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9817                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9807                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9817                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.039156                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.040134                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.039156                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.040134                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.039156                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.040134                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89493.169271                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89165.842640                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89493.169271                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89165.842640                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89493.169271                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89165.842640                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 394                       # number of writebacks
system.l20.writebacks::total                      394                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          384                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             394                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          384                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              394                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          384                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             394                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691924                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     31511896                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     32203820                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691924                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     31511896                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     32203820                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691924                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     31511896                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     32203820                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.040134                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.040134                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.040134                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82062.229167                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 81735.583756                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82062.229167                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 81735.583756                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82062.229167                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 81735.583756                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           742                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          281636                       # Total number of references to valid blocks.
system.l21.sampled_refs                         66278                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.249313                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        40231.569350                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.964480                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   401.474265                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           192.894388                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24697.097516                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.613885                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.006126                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002943                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.376848                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4595                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4596                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2023                       # number of Writeback hits
system.l21.Writeback_hits::total                 2023                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4595                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4596                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4595                       # number of overall hits
system.l21.overall_hits::total                   4596                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          729                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  742                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          729                       # number of demand (read+write) misses
system.l21.demand_misses::total                   742                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          729                       # number of overall misses
system.l21.overall_misses::total                  742                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1659894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     61061868                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       62721762                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1659894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     61061868                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        62721762                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1659894                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     61061868                       # number of overall miss cycles
system.l21.overall_miss_latency::total       62721762                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5324                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5338                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2023                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2023                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5324                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5338                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5324                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5338                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.136927                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.139003                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.136927                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.139003                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.136927                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.139003                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 127684.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83761.135802                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84530.676550                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 127684.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83761.135802                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84530.676550                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 127684.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83761.135802                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84530.676550                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 699                       # number of writebacks
system.l21.writebacks::total                      699                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          729                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             742                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          729                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              742                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          729                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             742                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1557835                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     55373878                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     56931713                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1557835                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     55373878                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     56931713                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1557835                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     55373878                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     56931713                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136927                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.139003                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.136927                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.139003                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.136927                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.139003                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119833.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75958.680384                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76727.376011                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119833.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75958.680384                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76727.376011                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119833.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75958.680384                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76727.376011                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975247                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573272                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.312727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975247                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565611                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565611                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565611                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565611                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565611                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565622                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9807                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469138                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10063                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17337.686376                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.919661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.080339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898124                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101876                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167403                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1638                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1638                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944080                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944080                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944080                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944080                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37180                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37195                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37195                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37195                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37195                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    950470584                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    950470584                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1063523                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1063523                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    951534107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    951534107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    951534107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    951534107                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981275                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981275                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981275                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981275                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030865                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25564.028618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25564.028618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 70901.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70901.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25582.312327                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25582.312327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25582.312327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25582.312327                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4348                       # number of writebacks
system.cpu0.dcache.writebacks::total             4348                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27373                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27388                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27388                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9807                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    129895531                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    129895531                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129895531                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129895531                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    129895531                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129895531                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004950                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004950                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13245.185174                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13245.185174                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13245.185174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13245.185174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13245.185174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13245.185174                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.962528                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913262019                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1688099.850277                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.962528                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022376                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866927                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1796029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1796029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1796029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1796029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1796029                       # number of overall hits
system.cpu1.icache.overall_hits::total        1796029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2263483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2263483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2263483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2263483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2263483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2263483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1796045                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1796045                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1796045                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1796045                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1796045                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1796045                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 141467.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 141467.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 141467.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 141467.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 141467.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 141467.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1677568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1677568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1677568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1677568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1677568                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1677568                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119826.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 119826.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 119826.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 119826.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 119826.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 119826.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5324                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207672478                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5580                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37217.289964                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.640502                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.359498                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.779846                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.220154                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2223064                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2223064                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       478018                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        478018                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1096                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1096                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1096                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2701082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2701082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2701082                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2701082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13578                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13578                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13578                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13578                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13578                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    527478199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    527478199                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    527478199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    527478199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    527478199                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    527478199                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2236642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2236642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2714660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2714660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2714660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2714660                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006071                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005002                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38848.004051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38848.004051                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38848.004051                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38848.004051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38848.004051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38848.004051                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2023                       # number of writebacks
system.cpu1.dcache.writebacks::total             2023                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8254                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8254                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8254                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8254                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8254                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8254                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5324                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5324                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5324                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5324                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     92527503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     92527503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     92527503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     92527503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     92527503                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     92527503                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17379.320624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17379.320624                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17379.320624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17379.320624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17379.320624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17379.320624                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
