{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582842295247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582842295247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 16:24:55 2020 " "Processing started: Thu Feb 27 16:24:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582842295247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582842295247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CISC -c CISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CISC -c CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582842295247 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1582842295778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacion.vhd 2 0 " "Found 2 design units, including 0 entities, in source file operacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones " "Found design unit 1: operaciones" {  } { { "operacion.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/operacion.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842296416 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 operaciones-body " "Found design unit 2: operaciones-body" {  } { { "operacion.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/operacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842296416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582842296416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_chida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_chida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_chida-behavioral " "Found design unit 1: alu_chida-behavioral" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842296420 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_chida " "Found entity 1: alu_chida" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582842296420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582842296420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_chida " "Elaborating entity \"alu_chida\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1582842296460 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida alu_chida.vhd(9) " "VHDL Signal Declaration warning at alu_chida.vhd(9): used implicit default value for signal \"salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1582842296460 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datoA alu_chida.vhd(21) " "VHDL Process Statement warning at alu_chida.vhd(21): inferring latch(es) for signal or variable \"datoA\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842296464 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datoB alu_chida.vhd(21) " "VHDL Process Statement warning at alu_chida.vhd(21): inferring latch(es) for signal or variable \"datoB\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842296464 "|alu_chida"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_instruccion alu_chida.vhd(33) " "VHDL Process Statement warning at alu_chida.vhd(33): signal \"set_instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1582842296464 "|alu_chida"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "4 3 downto 0 regF alu_chida.vhd(51) " "VHDL error at alu_chida.vhd(51): index value 4 is outside the range (3 downto 0) of object \"regF\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 51 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "" 0 -1 1582842296471 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"&\" alu_chida.vhd(51) " "VHDL Operator error at alu_chida.vhd(51): failed to evaluate call to operator \"\"&\"\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 51 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "" 0 -1 1582842296471 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1582842296471 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582842296684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 27 16:24:56 2020 " "Processing ended: Thu Feb 27 16:24:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582842296684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582842296684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582842296684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582842296684 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582842297377 ""}
