<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='63' type='12'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='334' u='r' c='_ZNK4llvm14MachineOperand9isRegMaskEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='856' u='r' c='_ZN4llvm14MachineOperand13CreateRegMaskEPKj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='63'>///&lt; Mask of preserved registers.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='819' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoEbNS_3LLTEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='306' c='_ZNK4llvm14MachineOperand13isIdenticalToERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='371' c='_ZN4llvm10hash_valueERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='866' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1666' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64MCInstLower.cpp' l='261' c='_ZNK4llvm18AArch64MCInstLower12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='163' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='805' c='_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMMCInstLower.cpp' l='116' c='_ZN4llvm13ARMAsmPrinter12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMCInstLower.cpp' l='71' c='_ZNK4llvm14BPFMCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp' l='121' c='_ZN4llvm16HexagonLowerToMCERKNS_11MCInstrInfoEPKNS_12MachineInstrERNS_6MCInstERNS_17HexagonAsmPrinterE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiMCInstLower.cpp' l='114' c='_ZNK4llvm16LanaiMCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430MCInstLower.cpp' l='153' c='_ZNK4llvm17MSP430MCInstLower5LowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMCInstLower.cpp' l='258' c='_ZNK4llvm15MipsMCInstLower12LowerOperandERKNS_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMCInstLower.cpp' l='196' c='_ZN4llvm33LowerPPCMachineOperandToMCOperandERKNS_14MachineOperandERNS_9MCOperandERNS_10AsmPrinterEb'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcMCInstLower.cpp' l='87' c='_ZL12LowerOperandPKN4llvm12MachineInstrERKNS_14MachineOperandERNS_10AsmPrinterE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='424' c='_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMCInstLower.cpp' l='96' c='_ZNK4llvm16XCoreMCInstLower12LowerOperandERKNS_14MachineOperandEj'/>
