Protel Design System Design Rule Check
PCB File : C:\Users\Jaden Reimer\Documents\GitHub\pcbs\bus\eps\eps-flight.PcbDoc
Date     : 2019-08-30
Time     : 12:19:35 PM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (IsComponent),(IsComponent)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Un-Connected Pin Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=25.4mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Arc (21.473mm,38.284mm) on Top Overlay And Pad Y2-1(22.323mm,37.234mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.2mm) Between Arc (56.076mm,61.537mm) on Top Overlay And Pad C66_IMON_3V3-1(55.626mm,60.898mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.2mm) Between Arc (74.92mm,77.66mm) on Bottom Overlay And Pad 5V-3(74.93mm,77.797mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (76.024mm,24.296mm) on Bottom Overlay And Pad R85-1(76.124mm,24.366mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.2mm) Between Arc (84.149mm,84.266mm) on Top Overlay And Pad U10-1(84.199mm,84.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Arc (92.708mm,78.602mm) on Top Overlay And Pad R66_HEATER CONTROL 1-2(93.218mm,77.93mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad 5V-2(72.39mm,80.337mm) on Multi-Layer And Track (59.297mm,81.287mm)(91.44mm,81.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad 5V-4(74.93mm,80.337mm) on Multi-Layer And Track (59.297mm,81.287mm)(91.44mm,81.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad 5V-6(77.47mm,80.337mm) on Multi-Layer And Track (59.297mm,81.287mm)(91.44mm,81.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C13-2(63.262mm,57.375mm) on Top Layer And Text "C12" (63.017mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C14-2(63.262mm,59.281mm) on Top Layer And Text "C13" (63.017mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.2mm) Between Pad C16-1(66.262mm,61.921mm) on Top Layer And Text "C16" (66.954mm,61.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C16-2(63.262mm,61.921mm) on Top Layer And Text "C14" (63.017mm,60.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.2mm) Between Pad C17-1(66.262mm,63.828mm) on Top Layer And Text "C17" (66.954mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.2mm) Between Pad C18-1(66.262mm,65.734mm) on Top Layer And Text "C18" (66.954mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C19-1(77.536mm,59.322mm) on Top Layer And Text "R37" (76.193mm,59.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C20-2(78.047mm,53.817mm) on Top Layer And Text "C21" (77.8mm,53.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad C2-1(59.51mm,44.443mm) on Top Layer And Text "C2" (58.903mm,44.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.2mm) Between Pad C2-1(59.51mm,44.443mm) on Top Layer And Text "R7" (60.136mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad C2-2(59.51mm,45.443mm) on Top Layer And Text "C2" (58.903mm,44.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.2mm) Between Pad C2-2(59.51mm,45.443mm) on Top Layer And Text "R6" (59.969mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.2mm) Between Pad C24-1(71.363mm,68.28mm) on Top Layer And Track (70.85mm,66.22mm)(70.85mm,70.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.2mm) Between Pad C29-1(71.363mm,67.421mm) on Top Layer And Track (69.32mm,68.54mm)(70.85mm,67.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.2mm) Between Pad C29-1(71.363mm,67.421mm) on Top Layer And Track (70.85mm,66.22mm)(70.85mm,67.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.2mm) Between Pad C29-1(71.363mm,67.421mm) on Top Layer And Track (70.85mm,66.22mm)(70.85mm,70.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad C30-2(81.714mm,73.66mm) on Top Layer And Text "C30" (82.12mm,72.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad C30-2(81.714mm,73.66mm) on Top Layer And Text "R66_HEATER CONTROL 2" (82.14mm,73.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.2mm) Between Pad C37-2(24.79mm,14.072mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.2mm) Between Pad C37-2(24.79mm,14.072mm) on Top Layer And Track (24.987mm,-7.09mm)(24.987mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.2mm) Between Pad C39-1(42.451mm,54.578mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C40-1(44.972mm,62.528mm) on Top Layer And Text "R75" (44.276mm,64.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C40-2(46.372mm,62.528mm) on Top Layer And Text "R64" (45.615mm,64.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.2mm) Between Pad C42-2(41.333mm,55.875mm) on Top Layer And Text "C42" (38.472mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C43_HEATER CONTROL 1-1(87.544mm,75.946mm) on Top Layer And Text "R65_HEATER CONTROL 2" (85.55mm,75.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.2mm) Between Pad C43_HEATER CONTROL 2-2(80.416mm,79.837mm) on Top Layer And Text "D6_HEATER CONTROL 2" (79.654mm,78.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.2mm) Between Pad C46-1(31.625mm,39.878mm) on Top Layer And Track (31.925mm,40.447mm)(32.325mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.2mm) Between Pad C46-2(32.625mm,39.878mm) on Top Layer And Track (31.925mm,40.447mm)(32.325mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.2mm) Between Pad C47-1(31.778mm,26.556mm) on Top Layer And Text "C47" (31.6mm,26.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.2mm) Between Pad C47-1(31.778mm,26.556mm) on Top Layer And Track (31.224mm,26.668mm)(31.224mm,27.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad C48-1(32.851mm,26.612mm) on Top Layer And Text "C48" (32.851mm,26.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad C52-2(44.805mm,53.5mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C54-2(38.133mm,55.332mm) on Top Layer And Text "C42" (38.472mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad C55-1(37.205mm,53.837mm) on Top Layer And Text "C55" (36.49mm,52.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad C57-1(50.688mm,25.971mm) on Top Layer And Text "C57" (50.48mm,26.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.2mm) Between Pad C57-2(52.088mm,25.971mm) on Top Layer And Text "C57" (50.48mm,26.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad C6-2(77.903mm,85.376mm) on Top Layer And Text "C6" (78.68mm,85.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.2mm) Between Pad C63_DEP+-1(69.74mm,40.132mm) on Top Layer And Text "C63_DEP+" (70.231mm,39.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C63_RBF-1(74.946mm,15.828mm) on Top Layer And Text "C64_DEP-" (73.043mm,15.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C63_RBF-2(73.546mm,15.828mm) on Top Layer And Text "C64_DEP-" (73.043mm,15.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.2mm) Between Pad C64_DEP+-1(69.682mm,34.705mm) on Top Layer And Track (66.726mm,33.89mm)(80.309mm,33.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.2mm) Between Pad C64_DEP+-2(67.782mm,34.705mm) on Top Layer And Text "U22_DEP+" (65.215mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.2mm) Between Pad C64_DEP+-2(67.782mm,34.705mm) on Top Layer And Track (66.726mm,33.89mm)(80.309mm,33.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.2mm) Between Pad C64_DEP--1(75.347mm,17.174mm) on Top Layer And Text "C63_RBF" (77.582mm,16.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.2mm) Between Pad C64_PAY LOAD SWITCH-1(62.194mm,33.22mm) on Top Layer And Text "R84_PAY LOAD SWITCH" (61.532mm,32.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.2mm) Between Pad C64_PAY LOAD SWITCH-2(64.094mm,33.22mm) on Top Layer And Text "C65_PAY LOAD SWITCH" (64.135mm,31.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad C64_RBF-1(73.034mm,8.194mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad C64_RBF-1(73.034mm,8.194mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad C64_RBF-1(73.034mm,8.194mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C64_RBF-2(73.034mm,10.094mm) on Top Layer And Region (2 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C64_RBF-2(73.034mm,10.094mm) on Top Layer And Text "R8" (73.471mm,10.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad C65_PAY LOAD SWITCH-2(63.59mm,31.804mm) on Top Layer And Text "C65_PAY LOAD SWITCH" (64.135mm,31.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.2mm) Between Pad C65_RBF-1(75.388mm,11.098mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad C65_RBF-1(75.388mm,11.098mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad C65_RBF-1(75.388mm,11.098mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad C65_RBF-2(73.988mm,11.098mm) on Top Layer And Region (2 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad C65_RBF-2(73.988mm,11.098mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad C65_RBF-2(73.988mm,11.098mm) on Top Layer And Text "R8" (73.471mm,10.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.2mm) Between Pad C66_IMON_5V-1(72.13mm,72.07mm) on Top Layer And Text "C66_IMON_5V" (71.237mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.2mm) Between Pad C66_IMON_5V-2(71.13mm,72.07mm) on Top Layer And Text "C66_IMON_5V" (71.237mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.2mm) Between Pad C66_IMON_5V-2(71.13mm,72.07mm) on Top Layer And Track (70.65mm,71.19mm)(70.65mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.2mm) Between Pad C66_IMON_5V-2(71.13mm,72.07mm) on Top Layer And Track (70.65mm,72.5mm)(70.65mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad C66_PACK_IMON-2(61.468mm,45.22mm) on Top Layer And Text "C66_PACK_IMON" (61.063mm,43.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C70-1(63.572mm,41.565mm) on Top Layer And Text "C69" (63.76mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad C70-1(63.572mm,41.565mm) on Top Layer And Text "C70" (60.909mm,40.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C70-2(65.472mm,41.565mm) on Top Layer And Text "C69" (63.76mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.2mm) Between Pad C70-2(65.472mm,41.565mm) on Top Layer And Text "L4" (65.662mm,40.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C71-1(63.572mm,40.015mm) on Top Layer And Text "C69" (63.76mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C71-2(65.472mm,40.015mm) on Top Layer And Text "C69" (63.76mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C71-2(65.472mm,40.015mm) on Top Layer And Text "L4" (65.662mm,40.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.2mm) Between Pad C7-2(79.799mm,83.82mm) on Top Layer And Text "C7" (80.32mm,83.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.2mm) Between Pad C8-1(58.675mm,47.973mm) on Top Layer And Text "R6" (59.969mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad C8-2(60.575mm,47.973mm) on Top Layer And Text "R6" (59.969mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad C9-1(58.675mm,54.069mm) on Top Layer And Track (59.063mm,54.97mm)(60.063mm,54.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad C9-2(60.575mm,54.069mm) on Top Layer And Track (59.063mm,54.97mm)(60.063mm,54.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D10-1(53.9mm,86.416mm) on Top Layer And Track (53.225mm,85.841mm)(53.225mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D10-1(53.9mm,86.416mm) on Top Layer And Track (53.225mm,85.841mm)(54.575mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D10-1(53.9mm,86.416mm) on Top Layer And Track (54.575mm,85.841mm)(54.575mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D10-2(53.9mm,87.916mm) on Top Layer And Track (53.225mm,85.841mm)(53.225mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D10-2(53.9mm,87.916mm) on Top Layer And Track (53.373mm,88.665mm)(54.423mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D10-2(53.9mm,87.916mm) on Top Layer And Track (54.575mm,85.841mm)(54.575mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(21.965mm,3.3mm) on Top Layer And Track (21.29mm,1.026mm)(21.29mm,3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(21.965mm,3.3mm) on Top Layer And Track (21.29mm,3.875mm)(22.64mm,3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(21.965mm,3.3mm) on Top Layer And Track (22.64mm,1.026mm)(22.64mm,3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D11-1(55.823mm,86.416mm) on Top Layer And Track (55.148mm,85.841mm)(55.148mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D11-1(55.823mm,86.416mm) on Top Layer And Track (55.148mm,85.841mm)(56.498mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D11-1(55.823mm,86.416mm) on Top Layer And Track (56.498mm,85.841mm)(56.498mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D11-2(55.823mm,87.916mm) on Top Layer And Track (55.148mm,85.841mm)(55.148mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D11-2(55.823mm,87.916mm) on Top Layer And Track (55.296mm,88.665mm)(56.346mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D11-2(55.823mm,87.916mm) on Top Layer And Track (56.498mm,85.841mm)(56.498mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-2(21.965mm,1.8mm) on Top Layer And Track (21.29mm,1.026mm)(21.29mm,3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D1-2(21.965mm,1.8mm) on Top Layer And Track (21.442mm,1.051mm)(22.492mm,1.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-2(21.965mm,1.8mm) on Top Layer And Track (22.64mm,1.026mm)(22.64mm,3.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D12-1(57.895mm,86.416mm) on Top Layer And Track (57.22mm,85.841mm)(57.22mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D12-1(57.895mm,86.416mm) on Top Layer And Track (57.22mm,85.841mm)(58.57mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D12-1(57.895mm,86.416mm) on Top Layer And Track (58.57mm,85.841mm)(58.57mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D12-2(57.895mm,87.916mm) on Top Layer And Track (57.22mm,85.841mm)(57.22mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D12-2(57.895mm,87.916mm) on Top Layer And Track (57.368mm,88.665mm)(58.418mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D12-2(57.895mm,87.916mm) on Top Layer And Track (58.57mm,85.841mm)(58.57mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-1(51.958mm,24.127mm) on Top Layer And Track (52.057mm,23.467mm)(52.057mm,23.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-1(51.958mm,24.127mm) on Top Layer And Track (52.057mm,23.695mm)(52.464mm,23.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-1(51.958mm,24.127mm) on Top Layer And Track (52.057mm,24.559mm)(52.057mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-1(51.958mm,24.127mm) on Top Layer And Track (52.057mm,24.559mm)(52.464mm,24.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-1(51.958mm,24.127mm) on Top Layer And Track (52.464mm,23.695mm)(52.464mm,24.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-2(50.455mm,24.127mm) on Top Layer And Track (49.949mm,23.695mm)(49.949mm,24.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-2(50.455mm,24.127mm) on Top Layer And Track (49.949mm,23.695mm)(50.355mm,23.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-2(50.455mm,24.127mm) on Top Layer And Track (49.949mm,24.559mm)(50.355mm,24.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-2(50.455mm,24.127mm) on Top Layer And Track (50.355mm,23.467mm)(50.355mm,23.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad D14-2(50.455mm,24.127mm) on Top Layer And Track (50.355mm,24.559mm)(50.355mm,24.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.2mm) Between Pad D2-3(60.495mm,73.66mm) on Bottom Layer And Text "D2" (59.262mm,74.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-2(73.71mm,59.937mm) on Bottom Layer And Track (75.162mm,56.337mm)(75.162mm,60.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D3-2(73.71mm,59.937mm) on Bottom Layer And Track (75.162mm,60.249mm)(75.631mm,60.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D4-2(74.066mm,47.771mm) on Bottom Layer And Track (75.487mm,45.415mm)(75.487mm,49.327mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer And Track (92.695mm,78.398mm)(92.695mm,81.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer And Track (92.695mm,78.398mm)(94.045mm,78.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer And Track (92.708mm,78.297mm)(92.708mm,78.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer And Track (92.708mm,78.907mm)(92.708mm,79.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer And Track (94.045mm,78.398mm)(94.045mm,81.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-2(93.37mm,80.473mm) on Top Layer And Track (92.695mm,78.398mm)(92.695mm,81.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-2(93.37mm,80.473mm) on Top Layer And Track (92.843mm,81.222mm)(93.893mm,81.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 1-2(93.37mm,80.473mm) on Top Layer And Track (94.045mm,78.398mm)(94.045mm,81.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6_HEATER CONTROL 2-1(80.185mm,75.345mm) on Top Layer And Track (70.65mm,75.8mm)(80.86mm,75.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-1(80.185mm,75.345mm) on Top Layer And Track (79.51mm,74.77mm)(79.51mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-1(80.185mm,75.345mm) on Top Layer And Track (79.51mm,74.77mm)(80.86mm,74.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-1(80.185mm,75.345mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-2(80.185mm,76.845mm) on Top Layer And Track (79.51mm,74.77mm)(79.51mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-2(80.185mm,76.845mm) on Top Layer And Track (79.658mm,77.594mm)(80.708mm,77.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6_HEATER CONTROL 2-2(80.185mm,76.845mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D7-1(48.476mm,86.416mm) on Top Layer And Track (47.801mm,85.841mm)(47.801mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D7-1(48.476mm,86.416mm) on Top Layer And Track (47.801mm,85.841mm)(49.151mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D7-1(48.476mm,86.416mm) on Top Layer And Track (49.151mm,85.841mm)(49.151mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D7-2(48.476mm,87.916mm) on Top Layer And Track (47.801mm,85.841mm)(47.801mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D7-2(48.476mm,87.916mm) on Top Layer And Track (47.949mm,88.665mm)(48.999mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D7-2(48.476mm,87.916mm) on Top Layer And Track (49.151mm,85.841mm)(49.151mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D8-1(50.229mm,86.416mm) on Top Layer And Track (49.554mm,85.841mm)(49.554mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D8-1(50.229mm,86.416mm) on Top Layer And Track (49.554mm,85.841mm)(50.904mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D8-1(50.229mm,86.416mm) on Top Layer And Track (50.904mm,85.841mm)(50.904mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D8-2(50.229mm,87.916mm) on Top Layer And Track (49.554mm,85.841mm)(49.554mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D8-2(50.229mm,87.916mm) on Top Layer And Track (49.702mm,88.665mm)(50.752mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D8-2(50.229mm,87.916mm) on Top Layer And Track (50.904mm,85.841mm)(50.904mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D9-1(51.949mm,86.416mm) on Top Layer And Track (51.274mm,85.841mm)(51.274mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D9-1(51.949mm,86.416mm) on Top Layer And Track (51.274mm,85.841mm)(52.624mm,85.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D9-1(51.949mm,86.416mm) on Top Layer And Track (52.624mm,85.841mm)(52.624mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D9-2(51.949mm,87.916mm) on Top Layer And Track (51.274mm,85.841mm)(51.274mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D9-2(51.949mm,87.916mm) on Top Layer And Track (51.422mm,88.665mm)(52.472mm,88.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D9-2(51.949mm,87.916mm) on Top Layer And Track (52.624mm,85.841mm)(52.624mm,88.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (13.36mm,21.615mm)(21.184mm,21.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (18.55mm,14.24mm)(18.55mm,16.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (18.55mm,15.29mm)(18.55mm,16.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (21.184mm,21.615mm)(23.901mm,18.898mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (21.37mm,14.56mm)(21.37mm,15.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.2mm) Between Pad Free-(20mm,18.67mm) on Multi-Layer And Track (22.87mm,19.23mm)(36.97mm,19.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad Free-(45mm,18.67mm) on Multi-Layer And Track (43.536mm,21.615mm)(49.606mm,21.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad Free-11(66.31mm,20.81mm) on Bottom Layer And Text "TP4" (67.91mm,20.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.2mm) Between Pad Free-13(64.18mm,20.72mm) on Bottom Layer And Text "TP5" (65.54mm,21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad Free-5(79.171mm,58.771mm) on Top Layer And Text "TP1" (78.72mm,57.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.2mm) Between Pad Free-6(80.106mm,74.238mm) on Top Layer And Track (78.994mm,74.325mm)(79.756mm,74.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad Free-6(80.106mm,74.238mm) on Top Layer And Track (79.51mm,74.77mm)(80.86mm,74.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad Free-7(79.1mm,73.69mm) on Top Layer And Text "TP3" (77.62mm,73.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad HEAT2-(90.034mm,74.325mm) on Top Layer And Text "Q5_HEATER CONTROL 1" (89.56mm,75.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad J1-8(38.83mm,9.42mm) on Multi-Layer And Text "!" (43.688mm,6.776mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad J5-1(68.485mm,26.968mm) on Multi-Layer And Text "-" (68.377mm,24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad J5-2(68.485mm,31.159mm) on Multi-Layer And Text "+" (67.132mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad J5-2(68.485mm,31.159mm) on Multi-Layer And Track (66.31mm,31.3mm)(71.43mm,31.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad L1-1(54.043mm,48.889mm) on Top Layer And Track (52.036mm,48.085mm)(52.036mm,52.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad L1-1(54.043mm,48.889mm) on Top Layer And Track (56.036mm,48.085mm)(56.036mm,52.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad L1-2(54.043mm,51.259mm) on Top Layer And Track (52.036mm,48.085mm)(52.036mm,52.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad L1-2(54.043mm,51.259mm) on Top Layer And Track (56.036mm,48.085mm)(56.036mm,52.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.2mm) Between Pad L3-1(30.724mm,26.118mm) on Top Layer And Text "L3" (29.85mm,24.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.2mm) Between Pad PY--(85.27mm,32.371mm) on Bottom Layer And Track (79.47mm,31.3mm)(87.03mm,31.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad Q5_HEATER CONTROL 1-1(92.124mm,79.897mm) on Top Layer And Track (92.695mm,78.398mm)(92.695mm,81.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-1(84.37mm,76.079mm) on Top Layer And Text "Q5_HEATER CONTROL 2" (84.53mm,74.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-4(81.779mm,77.959mm) on Top Layer And Track (79.658mm,77.594mm)(80.708mm,77.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-4(81.779mm,77.959mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-5(81.779mm,77.019mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-6(81.779mm,76.079mm) on Top Layer And Track (70.65mm,75.8mm)(80.86mm,75.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad Q5_HEATER CONTROL 2-6(81.779mm,76.079mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.2mm) Between Pad R17-2(79.938mm,45.868mm) on Bottom Layer And Track (78.929mm,45.415mm)(79.398mm,45.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.2mm) Between Pad R17-2(79.938mm,45.868mm) on Bottom Layer And Track (79.398mm,45.415mm)(79.398mm,49.327mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad R21-2(30.139mm,51.966mm) on Top Layer And Track (27.936mm,52.481mm)(32.004mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.2mm) Between Pad R22-2(29.296mm,51.97mm) on Top Layer And Track (27.936mm,52.481mm)(32.004mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad R23-1(28.481mm,51.074mm) on Top Layer And Track (27.936mm,46.79mm)(27.936mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad R23-2(28.481mm,51.974mm) on Top Layer And Track (27.936mm,46.79mm)(27.936mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad R23-2(28.481mm,51.974mm) on Top Layer And Track (27.936mm,52.481mm)(32.004mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad R26-1(28.481mm,49.038mm) on Top Layer And Track (27.936mm,46.79mm)(27.936mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad R26-2(28.481mm,49.938mm) on Top Layer And Track (27.936mm,46.79mm)(27.936mm,52.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.2mm) Between Pad R27-1(79.724mm,88.17mm) on Top Layer And Text "R27" (77.502mm,88.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.2mm) Between Pad R27-2(80.624mm,88.17mm) on Top Layer And Text "U10" (81.035mm,87.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad R28-1(84.18mm,88.17mm) on Top Layer And Text "R28" (84.707mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.2mm) Between Pad R28-2(83.28mm,88.17mm) on Top Layer And Text "U10" (81.035mm,87.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.2mm) Between Pad R29-1(86.454mm,86.36mm) on Top Layer And Text "R29" (86.36mm,83.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.2mm) Between Pad R29-2(85.554mm,86.36mm) on Top Layer And Text "R29" (86.36mm,83.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.2mm) Between Pad R31-2(61.071mm,61.568mm) on Top Layer And Text "R31" (61.874mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad R32-2(62.44mm,53.34mm) on Top Layer And Track (62.195mm,52.789mm)(62.395mm,52.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.2mm) Between Pad R32-2(62.44mm,53.34mm) on Top Layer And Track (62.395mm,52.589mm)(62.395mm,52.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.2mm) Between Pad R35-1(57.048mm,62.332mm) on Top Layer And Text "U23_IMON_3V3" (57.556mm,61.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R36-2(76.032mm,58.251mm) on Top Layer And Text "C19" (76.2mm,57.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.2mm) Between Pad R38-1(75.391mm,72.425mm) on Top Layer And Text "R38" (73.941mm,71.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R40-2(79.24mm,72.644mm) on Top Layer And Text "R40" (76.736mm,72.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.2mm) Between Pad R44-1(81.694mm,72.644mm) on Top Layer And Text "C30" (82.12mm,72.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.2mm) Between Pad R44-1(81.694mm,72.644mm) on Top Layer And Text "R44" (80.855mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.2mm) Between Pad R44-2(80.794mm,72.644mm) on Top Layer And Text "R44" (80.855mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad R45-2(51.91mm,44.196mm) on Top Layer And Text "R45" (52.43mm,43.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.2mm) Between Pad R46-2(50.535mm,42.1mm) on Top Layer And Text "R46" (50.67mm,42.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R49-1(35.404mm,13.983mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R49-2(34.504mm,13.983mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R50-2(24.851mm,12.534mm) on Top Layer And Track (24.987mm,-7.09mm)(24.987mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R5-2(66.983mm,47.09mm) on Top Layer And Track (65.98mm,46.85mm)(67.36mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R5-2(66.983mm,47.09mm) on Top Layer And Track (67.38mm,46.87mm)(67.38mm,47.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R5-2(66.983mm,47.09mm) on Top Layer And Track (67.38mm,47.08mm)(67.38mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R56-2(86.57mm,53.34mm) on Top Layer And Track (86.324mm,51.701mm)(86.324mm,53.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R57-2(86.57mm,45.34mm) on Top Layer And Track (86.324mm,43.677mm)(86.324mm,45.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.2mm) Between Pad R58-1(42.336mm,22.302mm) on Bottom Layer And Track (41.237mm,21.816mm)(43.415mm,21.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.2mm) Between Pad R58-2(43.236mm,22.302mm) on Bottom Layer And Track (41.237mm,21.816mm)(43.415mm,21.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R58-2(43.236mm,22.302mm) on Bottom Layer And Track (43.415mm,21.816mm)(43.415mm,24.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.2mm) Between Pad R59-1(51.365mm,50.387mm) on Top Layer And Text "R59" (50.85mm,50.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.2mm) Between Pad R59-2(51.365mm,51.287mm) on Top Layer And Text "R59" (50.85mm,50.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.2mm) Between Pad R60-1(69.027mm,53.718mm) on Top Layer And Track (69.55mm,50.598mm)(69.55mm,57.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R60-2(69.027mm,52.818mm) on Top Layer And Text "R60" (68.413mm,51.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.2mm) Between Pad R60-2(69.027mm,52.818mm) on Top Layer And Track (69.55mm,50.598mm)(69.55mm,57.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.2mm) Between Pad R6-1(60.452mm,45.854mm) on Top Layer And Text "R6" (59.969mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R61-1(43.236mm,23.114mm) on Bottom Layer And Track (43.415mm,21.816mm)(43.415mm,24.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.2mm) Between Pad R6-2(60.452mm,46.754mm) on Top Layer And Text "R6" (59.969mm,45.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R6-2(60.452mm,46.754mm) on Top Layer And Track (58.75mm,46.85mm)(65.98mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R63-1(69.027mm,55.438mm) on Top Layer And Text "R63" (68.413mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.2mm) Between Pad R63-1(69.027mm,55.438mm) on Top Layer And Track (69.55mm,50.598mm)(69.55mm,57.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R63-2(69.027mm,54.538mm) on Top Layer And Text "R63" (68.413mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.2mm) Between Pad R63-2(69.027mm,54.538mm) on Top Layer And Track (69.55mm,50.598mm)(69.55mm,57.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad R65_HEATER CONTROL 2-2(85.75mm,77.046mm) on Top Layer And Text "R65_HEATER CONTROL 2" (85.55mm,75.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.2mm) Between Pad R66_HEATER CONTROL 1-2(93.218mm,77.93mm) on Top Layer And Track (92.695mm,78.398mm)(94.045mm,78.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.2mm) Between Pad R66_HEATER CONTROL 1-2(93.218mm,77.93mm) on Top Layer And Track (92.708mm,78.069mm)(92.708mm,78.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad R66_HEATER CONTROL 1-2(93.218mm,77.93mm) on Top Layer And Track (92.708mm,78.297mm)(92.708mm,78.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R66_HEATER CONTROL 2-1(82.144mm,75.021mm) on Top Layer And Text "R66_HEATER CONTROL 2" (82.14mm,73.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.2mm) Between Pad R66_HEATER CONTROL 2-1(82.144mm,75.021mm) on Top Layer And Track (82.541mm,75.495mm)(82.77mm,75.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.2mm) Between Pad R66_HEATER CONTROL 2-2(81.244mm,75.021mm) on Top Layer And Track (79.51mm,74.77mm)(80.86mm,74.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.2mm) Between Pad R66_HEATER CONTROL 2-2(81.244mm,75.021mm) on Top Layer And Track (80.86mm,74.77mm)(80.86mm,77.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad R7-1(60.448mm,44.33mm) on Top Layer And Text "C66_PACK_IMON" (61.063mm,43.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad R77-2(43.89mm,53.45mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad R80-1(61.177mm,28.336mm) on Top Layer And Track (61.33mm,28.74mm)(61.33mm,31.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad R8-1(74.978mm,10.16mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad R8-1(74.978mm,10.16mm) on Top Layer And Region (2 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad R8-2(74.078mm,10.16mm) on Top Layer And Region (2 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R84_DEP+-1(69.93mm,38.062mm) on Top Layer And Text "R84_DEP+" (69.72mm,38.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad R84_RBF-1(75.388mm,13.892mm) on Top Layer And Text "R84_RBF" (75.944mm,13.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R84_RBF-1(75.388mm,13.892mm) on Top Layer And Track (67.71mm,14.09mm)(79.1mm,14.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad R84_RBF-2(75.388mm,12.992mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad R84_RBF-2(75.388mm,12.992mm) on Top Layer And Text "R84_RBF" (75.944mm,13.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad S1-1(45.11mm,87.757mm) on Multi-Layer And Track (37.998mm,88.773mm)(47.066mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad S1-2(42.57mm,87.757mm) on Multi-Layer And Track (37.998mm,88.773mm)(47.066mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad S1-3(40.03mm,87.757mm) on Multi-Layer And Track (37.998mm,88.773mm)(47.066mm,88.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad S1-4(45.11mm,84.455mm) on Multi-Layer And Track (37.998mm,83.439mm)(47.066mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad S1-5(42.57mm,84.455mm) on Multi-Layer And Track (37.998mm,83.439mm)(47.066mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad S1-6(40.03mm,84.455mm) on Multi-Layer And Track (37.998mm,83.439mm)(47.066mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad S2-2(33.223mm,84.506mm) on Top Layer And Track (33.873mm,84.181mm)(34.198mm,84.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad S2-2(33.223mm,87.706mm) on Top Layer And Track (33.873mm,88.031mm)(34.198mm,88.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U10-10(79.799mm,84.876mm) on Top Layer And Track (80.821mm,84.626mm)(80.821mm,87.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U10-6(79.799mm,86.876mm) on Top Layer And Track (80.821mm,84.626mm)(80.821mm,87.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U10-7(79.799mm,86.376mm) on Top Layer And Track (80.821mm,84.626mm)(80.821mm,87.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U10-8(79.799mm,85.876mm) on Top Layer And Track (80.821mm,84.626mm)(80.821mm,87.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad U10-9(79.799mm,85.376mm) on Top Layer And Track (80.821mm,84.626mm)(80.821mm,87.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad U11-14(60.195mm,52.489mm) on Top Layer And Track (59.495mm,52.789mm)(59.845mm,52.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad U12-1(74.551mm,62.477mm) on Top Layer And Track (74.486mm,61.477mm)(74.486mm,62.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad U12-10(78.921mm,62.477mm) on Top Layer And Track (78.986mm,61.477mm)(78.986mm,62.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad U12-11(78.921mm,63.977mm) on Top Layer And Track (78.986mm,64.327mm)(78.986mm,64.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad U12-12(78.486mm,64.912mm) on Top Layer And Track (78.836mm,64.977mm)(78.986mm,64.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.2mm) Between Pad U12-19(74.986mm,64.912mm) on Top Layer And Track (74.486mm,64.977mm)(74.686mm,64.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.2mm) Between Pad U12-2(74.986mm,61.542mm) on Top Layer And Track (74.486mm,61.477mm)(74.686mm,61.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.2mm) Between Pad U12-20(74.551mm,63.977mm) on Top Layer And Track (74.486mm,64.327mm)(74.486mm,64.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.2mm) Between Pad U12-9(78.486mm,61.542mm) on Top Layer And Track (78.786mm,61.477mm)(78.986mm,61.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.2mm) Between Pad U13-1(45.09mm,46.79mm) on Top Layer And Track (44.64mm,47.09mm)(44.84mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.2mm) Between Pad U13-15(49.59mm,43.39mm) on Top Layer And Track (49.84mm,43.09mm)(50.04mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Pad U13-16(49.74mm,44.34mm) on Top Layer And Track (50.04mm,43.09mm)(50.04mm,43.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Pad U13-19(49.74mm,45.84mm) on Top Layer And Track (50.04mm,46.19mm)(50.04mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Pad U13-2(44.94mm,45.84mm) on Top Layer And Track (44.64mm,46.19mm)(44.64mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.2mm) Between Pad U13-20(49.59mm,46.79mm) on Top Layer And Track (49.84mm,47.09mm)(50.04mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.2mm) Between Pad U13-21(49.09mm,46.79mm) on Top Layer And Text "U13" (47.33mm,47.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad U13-22(48.59mm,46.79mm) on Top Layer And Text "U13" (47.33mm,47.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.2mm) Between Pad U13-23(48.09mm,46.79mm) on Top Layer And Text "U13" (47.33mm,47.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.2mm) Between Pad U13-24(47.59mm,46.79mm) on Top Layer And Text "U13" (47.33mm,47.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Pad U13-5(44.94mm,44.34mm) on Top Layer And Track (44.64mm,43.09mm)(44.64mm,43.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.2mm) Between Pad U13-6(45.09mm,43.39mm) on Top Layer And Track (44.64mm,43.09mm)(44.84mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.2mm) Between Pad U14-1(27.527mm,16.471mm) on Top Layer And Track (28.227mm,16.966mm)(28.727mm,16.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad U14-1(27.527mm,16.471mm) on Top Layer And Track (28.727mm,16.966mm)(32.027mm,16.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-3(27.527mm,13.931mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.2mm) Between Pad U14-4(27.527mm,12.661mm) on Top Layer And Track (28.227mm,12.166mm)(28.727mm,12.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad U14-4(27.527mm,12.661mm) on Top Layer And Track (28.727mm,12.166mm)(32.027mm,12.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.2mm) Between Pad U14-5(32.727mm,12.661mm) on Top Layer And Track (28.727mm,12.166mm)(32.027mm,12.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U14-6(32.727mm,13.931mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.2mm) Between Pad U14-8(32.727mm,16.471mm) on Top Layer And Track (28.727mm,16.966mm)(32.027mm,16.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad U15-1(43.922mm,55.406mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad U15-2(44.422mm,55.406mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad U15-3(44.922mm,55.406mm) on Top Layer And Text "C39" (42.926mm,53.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-1(88.644mm,80.022mm) on Top Layer And Track (86.485mm,79.183mm)(88.898mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-1(88.644mm,80.022mm) on Top Layer And Track (88.898mm,78.929mm)(88.898mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-2(87.694mm,80.022mm) on Top Layer And Text "U16_HEATER CONTROL 1" (85.75mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-2(87.694mm,80.022mm) on Top Layer And Track (86.485mm,79.183mm)(88.898mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-3(86.744mm,80.022mm) on Top Layer And Text "U16_HEATER CONTROL 1" (85.75mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-3(86.744mm,80.022mm) on Top Layer And Track (86.485mm,78.066mm)(86.485mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-3(86.744mm,80.022mm) on Top Layer And Track (86.485mm,79.183mm)(88.898mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U16_HEATER CONTROL 1-4(86.744mm,77.222mm) on Top Layer And Text "R65_HEATER CONTROL 2" (85.55mm,75.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-4(86.744mm,77.222mm) on Top Layer And Track (86.485mm,78.066mm)(86.485mm,79.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-4(86.744mm,77.222mm) on Top Layer And Track (86.485mm,78.066mm)(88.898mm,78.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U16_HEATER CONTROL 1-5(88.644mm,77.222mm) on Top Layer And Text "C43_HEATER CONTROL 1" (87.579mm,77.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-5(88.644mm,77.222mm) on Top Layer And Track (86.485mm,78.066mm)(88.898mm,78.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 1-5(88.644mm,77.222mm) on Top Layer And Track (88.898mm,78.066mm)(88.898mm,78.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-1(84.494mm,79.387mm) on Top Layer And Track (83.402mm,79.133mm)(83.656mm,79.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-1(84.494mm,79.387mm) on Top Layer And Track (83.656mm,79.133mm)(83.656mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-2(84.494mm,80.337mm) on Top Layer And Track (83.656mm,79.133mm)(83.656mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-3(84.494mm,81.287mm) on Top Layer And Track (82.538mm,81.546mm)(83.656mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-3(84.494mm,81.287mm) on Top Layer And Track (83.656mm,79.133mm)(83.656mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-4(81.694mm,81.287mm) on Top Layer And Text "C43_HEATER CONTROL 2" (79.64mm,81.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-4(81.694mm,81.287mm) on Top Layer And Track (82.538mm,79.133mm)(82.538mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-4(81.694mm,81.287mm) on Top Layer And Track (82.538mm,81.546mm)(83.656mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-5(81.694mm,79.387mm) on Top Layer And Text "D6_HEATER CONTROL 2" (79.654mm,78.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-5(81.694mm,79.387mm) on Top Layer And Track (82.538mm,79.133mm)(82.538mm,81.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad U16_HEATER CONTROL 2-5(81.694mm,79.387mm) on Top Layer And Track (82.538mm,79.133mm)(82.767mm,79.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-1(34.907mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-10(27.807mm,35.71mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-11(27.807mm,34.91mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-12(27.807mm,34.11mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-13(27.807mm,33.31mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-14(27.807mm,32.51mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-15(27.807mm,31.71mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-16(27.807mm,30.91mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-17(29.307mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-18(30.107mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-19(30.907mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-2(34.107mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-20(31.707mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-21(32.507mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-22(33.307mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-23(34.107mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-24(34.907mm,29.41mm) on Top Layer And Track (28.707mm,30.31mm)(35.507mm,30.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-25(36.407mm,30.91mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-26(36.407mm,31.71mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-27(36.407mm,32.51mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-28(36.407mm,33.31mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-29(36.407mm,34.11mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-3(33.307mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-30(36.407mm,34.91mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-31(36.407mm,35.71mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-32(36.407mm,36.51mm) on Top Layer And Track (35.507mm,30.31mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-4(32.507mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-5(31.707mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-6(30.907mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-7(30.107mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-8(29.307mm,38.01mm) on Top Layer And Track (28.707mm,37.11mm)(35.507mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.2mm) Between Pad U18-9(27.807mm,36.51mm) on Top Layer And Track (28.707mm,30.31mm)(28.707mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad U19-1(42.657mm,51.72mm) on Top Layer And Track (43.48mm,51.72mm)(45.21mm,51.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U20-1(39.9mm,61.214mm) on Top Layer And Text "C41" (39.319mm,60.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad U20-1(39.9mm,61.214mm) on Top Layer And Text "U20" (37.846mm,62.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U20-2(39.25mm,61.214mm) on Top Layer And Text "C41" (39.319mm,60.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad U20-2(39.25mm,61.214mm) on Top Layer And Text "U20" (37.846mm,62.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad U20-3(38.6mm,61.214mm) on Top Layer And Text "U20" (37.846mm,62.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.2mm) Between Pad U20-4(37.95mm,61.214mm) on Top Layer And Text "U20" (37.846mm,62.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.2mm) Between Pad U20-6(38.6mm,57.264mm) on Top Layer And Text "C42" (38.472mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.2mm) Between Pad U20-7(39.25mm,57.264mm) on Top Layer And Text "C42" (38.472mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.2mm) Between Pad U20-8(39.9mm,57.264mm) on Top Layer And Text "C42" (38.472mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.2mm) Between Pad U21-1(57.399mm,26.28mm) on Top Layer And Track (57.536mm,25.48mm)(57.536mm,25.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.2mm) Between Pad U21-12(54.236mm,29.443mm) on Top Layer And Track (53.436mm,29.58mm)(53.944mm,29.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-13(53.574mm,28.78mm) on Top Layer And Track (53.436mm,29.072mm)(53.436mm,29.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-18(53.574mm,26.28mm) on Top Layer And Track (53.436mm,25.48mm)(53.436mm,25.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-19(54.236mm,25.618mm) on Top Layer And Track (53.436mm,25.48mm)(53.944mm,25.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-24(56.736mm,25.618mm) on Top Layer And Track (57.028mm,25.48mm)(57.536mm,25.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-6(57.399mm,28.78mm) on Top Layer And Track (57.536mm,29.072mm)(57.536mm,29.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U21-7(56.736mm,29.443mm) on Top Layer And Track (57.028mm,29.58mm)(57.536mm,29.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U22_RBF-3(73.684mm,12.062mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U22_RBF-4(74.334mm,12.062mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U22_RBF-5(74.334mm,14.862mm) on Top Layer And Text "C64_DEP-" (73.043mm,15.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U22_RBF-8(73.034mm,14.862mm) on Top Layer And Text "C64_DEP-" (73.043mm,15.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.2mm) Between Pad U22_RBF-9(73.359mm,13.462mm) on Top Layer And Text "C65_RBF" (73.764mm,11.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U22_RBF-9(73.359mm,13.462mm) on Top Layer And Track (67.71mm,14.09mm)(79.1mm,14.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.2mm) Between Pad U23_IMON_3V3-1(57.126mm,61.537mm) on Top Layer And Text "U23_IMON_3V3" (57.556mm,61.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.2mm) Between Pad U23_IMON_3V3-6(59.326mm,61.537mm) on Top Layer And Text "U23_IMON_3V3" (57.556mm,61.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.2mm) Between Pad U23_IMON_5V-1(71.159mm,74.279mm) on Top Layer And Text "U23_IMON_5V" (71.018mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_IMON_5V-1(71.159mm,74.279mm) on Top Layer And Track (70.65mm,72.5mm)(70.65mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_IMON_5V-2(71.159mm,73.629mm) on Top Layer And Track (70.65mm,72.5mm)(70.65mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.2mm) Between Pad U23_IMON_5V-3(71.159mm,72.979mm) on Top Layer And Track (70.65mm,71.19mm)(70.65mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_IMON_5V-3(71.159mm,72.979mm) on Top Layer And Track (70.65mm,72.5mm)(70.65mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.2mm) Between Pad U23_IMON_5V-6(73.359mm,74.279mm) on Top Layer And Text "U23_IMON_5V" (71.018mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_PACK_IMON-1(63.243mm,46.878mm) on Top Layer And Track (58.75mm,46.85mm)(65.98mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_PACK_IMON-6(65.443mm,46.878mm) on Top Layer And Track (58.75mm,46.85mm)(65.98mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U23_PACK_IMON-6(65.443mm,46.878mm) on Top Layer And Track (65.98mm,46.85mm)(67.36mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U4-1(51.587mm,13.872mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U4-5(54.077mm,13.872mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U5-3(48.775mm,13.874mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U5-4(46.285mm,13.874mm) on Top Layer And Track (24.987mm,13.611mm)(55.34mm,13.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad U6-3(64.175mm,13.208mm) on Bottom Layer And Text "C1" (62.627mm,12.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-1(21.56mm,47.036mm) on Top Layer And Track (20.51mm,46.871mm)(21.21mm,46.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-14(26.345mm,51.821mm) on Top Layer And Track (26.51mm,52.171mm)(26.51mm,52.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-15(25.46mm,52.706mm) on Top Layer And Track (25.81mm,52.871mm)(26.51mm,52.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-21(21.56mm,52.706mm) on Top Layer And Track (20.51mm,52.871mm)(21.21mm,52.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-22(20.675mm,51.821mm) on Top Layer And Track (20.51mm,52.171mm)(20.51mm,52.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-28(20.675mm,47.921mm) on Top Layer And Track (20.51mm,46.871mm)(20.51mm,47.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-7(25.46mm,47.036mm) on Top Layer And Track (25.81mm,46.871mm)(26.51mm,46.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U9-8(26.345mm,47.921mm) on Top Layer And Track (26.51mm,46.871mm)(26.51mm,47.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad Y1-1(45.13mm,49.53mm) on Top Layer And Track (45.949mm,48.666mm)(46.812mm,48.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad Y1-1(45.13mm,49.53mm) on Top Layer And Track (45.949mm,50.394mm)(46.812mm,50.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad Y1-2(47.63mm,49.53mm) on Top Layer And Text "U13" (47.33mm,47.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad Y1-2(47.63mm,49.53mm) on Top Layer And Track (45.949mm,48.666mm)(46.812mm,48.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad Y1-2(47.63mm,49.53mm) on Top Layer And Track (45.949mm,50.394mm)(46.812mm,50.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
Rule Violations :410

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Room micro-circuit- (Bounding Region = (73.455mm, 105.831mm, 84.933mm, 114.569mm) (Disabled)(InComponentClass('micro-circuit-'))
Rule Violations :0

Processing Rule : Room MICROCONTROLLER (Bounding Region = (42.492mm, 108.15mm, 73.457mm, 115.697mm) (Disabled)(InComponentClass('MICROCONTROLLER'))
Rule Violations :0

Processing Rule : Room PAY LOAD SWITCH (Bounding Region = (89.466mm, 51.832mm, 94.739mm, 59.399mm) (Disabled)(InComponentClass('PAY LOAD SWITCH'))
Rule Violations :0

Processing Rule : Room PACK_IMON (Bounding Region = (86.146mm, 64.568mm, 90.73mm, 68.056mm) (Disabled)(InComponentClass('PACK_IMON'))
Rule Violations :0

Processing Rule : Room main (Bounding Region = (39.69mm, 17.929mm, 116.103mm, 107.874mm) (Disabled)(InComponentClass('main'))
Rule Violations :0

Processing Rule : Room LOAD SWITCHES (Bounding Region = (108.303mm, 40.551mm, 117.064mm, 68.523mm) (Disabled)(InComponentClass('LOAD SWITCHES'))
Rule Violations :0

Processing Rule : Room IMU (Bounding Region = (67.541mm, 66.946mm, 78.374mm, 76.175mm) (Disabled)(InComponentClass('IMU'))
Rule Violations :0

Processing Rule : Room BOOST (Bounding Region = (41.95mm, 27.21mm, 142.682mm, 108.208mm) (Disabled)(InComponentClass('BOOST'))
Rule Violations :0

Processing Rule : Room X+ IMON (Bounding Region = (106.696mm, 94.182mm, 110.282mm, 98.766mm) (Disabled)(InComponentClass('X+ IMON'))
Rule Violations :0

Processing Rule : Room TRANSCEIVER (Bounding Region = (28.771mm, 37.351mm, 39.679mm, 104.909mm) (Disabled)(InComponentClass('TRANSCEIVER'))
Rule Violations :0

Processing Rule : Room Y+ IMON (Bounding Region = (107.092mm, 72.441mm, 110.542mm, 77.025mm) (Disabled)(InComponentClass('Y+ IMON'))
Rule Violations :0

Processing Rule : Room X- IMON (Bounding Region = (107.168mm, 83.191mm, 110.608mm, 87.775mm) (Disabled)(InComponentClass('X- IMON'))
Rule Violations :0

Processing Rule : Room SOLAR PANELS (Bounding Region = (83.306mm, 56.65mm, 119.05mm, 104.964mm) (Disabled)(InComponentClass('SOLAR PANELS'))
Rule Violations :0

Processing Rule : Room PEX (Bounding Region = (44.233mm, 82.083mm, 55.478mm, 93.155mm) (Disabled)(InComponentClass('PEX'))
Rule Violations :0

Processing Rule : Room Y- IMON (Bounding Region = (104.916mm, 61.473mm, 108.252mm, 66.057mm) (Disabled)(InComponentClass('Y- IMON'))
Rule Violations :0

Processing Rule : Room RBF (Bounding Region = (87.859mm, 30.429mm, 97.358mm, 38.176mm) (Disabled)(InComponentClass('RBF'))
Rule Violations :0

Processing Rule : Room BATTERY (Bounding Region = (79.716mm, 21.419mm, 121.955mm, 70.108mm) (Disabled)(InComponentClass('BATTERY'))
Rule Violations :0

Processing Rule : Room DAC (Bounding Region = (102.343mm, 108.666mm, 112.918mm, 114.124mm) (Disabled)(InComponentClass('DAC'))
Rule Violations :0

Processing Rule : Room CURRENT LIMITER (Bounding Region = (78.176mm, 35.293mm, 140.758mm, 72.983mm) (Disabled)(InComponentClass('CURRENT LIMITER'))
Rule Violations :0

Processing Rule : Room DEP- (Bounding Region = (98.036mm, 41.693mm, 103.764mm, 48.71mm) (Disabled)(InComponentClass('DEP-'))
Rule Violations :0

Processing Rule : Room DEP+ (Bounding Region = (91.467mm, 59.126mm, 97.801mm, 66.236mm) (Disabled)(InComponentClass('DEP+'))
Rule Violations :0

Processing Rule : Room ADC (Bounding Region = (60.212mm, 83.681mm, 69.799mm, 94.969mm) (Disabled)(InComponentClass('ADC'))
Rule Violations :0

Processing Rule : Room ADS7953 (Bounding Region = (67.391mm, 84.192mm, 77.45mm, 93.288mm) (Disabled)(InComponentClass('ADS7953'))
Rule Violations :0

Processing Rule : Room CAN TRANSCEIVER (Bounding Region = (41.95mm, 27.21mm, 135.728mm, 47.935mm) (Disabled)(InComponentClass('CAN TRANSCEIVER'))
Rule Violations :0

Processing Rule : Room BUCK-BOOST (Bounding Region = (77.641mm, 72.394mm, 93.025mm, 92.288mm) (Disabled)(InComponentClass('BUCK-BOOST'))
Rule Violations :0

Processing Rule : Room HEATERS AND SENSORS (Bounding Region = (76.821mm, 68.572mm, 120.365mm, 100.877mm) (Disabled)(InComponentClass('HEATERS AND SENSORS'))
Rule Violations :0

Processing Rule : Room IMON_3V3 (Bounding Region = (81.481mm, 84.15mm, 86.065mm, 87.542mm) (Disabled)(InComponentClass('IMON_3V3'))
Rule Violations :0

Processing Rule : Room IMON_5V (Bounding Region = (95.515mm, 96.916mm, 100.098mm, 100.283mm) (Disabled)(InComponentClass('IMON_5V'))
Rule Violations :0

Processing Rule : Room ATMEGA64M1 (Bounding Region = (139.954mm, 30.226mm, 143.51mm, 34.29mm) (Disabled)(InComponentClass('ATMEGA64M1'))
Rule Violations :0

Processing Rule : Room DIGITAL (Bounding Region = (50.789mm, 51.672mm, 61.066mm, 91.77mm) (Disabled)(InComponentClass('DIGITAL'))
Rule Violations :0

Processing Rule : Room HEATER CONTROL 1 (Bounding Region = (112.266mm, 100.792mm, 120.663mm, 107.234mm) (Disabled)(InComponentClass('HEATER CONTROL 1'))
Rule Violations :0

Processing Rule : Room HEATER CONTROL 2 (Bounding Region = (105.164mm, 99.816mm, 112.314mm, 107.429mm) (Disabled)(InComponentClass('HEATER CONTROL 2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Un-Routed Net Constraint ( (All) )
   Waived Violation between Un-Routed Net Constraint: Net DRAIN Between Pad U6-3(64.175mm,13.208mm) on Bottom Layer And Pad U6-6(64.175mm,18.118mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:19:50 AMDrain is shorted
Waived Violations :1

Waived Violations Of Rule : Un-Connected Pin Constraint ( (All) )
   Waived Violation between Un-Connected Pin Constraint: Pad *1-4(59.478mm,14.661mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 12:55:00 AMNC
   Waived Violation between Un-Connected Pin Constraint: Pad DEP--(85.344mm,15.748mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad DEP--(85.344mm,21.698mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad DEP+-(86.798mm,36.068mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad DEP+-(86.798mm,42.018mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad HEAT1-(90.107mm,60.398mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad HEAT1-(90.107mm,66.348mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad HEAT2-(90.034mm,68.375mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad HEAT2-(90.034mm,74.325mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad J3-(86.877mm,16.771mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-24 3:35:34 PMpad - no connection
   Waived Violation between Un-Connected Pin Constraint: Pad J3-(86.877mm,29.481mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad J4-(20.586mm,25.7mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad J4-(42.786mm,25.7mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad J6-(58.953mm,4.438mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad J6-(64.903mm,4.438mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad PX--(89.918mm,54.332mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PX--(89.918mm,62.782mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PX+-(89.381mm,64.98mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PX+-(89.381mm,73.43mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PY--(85.27mm,32.371mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PY--(85.27mm,40.821mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PY+-(89.664mm,43.136mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad PY+-(89.664mm,51.586mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad THM1-(90.107mm,52.301mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad THM1-(90.107mm,58.251mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad THM2-(90.107mm,44.277mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad THM2-(90.107mm,50.227mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad U1-1(77.237mm,28.262mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:00:28 AMConnector pad NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-1(45.09mm,46.79mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-12(48.09mm,43.39mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-13(48.59mm,43.39mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-21(49.09mm,46.79mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-22(48.59mm,46.79mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-23(48.09mm,46.79mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-24(47.59mm,46.79mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-7(45.59mm,43.39mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U13-8(46.09mm,43.39mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U20-1(39.9mm,61.214mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad U20-3(38.6mm,61.214mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad U20-7(39.25mm,57.264mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad U20-8(39.9mm,57.264mm) on Top Layer Waived by UTAT Space Systems at 2019-08-28 6:10:24 PMNo connect in schematic
   Waived Violation between Un-Connected Pin Constraint: Pad U2-1(77.269mm,24.346mm) on Bottom Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
   Waived Violation between Un-Connected Pin Constraint: Pad U21-13(53.574mm,28.78mm) on Top Layer Waived by UTAT Space Systems at 2019-08-26 1:02:49 AMMore NC
Waived Violations :43

Waived Violations Of Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-1(30.59mm,55.44mm) on Top Layer And Pad J2-3(30.59mm,55.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-10(35.19mm,57.44mm) on Top Layer And Pad J2-12(35.19mm,57.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-10(35.19mm,57.44mm) on Top Layer And Pad J2-8(35.19mm,56.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-11(30.59mm,57.94mm) on Top Layer And Pad J2-13(30.59mm,58.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-11(30.59mm,57.94mm) on Top Layer And Pad J2-9(30.59mm,57.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-12(35.19mm,57.94mm) on Top Layer And Pad J2-14(35.19mm,58.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-13(30.59mm,58.44mm) on Top Layer And Pad J2-15(30.59mm,58.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-14(35.19mm,58.44mm) on Top Layer And Pad J2-16(35.19mm,58.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-15(30.59mm,58.94mm) on Top Layer And Pad J2-17(30.59mm,59.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-16(35.19mm,58.94mm) on Top Layer And Pad J2-18(35.19mm,59.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-17(30.59mm,59.44mm) on Top Layer And Pad J2-19(30.59mm,59.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-18(35.19mm,59.44mm) on Top Layer And Pad J2-20(35.19mm,59.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-2(35.19mm,55.44mm) on Top Layer And Pad J2-4(35.19mm,55.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-3(30.59mm,55.94mm) on Top Layer And Pad J2-5(30.59mm,56.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-4(35.19mm,55.94mm) on Top Layer And Pad J2-6(35.19mm,56.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-5(30.59mm,56.44mm) on Top Layer And Pad J2-7(30.59mm,56.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-6(35.19mm,56.44mm) on Top Layer And Pad J2-8(35.19mm,56.94mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad J2-7(30.59mm,56.94mm) on Top Layer And Pad J2-9(30.59mm,57.44mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-26 11:59:55 PMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(76.892mm,70.939mm) on Bottom Layer And Pad Q1-1(77.542mm,70.939mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(76.892mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(77.542mm,70.939mm) on Bottom Layer And Pad Q1-1(78.192mm,70.939mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(77.542mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(77.542mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(78.192mm,70.939mm) on Bottom Layer And Pad Q1-4(78.842mm,70.939mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(78.192mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-1(78.192mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q1-4(78.842mm,70.939mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(76.143mm,59.763mm) on Bottom Layer And Pad Q2-1(76.793mm,59.763mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(76.143mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(76.793mm,59.763mm) on Bottom Layer And Pad Q2-1(77.443mm,59.763mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(76.793mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(76.793mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(77.443mm,59.763mm) on Bottom Layer And Pad Q2-4(78.093mm,59.763mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(77.443mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-1(77.443mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q2-4(78.093mm,59.763mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q3-1(77.118mm,48.841mm) on Bottom Layer And Pad Q3-4(78.418mm,48.841mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q3-1(77.118mm,48.841mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q3-4(78.418mm,48.841mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(73.589mm,31.677mm) on Bottom Layer And Pad Q4-1(74.239mm,31.677mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(73.589mm,31.677mm) on Bottom Layer And Pad Q4-4(72.939mm,31.677mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(73.589mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(73.589mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(74.239mm,31.677mm) on Bottom Layer And Pad Q4-1(74.889mm,31.677mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(74.239mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(74.239mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-1(74.889mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Pad Q4-4(72.939mm,31.677mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:02:28 AMJ2 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-1(84.199mm,84.876mm) on Top Layer And Pad U10-2(84.199mm,85.376mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-10(79.799mm,84.876mm) on Top Layer And Pad U10-9(79.799mm,85.376mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-2(84.199mm,85.376mm) on Top Layer And Pad U10-3(84.199mm,85.876mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-3(84.199mm,85.876mm) on Top Layer And Pad U10-4(84.199mm,86.376mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-4(84.199mm,86.376mm) on Top Layer And Pad U10-5(84.199mm,86.876mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-6(79.799mm,86.876mm) on Top Layer And Pad U10-7(79.799mm,86.376mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-7(79.799mm,86.376mm) on Top Layer And Pad U10-8(79.799mm,85.876mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U10-8(79.799mm,85.876mm) on Top Layer And Pad U10-9(79.799mm,85.376mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-27 12:03:23 AMU10 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.1mm) Between Pad U15-1(43.922mm,55.406mm) on Top Layer And Pad U15-32(43.237mm,56.091mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.1mm) Between Pad U15-16(48.107mm,59.591mm) on Top Layer And Pad U15-17(47.422mm,60.276mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.1mm) Between Pad U15-24(43.922mm,60.276mm) on Top Layer And Pad U15-25(43.237mm,59.591mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.1mm) Between Pad U15-8(47.422mm,55.406mm) on Top Layer And Pad U15-9(48.107mm,56.091mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.1mm) Between Pad U19-1(42.657mm,51.72mm) on Top Layer And Pad U19-2(42.657mm,52.37mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.1mm) Between Pad U19-2(42.657mm,52.37mm) on Top Layer And Pad U19-3(42.657mm,53.02mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]Waived by UTAT Space Systems at 2019-08-27 12:06:59 AMU15, 19, 20 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-1(39.9mm,61.214mm) on Top Layer And Pad U20-2(39.25mm,61.214mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-2(39.25mm,61.214mm) on Top Layer And Pad U20-3(38.6mm,61.214mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-3(38.6mm,61.214mm) on Top Layer And Pad U20-4(37.95mm,61.214mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-5(37.95mm,57.264mm) on Top Layer And Pad U20-6(38.6mm,57.264mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-6(38.6mm,57.264mm) on Top Layer And Pad U20-7(39.25mm,57.264mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.1mm) Between Pad U20-7(39.25mm,57.264mm) on Top Layer And Pad U20-8(39.9mm,57.264mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]Waived by UTAT Space Systems at 2019-08-28 7:21:28 PMTis okay
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.1mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.01mm]Waived by UTAT Space Systems at 2019-08-27 12:04:54 AMQ1-4 Pads minimum solder mask constraint - not an issue as it is part of the footprint
Waived Violations :92

Waived Violations Of Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.2mm) Between Arc (22.885mm,6.858mm) on Top Overlay And Pad U3-1(23.092mm,7.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.171mm]Waived by UTAT Space Systems at 2019-08-30 12:14:42 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Arc (40.484mm,61.25mm) on Top Overlay And Pad R76-2(41.046mm,61.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]Waived by UTAT Space Systems at 2019-08-30 12:15:06 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.2mm) Between Arc (56.076mm,61.537mm) on Top Overlay And Pad C15-1(55.905mm,62.213mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]Waived by UTAT Space Systems at 2019-08-30 12:15:19 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (58.407mm,26.26mm) on Top Overlay And Pad C56-2(58.826mm,26.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]Waived by UTAT Space Systems at 2019-08-30 12:15:25 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.2mm) Between Arc (62.46mm,14.926mm) on Bottom Overlay And Pad *1-2(61.878mm,15.611mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]Waived by UTAT Space Systems at 2019-08-30 12:15:33 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (62.46mm,14.926mm) on Bottom Overlay And Pad *1-3(61.878mm,14.661mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by UTAT Space Systems at 2019-08-30 12:15:57 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Arc (73.726mm,62.442mm) on Top Overlay And Pad U12-1(74.551mm,62.477mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]Waived by UTAT Space Systems at 2019-08-30 12:17:17 PMNot a problem
   Waived Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (75.992mm,28.212mm) on Bottom Overlay And Pad R84-1(76.073mm,28.33mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]Waived by UTAT Space Systems at 2019-08-30 12:17:37 PMInherent to footprint
   Waived Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.2mm) Between Arc (92.708mm,78.602mm) on Top Overlay And Pad D6_HEATER CONTROL 1-1(93.37mm,78.973mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]Waived by UTAT Space Systems at 2019-08-30 12:18:00 PMInherent to footprint
Waived Violations :9

Waived Violations Of Rule : Board Clearance Constraint (Gap=0mm) (All)
   Waived Violation between Board Outline Clearance(Outline Edge): (0.127mm < 0.5mm) Between Arc (45.11mm,89.535mm) on Top Overlay And Board Edge Waived by UTAT Space Systems at 2019-08-30 9:58:58 AMDon't need to worry about it
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.445mm < 0.5mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (50.51mm,53.35mm)(50.51mm,65.38mm) on Top Overlay Waived by UTAT Space Systems at 2019-08-28 7:23:02 PMTis okay, needed
   Waived Violation between Board Outline Clearance(Cutout Edge): (0.445mm < 0.5mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (50.51mm,65.38mm)(58.014mm,65.38mm) on Top Overlay Waived by UTAT Space Systems at 2019-08-28 7:23:02 PMTis okay, needed
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.5mm) Between Board Edge And Track (24.987mm,-7.09mm)(24.987mm,13.611mm) on Top Overlay Waived by UTAT Space Systems at 2019-08-30 10:05:33 AMDon't need to worry about it: just silkscreen hanging off
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.5mm) Between Board Edge And Track (24.987mm,-7.09mm)(55.34mm,-7.09mm) on Top Overlay Waived by UTAT Space Systems at 2019-08-30 10:05:33 AMDon't need to worry about it: just silkscreen hanging off
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.5mm) Between Board Edge And Track (55.34mm,-7.09mm)(55.34mm,13.611mm) on Top Overlay Waived by UTAT Space Systems at 2019-08-30 10:05:33 AMDon't need to worry about it: just silkscreen hanging off
Waived Violations :6


Violations Detected : 410
Waived Violations : 151
Time Elapsed        : 00:00:05