
AVRASM ver. 2.2.8  C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm Tue Dec 05 14:30:52 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(24): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\keyboard.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(25): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\delay.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(26): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\lcd.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(27): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\monitor.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(28): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\stats.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(29): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\stat_data.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(30): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\tarning.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(24): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\keyboard.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(25): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\delay.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(26): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\lcd.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(27): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\monitor.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(28): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\stats.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(29): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\stat_data.inc'
C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\Lab3.asm(30): Including file 'C:\Users\generic\Documents\Skuul\Inbyggda system\Lab3\Lab3\tarning.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Lab3.asm
                                 ;
                                 ; Created: 2023-11-20 10:58:31
                                 ; Author : Anna Hkansson, am1163
                                 ;
                                 
                                 
                                 ;==============================================================================
                                 ; Definitions of registers, etc. ("constants")
                                 ;==============================================================================
                                 	.EQU			RESET		 =	0x0000			; reset vector
                                 	.EQU			PM_START	 =	0x0072			; start of program
                                 
                                 
                                 ;==============================================================================
                                 ; Start of program
                                 ;==============================================================================
                                 	.CSEG
                                 	.ORG			RESET
000000 c398                      	RJMP			init
                                 
                                 	.ORG			PM_START
                                 	.INCLUDE		"keyboard.inc"
                                 
                                  * keyboard.inc
                                  *
                                  * This file contains a driver for reading the keypad on the
                                  * "iBridge keypad shield". The driver is adapted for a shield mounted
                                  * on a Arduino Mega board (ATmega2560).
                                  *
                                  * Key mapping:
                                  *					-----------------   ------------------
                                  *					| 1 | 2 | 3 | A |   | 0 | 4 | 8  | 12 |
                                  *					-----------------   ------------------
                                  *					| 4 | 5 | 6 | B |   | 1 | 5 | 9  | 13 |
                                  *					-----------------   ------------------
                                  *					| 7 | 8 | 9 | C |   | 2 | 6 | 10 | 14 |
                                  *					-----------------   ------------------
                                  *					| * | 0 | # | D |   | 3 | 7 | 11 | 15 |
                                  *					-----------------   ------------------
                                  *
                                  * Created by N.N, xx Nov 2015, for the course DA346A at Malmo University.
                                  */
                                 
                                 ;==============================================================================
                                 ; Table of characters, for mapping with keys
                                 ;==============================================================================
                                 keys:
000072 3431
000073 2a37
000074 3532
000075 3038
000076 3633
000077 2339
000078 4241
000079 4443
00007a 1010                      	.DB				"147*2580369#ABCD", NO_KEY, NO_KEY
                                 
                                 ;==============================================================================
                                 ; Definitions of registers, etc. ("constants")
                                 ;==============================================================================
                                 	.EQU			NO_KEY		=	0x10				; no key was pressed
                                 	.DEF			RVAL		=	R24					; alias R24 rval
                                 
                                 
                                 
                                 ;==============================================================================
                                 ; Read keyboard
                                 ; Returns the corresponding character for the pressed key. If no key is
                                 ; pressed, then '\0' (null) is returned.
                                 ;
                                 ; Uses registers:
                                 ;	R24	(RVAL)		Counter and contains key when returning
                                 ;
                                 ; Important! A minimum delay of 2 NOP's is necessary after setting port,
                                 ; before pin can be read.
                                 ;==============================================================================
                                 read_keyboard:
                                 
00007b d012                      	RCALL		read_keyboard_num
00007c e0f0                      	LDI			ZH,			high(keys <<1)		;Initialize Z pointer
00007d eee4                      	LDI			ZL,			low(keys <<1)
00007e 0fe8                      	ADD			ZL,			RVAL				;Add index
00007f e080                      	LDI			RVAL,		0x00
000080 1ff8                      	ADC			ZH,			RVAL				;Add 0 to catch Carry, if present
000081 9184                      	LPM			RVAL,		Z
000082 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Converts an integer value to the corresponding key on the display
                                 ; Uses registers:
                                 ;	R24 (RVAL)			as return value
                                 ;	R16 (TEMP)			as integer input value
                                 ;==============================================================================
                                 convert_integer:
000083 e009                      	LDI				TEMP,			9				; set temp to 9
000084 1b08                      	SUB				TEMP,			RVAL			; subtract RVAL from 9
000085 d068                      	RCALL			delay_1_micros                  ; delay
000086 d067                      	RCALL			delay_1_micros					; delay
000087 f008                      	BRCS			IF								; if RVAL>9, jump to if
000088 c002                      	RJMP			ELSE							; else, skip "if"
                                 IF:
000089 e007                      	LDI				TEMP,			7				; load temp with 7
00008a 0f80                      	ADD				RVAL,			TEMP			; add 7 to temp
                                 ELSE:												
00008b e300                      	LDI				TEMP,			0x30			; load temp with 0x30 (ascii number offset)
00008c 0f80                      	ADD				RVAL,			TEMP			; add to get correct ascii value
                                 
00008d 9508                      RET
                                 
                                 
                                 
                                 ;==============================================================================
                                 ; Read keyboard
                                 ; Returns the corresponding number (0-15) of the key pressed.
                                 ; Includes code to handle key bounce.
                                 ; If no key is pressed, 16 is returned.
                                 ;==============================================================================
                                 
                                 read_keyboard_num:
                                 
                                 // write code here to implement function in Lab 1
                                 
00008e e080                      LDI		RVAL,		0x00					; Initiate counter to 0
00008f 9aa5                      SBI		PORTG,5								; Set Col0=1
000090 9873                      CBI		PORTE,3								; Set Col1=0
000091 9110 0102                 LDS		R17,		PORTH					; register R16-R31 kan anvndas
000093 7e17                      ANDI	R17,		0b11100111				; bit 3&4 nollstlls
000094 9310 0102                 STS		PORTH,		R17						; col2 and col3 = 0
                                 
                                 
000096 e134                      LDI		R19,		20
000097 d067                      RCALL	delay_ms
                                 
000098 997d                      SBIC	PINF,5								; Test Row 0, skip if=0
000099 c053                      RJMP	END									; Row 0=1, jump to end
00009a 9583                      INC		RVAL									; Increment counter
00009b 997c                      SBIC	PINF,4								; Test Row 1, skip if=0
00009c c050                      RJMP	END									; Row 1=1, jump to end
00009d 9583                      INC		RVAL									; Increment counter
00009e 9964                      SBIC	PINE,4								; Test Row 2, skip if=0
00009f c04d                      RJMP	END									; Row 2=1, jump to end
0000a0 9583                      INC		RVAL									; Increment counter
0000a1 9965                      SBIC	PINE,5								; Test Row 3, skip if=0
0000a2 c04a                      RJMP	END									; Row 3=1, jump to end
0000a3 9583                      INC		RVAL								; Increment	counter
                                 
                                 
0000a4 98a5                      CBI		PORTG,5								; col0=0
0000a5 9a73                      SBI		PORTE,3								; col1=1
0000a6 9110 0102                 LDS		R17,		PORTH					; register R16-R31 kan anvndas
0000a8 7e17                      ANDI	R17,		0b11100111				; bit 3&4 nollstlls
0000a9 9310 0102                 STS		PORTH,		R17						; col2&3=0
                                 
0000ab e134                      LDI		R19,		20
0000ac d052                      RCALL	delay_ms
                                 
0000ad 997d                      SBIC	PINF,5								; Test Row 0, skip if=0
0000ae c03e                      RJMP	END									; Row 0=1, jump to end
0000af 9583                      INC		RVAL								; Increment counter
0000b0 997c                      SBIC	PINF,4								; Test Row 1, skip if=0
0000b1 c03b                      RJMP	END									; Row 1=1, jump to end
0000b2 9583                      INC		RVAL								; Increment counter
0000b3 9964                      SBIC	PINE,4								; Test Row 2, skip if=0
0000b4 c038                      RJMP	END									; Row 2=1, jump to end
0000b5 9583                      INC		RVAL								; Increment counter
0000b6 9965                      SBIC	PINE,5								; Test Row 3, skip if=0
0000b7 c035                      RJMP	END									; Row 3=1, jump to end
0000b8 9583                      INC		RVAL									; Increment counter
                                 
                                 
0000b9 98a5                      CBI		PORTG,5								; col0=0
0000ba 9873                      CBI		PORTE,3								; col1=0
0000bb 9110 0102                 LDS		R17,		PORTH					; register R16-R31 kan anvndas
0000bd 6018                      ORI		R17,		0b00001000				; bit 3 ettstlls
0000be 9310 0102                 STS		PORTH,		R17						; col2=1
0000c0 9110 0102                 LDS		R17,		PORTH					; register R16-R31 kan anvndas
0000c2 7e1f                      ANDI	R17,		0b11101111				; bit 4 nollstlls
0000c3 9310 0102                 STS		PORTH,		R17						; col3=0
                                 
0000c5 e134                      LDI		R19,		20
0000c6 d038                      RCALL	delay_ms
                                 
0000c7 997d                      SBIC	PINF,5								; Test Row 0, skip if=0
0000c8 c024                      RJMP	END									; Row 0=1, jump to end
0000c9 9583                      INC		RVAL									; Increment counter
0000ca 997c                      SBIC	PINF,4								; Test Row 1, skip if=0
0000cb c021                      RJMP	END									; Row 1=1, jump to end
0000cc 9583                      INC		RVAL									; Increment counter
0000cd 9964                      SBIC	PINE,4								; Test Row 2, skip if=0
0000ce c01e                      RJMP	END									; Row 2=1, jump to end
0000cf 9583                      INC		RVAL									; Increment counter
0000d0 9965                      SBIC	PINE,5								; Test Row 3, skip if=0
0000d1 c01b                      RJMP	END									; Row 3=1, jump to end
0000d2 9583                      INC		RVAL								; Increment counter
                                 
0000d3 98a5                      CBI		PORTG,5								; col0=0
0000d4 9873                      CBI		PORTE,3								; col1=0
0000d5 9110 0102                 LDS		R17,		PORTH					; register R16-R31 kan anvndas
0000d7 7f17                      ANDI	R17,		0b11110111				; bit 3 nollstlls
0000d8 9310 0102                 STS		PORTH,		R17						; col2=0;
0000da 9110 0102                 LDS		R17,		PORTH
0000dc 6110                      ORI		R17,		0b00010000				; bit 4 ettstlls
0000dd 9310 0102                 STS		PORTH,		R17						; col3=1
                                 
0000df e134                      LDI		R19,		20
0000e0 d01e                      RCALL	delay_ms
                                 
0000e1 997d                      SBIC	PINF,5								; Test Row 0, skip if=0
0000e2 c00a                      RJMP	END									; Row 0=1, jump to end
0000e3 9583                      INC		RVAL								; Increment counter
0000e4 997c                      SBIC	PINF,4								; Test Row 1, skip if=0
0000e5 c007                      RJMP	END									; Row 1=1, jump to end
0000e6 9583                      INC		RVAL								; Increment counter
0000e7 9964                      SBIC	PINE,4								; Test Row 2, skip if=0
0000e8 c004                      RJMP	END									; Row 2=1, jump to end
0000e9 9583                      INC		RVAL								; Increment counter
0000ea 9965                      SBIC	PINE,5								; Test Row 3, skip if=0
0000eb c001                      RJMP	END									; Row 3=1, jump to end
0000ec 9583                      INC		RVAL								; Increment counter
                                 
                                 		
                                 
                                 											; If you reach this point, counter should equal NO_KEY
                                 END: 										; You may come here through a jump statement above
                                 
0000ed 9508                      RET											; return with correct value in counter
                                 	.INCLUDE		"delay.inc"
                                 
                                  * delay.inc
                                  *
                                  * This file contains delay routines.
                                  *
                                  * Created by Anna Hkansson, 2023-12-04, for the course DA346A at Malmo University.
                                  */
                                 
                                 ;==============================================================================
                                 ; Delay of 1 s (including RCALL)
                                 ;==============================================================================
                                 delay_1_micros:
0000ee 0000                      	NOP
0000ef 0000                      	NOP
0000f0 0000                      	NOP
0000f1 0000                      	NOP
0000f2 0000                      	NOP
0000f3 0000                      	NOP
0000f4 0000                      	NOP
0000f5 0000                      	NOP
0000f6 0000                      	NOP
0000f7 0000                      	NOP
0000f8 0000                      	NOP
0000f9 0000                      	NOP
                                 
0000fa 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of X s
                                 ;	LDI + RCALL = 4 cycles
                                 ; Uses registers:
                                 ;	R19				Input parameter data (X s)
                                 ;==============================================================================
                                 delay_micros:
                                 	
0000fb dff2                      	RCALL delay_1_micros
0000fc 953a                      	DEC R19
0000fd f7e9                      	BRNE delay_micros
0000fe 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of X ms
                                 ;	LDI + RCALL = 4 cycles
                                 ; Uses registers:
                                 ;	R18				Copy of parameter data (X ms)
                                 ;	R19				Input parameter data (X ms) and
                                 ;					also input to 'delay_micros'.
                                 ;==============================================================================
                                 delay_ms:
                                 
                                 
0000ff 2f23                      	MOV			R18,		R19			; Copy the value in R19 to R18
                                 
                                 L1:
000100 ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000101 dff9                      	RCALL		delay_micros			; 250 micros delayed
                                 
000102 ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000103 dff7                      	RCALL		delay_micros			; 500 micros delayed
                                 
000104 ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000105 dff5                      	RCALL		delay_micros			; 750 micros delayed
                                 
000106 ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000107 dff3                      	RCALL		delay_micros			; 1000 micros delayed = 1ms
                                 
000108 952a                      	DEC		R18
                                 
000109 f7b1                      	BRNE	L1
                                 
00010a 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of 1 s
                                 ;	LDI + RCALL = 4 cycles
                                 ; Uses registers:
                                 ;	R19				Used for storage and
                                 ;					also input to 'delay_micros'.
                                 ;==============================================================================
                                 delay_1_s:
                                 
00010b ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
00010c dff2                      	RCALL		delay_ms				; 250 ms delayed
                                 
00010d ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
00010e dff0                      	RCALL		delay_ms				; 500 ms delayed
                                 
00010f ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000110 dfee                      	RCALL		delay_ms				; 750 ms delayed
                                 
000111 ef3a                      	LDI			R19,		0xFA		; R19=250	
                                 
000112 dfec                      	RCALL		delay_ms				; 1000 ms delayed = 1s
                                 
000113 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of X s
                                 ;	LDI + RCALL = 4 cycles
                                 ; Uses registers:
                                 ;	R18				Input parameter data (X ms)
                                 ;==============================================================================
                                 
                                 delay_s:
000114 dff6                      	RCALL		delay_1_s				; delay_1_s
000115 952a                      	DEC			R18						; decrement counter
000116 f7e9                      	BRNE		delay_s					; start over if not 0
000117 9508                      	RET
                                 	.INCLUDE		"lcd.inc"
                                 
                                  * lcd.inc
                                  *
                                  * This file contains a driver for communicating with a Philips PCD8544
                                  * LCD controller (48x84 pixels), 6 rows and 14 columns with 8x6 pixel
                                  * characters. This is the same display that was mounted in a 
                                  * Nokia 5110 cell phone.
                                  * This driver is written for a LCD mounted on a "iBridge keypad shield",
                                  * which is mounted on a Arduino Mega board (ATmega2560).
                                  * SPI communication with the LCD is implemented by bit-banging the protocol.
                                  *
                                  * A character is 6 pixels wide, but only 5 pixels forms the character. The
                                  * last pixel is used as padding between characters.
                                  *
                                  * Created by Mathias Beckius, 25 June 2015, for the course DA346A at
                                  * Malmo University.
                                  *	 Edited by Anna Hkansson, am1163, 2023-12-05
                                  */
                                 
                                 ;==============================================================================
                                 ; Character table, equivalent to a 2 dimensional array, 5 columns per row
                                 ;==============================================================================
                                 chars:
000118 0000
000119 0000                      	.DB				0x00, 0x00, 0x00, 0x00, 0x00,	/* SPACE */	\
00011a 0000
00011b 5f00                      					0x00, 0x00, 0x5f, 0x00, 0x00,	/* ! */		\
00011c 0000
00011d 0700
00011e 0700                      					0x00, 0x07, 0x00, 0x07, 0x00,	/* " */		\
00011f 1400
000120 147f                      					0x14, 0x7f, 0x14, 0x7f, 0x14,	/* # */		\
000121 147f
000122 2a24
000123 2a7f                      					0x24, 0x2a, 0x7f, 0x2a, 0x12,	/* $ */		\
000124 2312
000125 0813                      					0x23, 0x13, 0x08, 0x64, 0x62,	/* % */		\
000126 6264
000127 4936
000128 2255                      					0x36, 0x49, 0x55, 0x22, 0x50,	/* & */		\
000129 0050
00012a 0305                      					0x00, 0x05, 0x03, 0x00, 0x00,	/* ' */		\
00012b 0000
00012c 1c00
00012d 4122                      					0x00, 0x1c, 0x22, 0x41, 0x00,	/* ( */		\
00012e 0000
00012f 2241                      					0x00, 0x41, 0x22, 0x1c, 0x00,	/* ) */		\
000130 001c
000131 0814
000132 083e                      					0x14, 0x08, 0x3e, 0x08, 0x14,	/* * */		\
000133 0814
000134 3e08                      					0x08, 0x08, 0x3e, 0x08, 0x08,	/* + */		\
000135 0808
000136 5000
000137 0030                      					0x00, 0x50, 0x30, 0x00, 0x00,	/* , */		\
000138 0800
000139 0808                      					0x08, 0x08, 0x08, 0x08, 0x08,	/* - */		\
00013a 0808
00013b 6000
00013c 0060                      					0x00, 0x60, 0x60, 0x00, 0x00,	/* . */		\
00013d 2000
00013e 0810                      					0x20, 0x10, 0x08, 0x04, 0x02,	/* / */		\
00013f 0204
000140 513e
000141 4549                      					0x3e, 0x51, 0x49, 0x45, 0x3e,	/* 0 */		\
000142 003e
000143 7f42                      					0x00, 0x42, 0x7f, 0x40, 0x00,	/* 1 */		\
000144 0040
000145 6142
000146 4951                      					0x42, 0x61, 0x51, 0x49, 0x46,	/* 2 */		\
000147 2146
000148 4541                      					0x21, 0x41, 0x45, 0x4b, 0x31,	/* 3 */		\
000149 314b
00014a 1418
00014b 7f12                      					0x18, 0x14, 0x12, 0x7f, 0x10,	/* 4 */		\
00014c 2710
00014d 4545                      					0x27, 0x45, 0x45, 0x45, 0x39,	/* 5 */		\
00014e 3945
00014f 4a3c
000150 4949                      					0x3c, 0x4a, 0x49, 0x49, 0x30,	/* 6 */		\
000151 0130
000152 0971                      					0x01, 0x71, 0x09, 0x05, 0x03,	/* 7 */		\
000153 0305
000154 4936
000155 4949                      					0x36, 0x49, 0x49, 0x49, 0x36,	/* 8 */		\
000156 0636
000157 4949                      					0x06, 0x49, 0x49, 0x29, 0x1e,	/* 9 */		\
000158 1e29
000159 3600
00015a 0036                      					0x00, 0x36, 0x36, 0x00, 0x00,	/* : */		\
00015b 0000
00015c 3656                      					0x00, 0x56, 0x36, 0x00, 0x00,	/* ; */		\
00015d 0000
00015e 1408
00015f 4122                      					0x08, 0x14, 0x22, 0x41, 0x00,	/* < */		\
000160 1400
000161 1414                      					0x14, 0x14, 0x14, 0x14, 0x14,	/* = */		\
000162 1414
000163 4100
000164 1422                      					0x00, 0x41, 0x22, 0x14, 0x08,	/* > */		\
000165 0208
000166 5101                      					0x02, 0x01, 0x51, 0x09, 0x06,	/* ? */		\
000167 0609
000168 4932
000169 4179                      					0x32, 0x49, 0x79, 0x41, 0x3e,	/* @ */		\
00016a 7e3e
00016b 1111                      					0x7e, 0x11, 0x11, 0x11, 0x7e,	/* A */		\
00016c 7e11
00016d 417f
00016e 4d49                      					0x7f, 0x41, 0x49, 0x4D, 0x32,	/* B */		\
00016f 3e32
000170 4141                      					0x3e, 0x41, 0x41, 0x41, 0x22,	/* C */		\
000171 2241
000172 417f
000173 2241                      					0x7f, 0x41, 0x41, 0x22, 0x1C,	/* D */		\
000174 7f1c
000175 4949                      					0x7f, 0x49, 0x49, 0x49, 0x41,	/* E */		\
000176 4149
000177 097f
000178 0909                      					0x7f, 0x09, 0x09, 0x09, 0x01,	/* F */		\
000179 3e01
00017a 4941                      					0x3e, 0x41, 0x49, 0x49, 0x7a,	/* G */		\
00017b 7a49
00017c 087f
00017d 0808                      					0x7f, 0x08, 0x08, 0x08, 0x7f,	/* H */		\
00017e 007f
00017f 7f41                      					0x00, 0x41, 0x7f, 0x41, 0x00,	/* I */		\
000180 0041
000181 4020
000182 3f41                      					0x20, 0x40, 0x41, 0x3f, 0x01,	/* J */		\
000183 7f01
000184 1408                      					0x7f, 0x08, 0x14, 0x22, 0x41,	/* K */		\
000185 4122
000186 407f
000187 4040                      					0x7f, 0x40, 0x40, 0x40, 0x40,	/* L */		\
000188 7f40
000189 0c02                      					0x7f, 0x02, 0x0c, 0x02, 0x7f,	/* M */		\
00018a 7f02
00018b 047f
00018c 1008                      					0x7f, 0x04, 0x08, 0x10, 0x7f,	/* N */		\
00018d 3e7f
00018e 4141                      					0x3e, 0x41, 0x41, 0x41, 0x3e,	/* O */		\
00018f 3e41
000190 097f
000191 0909                      					0x7f, 0x09, 0x09, 0x09, 0x06,	/* P */		\
000192 3e06
000193 5141                      					0x3e, 0x41, 0x51, 0x21, 0x5e,	/* Q */		\
000194 5e21
000195 097f
000196 2919                      					0x7f, 0x09, 0x19, 0x29, 0x46,	/* R */		\
000197 4646
000198 4949                      					0x46, 0x49, 0x49, 0x49, 0x31,	/* S */		\
000199 3149
00019a 0101
00019b 017f                      					0x01, 0x01, 0x7f, 0x01, 0x01,	/* T */		\
00019c 3f01
00019d 4040                      					0x3f, 0x40, 0x40, 0x40, 0x3f,	/* U */		\
00019e 3f40
00019f 201f
0001a0 2040                      					0x1f, 0x20, 0x40, 0x20, 0x1f,	/* V */		\
0001a1 3f1f
0001a2 3840                      					0x3f, 0x40, 0x38, 0x40, 0x3f,	/* W */		\
0001a3 3f40
0001a4 1463
0001a5 1408                      					0x63, 0x14, 0x08, 0x14, 0x63,	/* X */		\
0001a6 0763
0001a7 7008                      					0x07, 0x08, 0x70, 0x08, 0x07,	/* Y */		\
0001a8 0708
0001a9 5161
0001aa 4549                      					0x61, 0x51, 0x49, 0x45, 0x43,	/* Z */		\
0001ab 0043                      					0x00							/* padding for .DB */
                                 
                                 ;==============================================================================
                                 ; Definitions of registers, etc. ("constants")
                                 ;==============================================================================
                                 	.EQU			CHR_WIDTH	 =	5				; Char width (w/o padding)
                                 	.EQU			ASCII_OFFSET =	32				; First char in 'chars'
                                 
                                 	; Bit masks, to be used together with SET_IO_BIT and CLR_IO_BIT
                                 	.EQU			BIT3_HIGH	 =	0x08
                                 	.EQU			BIT3_LOW	 =	0xF7
                                 	.EQU			BIT4_HIGH	 =	0x10
                                 	.EQU			BIT4_LOW	 =	0xEF
                                 	.EQU			BIT5_HIGH	 =	0x20
                                 	.EQU			BIT5_LOW	 =	0xDF
                                 	.EQU			BIT6_HIGH	 =	0x40
                                 	.EQU			BIT6_LOW	 =	0xBF
                                 
                                 ;==============================================================================
                                 ; Definitions of strings
                                 ;==============================================================================
                                 
                                 Str_1:
0001ac 4557
0001ad 434c
0001ae 4d4f
0001af 2145
0001b0 0000                      	.DB				"WELCOME!", 0, 0 
                                 	.EQU			Sz_str1 = 8						; Size of str_1
                                 
                                 Str_2:
0001b1 2e32
0001b2 5220
0001b3 4c4f
0001b4 004c                      	.DB				"2. ROLL", 0
                                 
                                 Str_3:
0001b5 2e33
0001b6 5320
0001b7 4f48
0001b8 2057
0001b9 5453
0001ba 5441
0001bb 0000                      	.DB				"3. SHOW STAT", 0, 0
                                 
                                 Str_4:
0001bc 2e38
0001bd 4320
0001be 454c
0001bf 5241
0001c0 5320
0001c1 4154
0001c2 0054                      	.DB				"8. CLEAR STAT", 0
                                 
                                 Str_5:
0001c3 2e39
0001c4 4d20
0001c5 4e4f
0001c6 5449
0001c7 524f
0001c8 0000                      	.DB				"9. MONITOR", 0, 0
                                 
                                 Str_6:
0001c9 4f52
0001ca 4c4c
0001cb 4e49
0001cc 2e47
0001cd 2e2e
0001ce 0000                      	.DB				"ROLLING...", 0, 0
                                 
                                 Str_7:
0001cf 4552
0001d0 5553
0001d1 544c
0001d2 203a                      	.DB				"RESULT: "						; never used
                                 
                                 Str_8:
0001d3 4c43
0001d4 4145
0001d5 4952
0001d6 474e
0001d7 2e2e
0001d8 002e                      	.DB				"CLEARING...", 0
                                 
                                 ;==============================================================================
                                 ; Macro for writing a command to the LCD.
                                 ; Uses registers:
                                 ;	R24				Command data / parameter to 'lcd_write_byte'
                                 ;
                                 ; Example: Write 0x20 to the LCD
                                 ;	LCD_WRITE_CMD	0x20
                                 ;==============================================================================
                                 	.MACRO			LCD_WRITE_CMD
                                 	CBI				PORTB,			4				; clear D/C pin
                                 	LDI				R24,			@0				; set command as parameter
                                 	RCALL			lcd_write_byte					; write byte to the LCD
                                 	.ENDMACRO
                                 
                                 ;==============================================================================
                                 ; Macro for writing a character to the LCD.
                                 ; Uses registers:
                                 ;	R24				Character / parameter to 'lcd_write_char'
                                 ;
                                 ; Example: Write 'A' to the LCD
                                 ;	LCD_WRITE_CHR 'A'
                                 ; Example: Write current character stored in R24
                                 ;	LCD_WRITE_CHR
                                 ;==============================================================================
                                 	.MACRO			LCD_WRITE_CHR
                                 	SBI				PORTB,			4				; set D/C pin
                                 	LDI				R24,			@0				; set command as parameter
                                 	RCALL			lcd_write_char					; write char to the LCD
                                 	.ENDMACRO
                                 
                                 ;==============================================================================
                                 ; Macro for writing a string of characters to the LCD.
                                 ; Uses registers:
                                 ;	ZH:ZL			High and Low part of Z register, for string pointer
                                 ;
                                 ; Example: Write the string 'my_string', stored in program memory
                                 ;	LCD_WRITE_STR	my_string
                                 ;==============================================================================
                                 	.MACRO			LCD_WRITE_STR
                                 	SBI				PORTB,			4				; set D/C pin
                                 	LDI				ZH,				HIGH(@0 << 1)	; Init pointer
                                 	LDI				ZL,				LOW(@0 << 1)
                                 	RCALL			lcd_write_string				; Write string to the LCD
                                 	.ENDMACRO
                                 
                                 ;==============================================================================
                                 ; Macro for writing a string of characters to the LCD.
                                 ; Uses registers:
                                 ;	ZH:ZL			High and Low part of Z register, for string pointer
                                 ;
                                 ; Example: Write the string 'my_string', stored in program memory
                                 ;	PRINTSTRING	my_string
                                 ;==============================================================================
                                 	.MACRO			PRINTSTRING
                                 	SBI				PORTB,			4				; set D/C pin
                                 	LDI				ZH,				HIGH(@0 << 1)	; Init pointer
                                 	LDI				ZL,				LOW(@0 << 1)
                                 	RCALL			lcd_write_string				; Write string to the LCD
                                 	.ENDMACRO
                                 
                                 
                                 
                                 ;==============================================================================
                                 ; Macro for setting a bit in I/O register, located in the extended I/O space.
                                 ; Uses registers:
                                 ;	R24				Store I/O data
                                 ;
                                 ; Example: Set bit 6 in PORTH
                                 ;	SET_IO_BIT		PORTH,			BIT6_HIGH
                                 ;==============================================================================
                                 	.MACRO			SET_IO_BIT
                                 	LDS				R24,			@0				; Read reg, store in R24
                                 	ORI				R24,			@1				; Mask bits, store in R24
                                 	STS				@0,				R24				; Set register
                                 	.ENDMACRO
                                 
                                 ;==============================================================================
                                 ; Macro for clearing a bit in I/O register, located in the extended I/O space.
                                 ; Uses registers:
                                 ;	R24				Store I/O data
                                 ;
                                 ; Example: Clear bit 6 in PORTH
                                 ;	CLR_IO_BIT		PORTH,			BIT6_LOW
                                 ;==============================================================================
                                 	.MACRO			CLR_IO_BIT
                                 	LDS				R24,			@0				; Read reg, store in R24
                                 	ANDI			R24,			@1				; Mask bits, store in R24
                                 	STS				@0,				R24				; Set register
                                 	.ENDMACRO
                                 
                                 ;==============================================================================
                                 ; Initialize the LCD.
                                 ; Uses registers:
                                 ;	R24				Used when calling other subroutines.
                                 ;==============================================================================
                                 lcd_init:
                                 	; PORT B ---------------------------------------
                                 	; output:	4, 5 and 6 (LCD command/character, reset, CS/SS)
0001d9 9100 0004                 	LDS				R16,			DDRB			; read DDRB
0001db 6700                      	ORI				R16,			0x70			; add bits
0001dc b904                      	OUT				DDRB,			R16				; write back
                                 
                                 	; PORT H ---------------------------------------
                                 	; output:	5 and 6 (LCD clock and data)
0001dd 9100 0101                 	LDS				R16,			DDRH
0001df 6600                      	ORI				R16,			0x60
0001e0 9300 0101                 	STS				DDRH,			R16				; STS is same as OUT...
                                 	
                                 	; LCD settings ---------------------------------
0001e2 e134                      	LDI				R19,			20				; Wait after power-up,
0001e3 df1b                      	RCALL			delay_ms						; let Vcc stabilize!
0001e4 9a2d                      	SBI				PORTB,			5				; Set LCD reset pin HIGH
0001e5 e03a                      	LDI				R19,			10				; Wait before...
0001e6 df18                      	RCALL			delay_ms						; ...raising...
0001e7 9a2e                      	SBI				PORTB,			6				; ...CS/SS pin (normal lvl)
0001e8 982c
0001e9 e281
0001ea d030                      	LCD_WRITE_CMD	0x21							; Function set (H=1)
0001eb 982c
0001ec e183
0001ed d02d                      	LCD_WRITE_CMD	0x13							; Set bias mode 1:48
0001ee 982c
0001ef ec85
0001f0 d02a                      	LCD_WRITE_CMD	0xC5   							; Set Vop (contrast)
0001f1 982c
0001f2 e086
0001f3 d027                      	LCD_WRITE_CMD	0x06							; Set temp coefficient
0001f4 982c
0001f5 e280
0001f6 d024                      	LCD_WRITE_CMD	0x20							; Function set (H=0)
0001f7 982c
0001f8 e08c
0001f9 d021                      	LCD_WRITE_CMD	0x0C							; Set display control
0001fa 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Write a string of characters to the LCD.
                                 ; Uses registers:
                                 ;	ZH:ZL			String pointer
                                 ;	R3:R2			Temporary storage of string pointer
                                 ;	R24				Used for writing characters
                                 ;==============================================================================
                                 lcd_write_string:
                                 
                                 
                                 	
                                 Nxt: 
0001fb 9185                      	LPM			R24,		Z+				; load Z into R24
0001fc 93ff                      	PUSH		ZH							; push ZH & ZL
0001fd 93ef                      	PUSH		ZL							; because they are used in lcd_write_char
0001fe d007                      	RCALL		lcd_write_char				; write char
0001ff 91ef                      	POP			ZL							; pop
000200 91ff                      	POP			ZH							; pop
000201 9104                      	LPM			TEMP,		Z				; load Z into temp
000202 3000                      	CPI			TEMP,		0				; compare with 0
000203 f009                      	BREQ		String_End					; if equal, string is ended
000204 cff6                      	RJMP		Nxt							; else jump back to next
                                 String_End:
000205 9508                      	RET										; return
                                 
                                 
                                 ;==============================================================================
                                 ; Write a character to the LCD.
                                 ; Uses registers:
                                 ;	R1:R0			Initial pointer to character data in program memory,
                                 ;					this is where the result of R16xR17 is stored.
                                 ;   ZH:ZL			"Moving pointer" to character data
                                 ;	R16				Copy of parameter data (character)
                                 ;	R17				Character width (without padding)
                                 ;	R24				Parameter data/char (input to this subroutine)
                                 ;					also used by 'lcd_write_byte'.
                                 ;==============================================================================
                                 lcd_write_char:
000206 2f08                      	MOV				R16,			R24				; copy char to temp reg
000207 5200                      	SUBI			R16,			ASCII_OFFSET	; subtract ASCII-OFFSET
000208 e015                      	LDI				R17,			CHR_WIDTH		; set multiplier
000209 9f01                      	MUL				R16,			R17				; (ASCII-OFFSET)xCHR_WIDTH
00020a e0f2                      	LDI				ZH,				HIGH(chars << 1); Init pointer
00020b e3e0                      	LDI				ZL,				LOW(chars << 1)
00020c 0de0                      	ADD				ZL,				R0				; Set pointer
00020d 1df1                      	ADC				ZH,				R1
00020e 9185                      	LPM				R24,			Z+				; Write 1st segment of char
00020f d00b                      	RCALL			lcd_write_byte
000210 9185                      	LPM				R24,			Z+				; Write 2nd segment of char
000211 d009                      	RCALL			lcd_write_byte
000212 9185                      	LPM				R24,			Z+				; Write 3rd segment of char
000213 d007                      	RCALL			lcd_write_byte
000214 9185                      	LPM				R24,			Z+				; Write 4th segment of char
000215 d005                      	RCALL			lcd_write_byte
000216 9184                      	LPM				R24,			Z				; Write 5th segment of char
000217 d003                      	RCALL			lcd_write_byte
000218 e080                      	LDI				R24,			0x00			; Write 6th segment of char
000219 d001                      	RCALL			lcd_write_byte					; (padding)
00021a 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Write a byte of data to the LCD, start with the most significant bit.
                                 ; Uses registers:
                                 ;	R16				Copy of parameter data
                                 ;	R17				Bit mask (for filtering MSB)
                                 ;	R18				Counter (number of bits written to LCD)
                                 ;	R24				Parameter data/byte (input to this subroutine)
                                 ;					also used by SET_IO_BIT and CLR_IO_BIT macros.
                                 ;==============================================================================
                                 lcd_write_byte:
00021b 982e                      	CBI				PORTB,			6				; Lower CS/SS pin
00021c 2f08                      	MOV				R16,			R24				; Copy data to temp reg
00021d e020                      	LDI				R18,			0				; Reset counter
                                 mask_bit:
00021e e810                      	LDI				R17,			0x80			; Store bit mask
00021f 2310                      	AND				R17,			R16				; Mask out MSB
000220 3010                      	CPI				R17,			0				; If the MSB is..
000221 f431                      	BRNE			bit_is_1						; ..not a 0, branch!
000222 9180 0102
000224 7b8f
000225 9380 0102                 	CLR_IO_BIT		PORTH,			BIT6_LOW		; Clear data pin
000227 c005                      	RJMP			write_to_lcd					; Get ready to write data
                                 bit_is_1:
000228 9180 0102
00022a 6480
00022b 9380 0102                 	SET_IO_BIT		PORTH,			BIT6_HIGH		; Set data pin
                                 write_to_lcd:
00022d 9180 0102
00022f 6280
000230 9380 0102                 	SET_IO_BIT		PORTH,			BIT5_HIGH		; Shift out data..
000232 debb                      	RCALL			delay_1_micros					; ..by bit-banging..
000233 9180 0102
000235 7d8f
000236 9380 0102                 	CLR_IO_BIT		PORTH,			BIT5_LOW		; ..a clock pulse!
000238 deb5                      	RCALL			delay_1_micros
000239 0f00                      	LSL				R16								; Shift data to the left
00023a 9523                      	INC				R18								; Increase counter
00023b 3028                      	CPI				R18,			8				; Shifted all bits?
00023c f709                      	BRNE			mask_bit						; Move on to next bit
00023d 9a2e                      	SBI				PORTB,			6				; Raise CS/SS pin
00023e 9508                      	RET												; (normal mode)
                                 
                                 ;==============================================================================
                                 ; Clear screen. The display is filled with blanks
                                 ;	uses register R16
                                 ;==============================================================================
                                 
                                 lcd_clear_display:
                                 	
00023f e574                      	LDI		R23,		84					; set counter
                                 	
                                 loop:
000240 9a2c
000241 e280
000242 dfc3                      	LCD_WRITE_CHR ' '						; write char
000243 957a                      	DEC		R23								; decrement R23
000244 f7d9                      	BRNE	loop							; jump back to loop if R23 != 0
                                 	
000245 982c
000246 e880
000247 dfd3                      	LCD_WRITE_CMD 0x80 ; Set position: col 0
000248 982c
000249 e480
00024a dfd0                      	LCD_WRITE_CMD 0x40 ; row 0
                                 
00024b 9508                      	RET
                                 	.INCLUDE		"monitor.inc"
                                 
                                  * monitor.inc
                                  *
                                  *  Created: 2016-11-19 12:42:26
                                  *   Author: Magnus Krampell
                                  *	 Edited by Anna Hkansson, am1163, 2023-12-05
                                  */ 
00024c 4f4d
00024d 494e
00024e 4f54
00024f 0052                       monitorstr: .DB "MONITOR",0
                                 // moni_start_str: .DB ">0000: ",0
                                 
                                  init_monitor:
000250 9508                      	RET
                                 
                                 ; read keys from keyboard. If * - exit, if # advance address. if number - use as XH.
                                 moni_read_keyboard:
000251 de29                      	RCALL read_keyboard
000252 de9b                      	RCALL	delay_1_micros
000253 de9a                      	RCALL	delay_1_micros
000254 de99                      	RCALL	delay_1_micros
000255 328a                      	CPI		RVAL, '*'
000256 f049                      	BREQ monireadquit		; yes, go back
000257 3283                      	CPI		RVAL, '#'
000258 f039                      	BREQ monireadquit		; yes, go back
000259 3180                      	CPI		RVAL, NO_KEY 
00025a f411                      	BRNE	moni_akey		; a key, which one?
00025b 2e38                      	MOV		R3, RVAL		; save in case another key was pressed before this
00025c cff4                      	RJMP	moni_read_keyboard
                                 moni_akey:					; some key is pressed
                                 //rcall printhex
00025d 1583                      	CP		RVAL, R3
00025e f391                      	BREQ	moni_read_keyboard			; repeat key, skip...
00025f 2e38                      	MOV		R3, RVAL		; no repeat, save new key to detect repeat next time
                                 			; ok, accept only one key, for now....
                                 monireadquit:
000260 9508                      	RET
                                 
                                 moni_print_address:
000261 e38e                      	LDI RVAL, '>'
000262 9a2c                      	SBI                PORTB,            4
000263 dfa2                      	RCALL lcd_write_char
000264 2f8b                      	MOV RVAL, XH
000265 d052                      	RCALL printhex
000266 2f8a                      	MOV RVAL, XL
000267 d050                      	RCALL printhex
000268 e38a                      	LDI RVAL, ':'
000269 9a2c                      	SBI                PORTB,            4 
00026a df9b                      	RCALL lcd_write_char
00026b 9508                      	RET
                                 
                                 ; monitor displays memory content on the format:
                                 ;	0x0100: 0xAB	The cell '0100' (hex) contains 'AB' (hex)
                                 ; the button # means "display the next cell"
                                 ; the button * means "go back to the main menu"
                                 
                                 monitor:
00026c dfd2                      	RCALL lcd_clear_display
00026d 9a2c
00026e e0f4
00026f e9e8
000270 df8a                      	PRINTSTRING monitorstr
000271 de99                      	RCALL delay_1_s
                                 	
000272 e0b0                      	LDI	XH,	0x00	; set start value
000273 e0a0                      	LDI	XL,	0x00
                                 moni_next:
000274 dfca                      	RCALL lcd_clear_display
000275 dfeb                      	RCALL moni_print_address
000276 918d                      	LD	RVAL, X+			; get memory value where X points...
000277 938f                      	PUSH RVAL
000278 d03f                      	RCALL printhex			; ; print that value on LCD, first as HEX...
000279 e288                      	LDI RVAL, '('
00027a df8b                      	RCALL lcd_write_char
00027b 918f                      	POP RVAL
00027c d04f                      	RCALL printdecimal		; ...then as DECIMAL
00027d e289                      	LDI RVAL, ')'
00027e df87                      	RCALL lcd_write_char
                                 		
00027f dfd1                      	RCALL moni_read_keyboard ; returns with "a real key", not NO_KEY!
000280 328a                      	CPI		RVAL, '*'
000281 f049                      	BREQ moniquit			; yes, quit
000282 3283                      	CPI		RVAL, '#'
000283 f021                      	BREQ moni_more
                                 	; some number was returned. Use it in the X register
000284 5380                      	SUBI RVAL, 0x30			; convert from ASCII to number
000285 2fb8                      	MOV	XH, RVAL			; use number as high start address
000286 27aa                      	CLR	XL					; set XL to 00
000287 cfec                      	RJMP moni_next
                                 
                                 moni_more:			; continue and display next address
                                 					; X is already pointing at the next address...
000288 ec38                      	LDI		R19, 200
000289 de75                      	RCALL	delay_ms
00028a cfe9                      	RJMP moni_next
                                 	
                                 
                                 moniquit:
                                 	.INCLUDE		"stats.inc"
00028b 9508                      
                                  * stats.inc
                                  *
                                  *  Created: 2016-11-16 20:03:40
                                  *  updated: 2021-10-08 added printdecimal
                                  *   Author: Magnus Krampell
                                  */ 
                                 
                                 
                                 clearstring:
00028c 4c43
00028d 4145
00028e 4952
00028f 474e
000290 2e2e
000291 002e                      	.DB "CLEARING...",0 
                                 totalstring:
000292 4854
000293 4f52
000294 5357
000295 003a                      	.DB "THROWS:",0
                                 countones:
000296 2023
000297 3120
000298 5327
000299 003a                      	.DB "#  1'S:",0
                                 counttwos:
00029a 2023
00029b 3220
00029c 5327
00029d 003a                      	.DB "#  2'S:",0
                                 countthrees:
00029e 2023
00029f 3320
0002a0 5327
0002a1 003a                      	.DB "#  3'S:",0
                                 countfours:
0002a2 2023
0002a3 3420
0002a4 5327
0002a5 003a                      	.DB "#  4'S:",0
                                 countfives:
0002a6 2023
0002a7 3520
0002a8 5327
0002a9 003a                      	.DB "#  5'S:",0
                                 countsixs:
0002aa 2023
0002ab 3620
0002ac 5327
0002ad 003a                      	.DB "#  6'S:",0
                                 
                                 
                                 ; init statistics module
                                 init_stat:
0002ae d0d5                      	RCALL clear_stat	; clear data structure
0002af 9508                      	RET
                                 
                                 ; print content of RVAL on display
                                 ; uses R24/RVAL, R5, R6
                                 
0002b0 3130
0002b1 3332
0002b2 3534
0002b3 3736
0002b4 3938
0002b5 4241
0002b6 4443
0002b7 4645                      hexconv: .DB "0123456789ABCDEF"
                                 printhex:
0002b8 e0f5                      	LDI		ZH, HIGH(hexconv<<1)
0002b9 e6e0                      	LDI		ZL, LOW(hexconv<<1)
0002ba 2e58                      	MOV		R5, RVAL		; save content
0002bb 9582                      	SWAP	RVAL			; 
0002bc 708f                      	ANDI	RVAL, 0x0F		; mask out low nibble
0002bd 0fe8                      	ADD		ZL, RVAL
0002be 2466                      	CLR		R6
0002bf 1df6                      	ADC		ZH, R6			; handle carry, if needed		
0002c0 9184                      	LPM		RVAL, Z			; convert number to ASCII
0002c1 df44                      	RCALL lcd_write_char		; write to LCD
0002c2 2d85                      	MOV		RVAL, R5		; retrieve content
0002c3 708f                      	ANDI	RVAL, 0x0F		; mask out low nibble
0002c4 e0f5                      	LDI		ZH, HIGH(hexconv<<1)
0002c5 e6e0                      	LDI		ZL, LOW(hexconv<<1) ; reset ZL to start
0002c6 0fe8                      	ADD		ZL, RVAL
0002c7 2466                      	CLR		R6
0002c8 1df6                      	ADC		ZH, R6			; handle carry, if needed		
0002c9 9184                      	LPM		RVAL, Z			; convert number to ASCII
0002ca df3b                      	RCALL lcd_write_char		; write to LCD
0002cb 9508                      	RET
                                 
                                 	/* print the content of RVAL as a decimal number 0-255
                                 	Uses R16, R17, R20, R24/RVAL
                                 
                                 	Test for 200+ and 100+ separately. For numbers 10-99, loop nad count number of 
                                 	times 10 can be substracted. Use 2 registers to avoid myltiplication
                                 	Finally, print single number 0-9
                                 	*/
                                 
                                 printdecimal:
0002cc 2f48                      	MOV R20, RVAL			; save value
0002cd 3c48                      	CPI R20, 200			; >200?
0002ce f020                      	BRLO no200				; no
0002cf e382                      	LDI R24, '2'			; yes, print...
0002d0 df35                      	RCALL lcd_write_char	; ...nunber starting with 2
0002d1 5c48                      	SUBI R20, 200			; number is now 0-55
0002d2 c008                      	RJMP tens				; 
                                 
                                 no200:
0002d3 3644                      	CPI R20, 100			; >100?
0002d4 f020                      	BRLO no100				; no
0002d5 e381                      	LDI R24, '1'			; yes, print...
0002d6 df2f                      	RCALL lcd_write_char	; ...nunber starting with 1
0002d7 5644                      	SUBI R20, 100			; number is now 0-99
0002d8 c002                      	RJMP tens				; 
                                 
                                 no100:
0002d9 e380                      	LDI R24, '0'			; print leading 0
0002da df2b                      	RCALL lcd_write_char	; ...nunber starting with 1
                                 
                                 tens:
0002db e001                      	LDI R16, 1				; first decade
0002dc e01a                      	LDI R17, 10				; no need to multiply R16 by 10, instead use another register
                                 	
                                 nextten:
0002dd 9488                      	CLC
0002de 1741                      	CP R20, R17				; remove R16*10 from number
0002df f018                      	BRCS ones				; have we reached 0?
                                 
0002e0 9503                      	INC R16					; no, next decade
0002e1 5f16                      	SUBI R17, -10			; add another 10
0002e2 cffa                      	RJMP nextten			; try next
                                 
                                 ones:
0002e3 501a                      	SUBI R17, 10			; R17 was now too much, back by 10
0002e4 1b41                      	SUB R20, R17			; remove from R20, to only keep 0-9
0002e5 934f                      	PUSH R20				; save, in case R20 is used somewhere
                                 
0002e6 950a                      	DEC R16					; R16 was also one step too large...
0002e7 2f80                      	MOV R24, R16			; number of tens to print
0002e8 5d80                      	SUBI R24, -48			; convert to ASCII
0002e9 df1c                      	RCALL lcd_write_char
0002ea 918f                      	POP R24					; get number, now 0-9 to print
0002eb 5d80                      	SUBI R24, -48			; convert to ASCII
0002ec df19                      	RCALL lcd_write_char
                                 
0002ed 9508                      	RET
                                 
                                 
                                 ; test routine to print decimal all numbers 0-255
                                 
                                 testPrintDec:				
0002ee df50                      	RCALL lcd_clear_display
0002ef 2455                      	CLR R5
                                 nexttoprint:
0002f0 2d85                      	MOV R24, R5
0002f1 dfda                      	RCALL printdecimal
0002f2 e280                      	LDI RVAL, ' '
0002f3 df12                      	RCALL lcd_write_char
0002f4 de16                      	RCALL delay_1_s
0002f5 9453                      	INC R5
0002f6 f7c9                      	BRNE nexttoprint
0002f7 9508                      	RET
                                 
                                 showstat:
0002f8 df46                      	RCALL lcd_clear_display
0002f9 9a2c
0002fa e0f5
0002fb e2e4
0002fc defe                      	PRINTSTRING totalstring
0002fd e080                      	LDI RVAL, 0
0002fe d07e                      	RCALL get_stat			; get total number of throws	
0002ff 938f                      	PUSH RVAL
000300 dfb7                      	RCALL printhex			; print as 2 hex numbers
000301 e288                      	LDI RVAL, '('
000302 df03                      	RCALL lcd_write_char
000303 918f                      	POP RVAL
000304 dfc7                      	RCALL printdecimal		; print same number as decimal 0-255
000305 e289                      	LDI RVAL, ')'
000306 deff                      	RCALL lcd_write_char
000307 de03                      	RCALL delay_1_s
                                 
000308 df36                      	RCALL lcd_clear_display
000309 9a2c
00030a e0f5
00030b e2ec
00030c deee                      	PRINTSTRING countones
00030d e081                      	LDI RVAL, 1
00030e d06e                      	RCALL get_stat			; get total number of throws	
00030f 938f                      	PUSH RVAL
000310 dfa7                      	RCALL printhex			; print as 2 hex numbers
000311 e288                      	LDI RVAL, '('
000312 def3                      	RCALL lcd_write_char
000313 918f                      	POP RVAL
000314 dfb7                      	RCALL printdecimal		; print same number as decimal 0-255
000315 e289                      	LDI RVAL, ')'
000316 deef                      	RCALL lcd_write_char
000317 ddf3                      	RCALL delay_1_s
                                 
000318 df26                      	RCALL lcd_clear_display
000319 9a2c
00031a e0f5
00031b e3e4
00031c dede                      	PRINTSTRING counttwos
00031d e082                      	LDI RVAL, 2
00031e d05e                      	RCALL get_stat			; get total number of throws	
00031f 938f                      	PUSH RVAL
000320 df97                      	RCALL printhex			; print as 2 hex numbers
000321 e288                      	LDI RVAL, '('
000322 dee3                      	RCALL lcd_write_char
000323 918f                      	POP RVAL
000324 dfa7                      	RCALL printdecimal		; print same number as decimal 0-255
000325 e289                      	LDI RVAL, ')'
000326 dedf                      	RCALL lcd_write_char
000327 dde3                      	RCALL delay_1_s
                                 
000328 df16                      	RCALL lcd_clear_display
000329 9a2c
00032a e0f5
00032b e3ec
00032c dece                      	PRINTSTRING countthrees
00032d e083                      	LDI RVAL, 3
00032e d04e                      	RCALL get_stat			; get total number of throws	
00032f 938f                      	PUSH RVAL
000330 df87                      	RCALL printhex			; print as 2 hex numbers
000331 e288                      	LDI RVAL, '('
000332 ded3                      	RCALL lcd_write_char
000333 918f                      	POP RVAL
000334 df97                      	RCALL printdecimal		; print same number as decimal 0-255
000335 e289                      	LDI RVAL, ')'
000336 decf                      	RCALL lcd_write_char
000337 ddd3                      	RCALL delay_1_s
                                 
000338 df06                      	RCALL lcd_clear_display
000339 9a2c
00033a e0f5
00033b e4e4
00033c debe                      	PRINTSTRING countfours
00033d e084                      	LDI RVAL, 4
00033e d03e                      	RCALL get_stat			; get total number of throws	
00033f 938f                      	PUSH RVAL
000340 df77                      	RCALL printhex			; print as 2 hex numbers
000341 e288                      	LDI RVAL, '('
000342 dec3                      	RCALL lcd_write_char
000343 918f                      	POP RVAL
000344 df87                      	RCALL printdecimal		; print same number as decimal 0-255
000345 e289                      	LDI RVAL, ')'
000346 debf                      	RCALL lcd_write_char
000347 ddc3                      	RCALL delay_1_s
                                 
000348 def6                      	RCALL lcd_clear_display
000349 9a2c
00034a e0f5
00034b e4ec
00034c deae                      	PRINTSTRING countfives
00034d e085                      	LDI RVAL, 5
00034e d02e                      	RCALL get_stat			; get total number of throws	
00034f 938f                      	PUSH RVAL
000350 df67                      	RCALL printhex			; print as 2 hex numbers
000351 e288                      	LDI RVAL, '('
000352 deb3                      	RCALL lcd_write_char
000353 918f                      	POP RVAL
000354 df77                      	RCALL printdecimal		; print same number as decimal 0-255
000355 e289                      	LDI RVAL, ')'
000356 deaf                      	RCALL lcd_write_char
000357 ddb3                      	RCALL delay_1_s
                                 
000358 dee6                      	RCALL lcd_clear_display
000359 9a2c
00035a e0f5
00035b e5e4
00035c de9e                      	PRINTSTRING countsixs
00035d e086                      	LDI RVAL, 6
00035e d01e                      	RCALL get_stat			; get total number of throws	
00035f 938f                      	PUSH RVAL
000360 df57                      	RCALL printhex			; print as 2 hex numbers
000361 e288                      	LDI RVAL, '('
000362 dea3                      	RCALL lcd_write_char
000363 918f                      	POP RVAL
000364 df67                      	RCALL printdecimal		; print same number as decimal 0-255
000365 e289                      	LDI RVAL, ')'
000366 de9f                      	RCALL lcd_write_char
000367 dda3                      	RCALL delay_1_s
                                 
000368 ded6                      	RCALL lcd_clear_display
000369 9508                      	RET
                                 
                                 clearstat:
00036a ded4                      	RCALL lcd_clear_display
00036b 9a2c
00036c e0f5
00036d e1e8
00036e de8c                      	PRINTSTRING clearstring
00036f d014                      	RCALL clear_stat
000370 9508                      	RET
                                 	.INCLUDE		"stat_data.inc"
                                 
                                  * stat_data.inc
                                  *
                                  *  Created: 2023-11-28 16:19:20
                                  *   Author: Anna Hkansson, am1163
                                  */ 
                                 
                                  /* ---------------------------------------------------
                                 Space in the RAM to save the results from dice throws.
                                 The following functions are provided:
                                 store_stat (R24 contains the dice value)
                                 The function will increment the
                                 Total number of throws and the
                                 number of throws with results equals R24.
                                 get_stat (R24 gives the value for which the
                                 result is retrieved. If R24 = 0, the
                                 total number of throws shall be returned.
                                 The result is returned in R24.
                                 clear_stat (no parameters in nor out)
                                 Clears all data.
                                 --------------------------------------------------------*/
                                 
                                 	.DSEG							; The following applies to the RAM:
                                 	.ORG		0x200				; Set starting point
                                 									; address of data
                                 									; segment to 0x200
000200                           	stats: .BYTE 7
                                 	.CSEG
                                 
                                 store_stat: 
000371 e0b2                      	LDI			XH,			HIGH(stats)		; set XH to high part of stats
000372 e0a0                      	LDI			XL,			LOW(stats)		; set XL to low part of stats
                                 
000373 910c                      	LD			TEMP,		X				;load value of total rolls into temp
000374 9503                      	INC			TEMP						;increment temp
000375 930c                      	ST			X,			TEMP			; store in X
                                 	
000376 0fa8                      	ADD			XL,			RVAL			; add rval to X to get right index
000377 e080                      	LDI			RVAL, 0						; load 0 into rval
000378 1fb8                      	ADC			XH, RVAL					; add with carry to YH to catch carry
000379 910c                      	LD			TEMP,		X				; load the value of X to temp
00037a 9503                      	INC			TEMP						; increment num of throws
00037b 930c                      	ST			X,			TEMP			; store incremented value in ram
00037c 9508                      	RET
                                 
                                 get_stat: 
00037d e0b2                      	LDI			XH,			HIGH(stats)		; load high part of stats into XH
00037e e0a0                      	LDI			XL,			LOW(stats)		; load low part of stats into XL
                                 
00037f 0fa8                      	ADD			XL,			RVAL			; add rval into XL to get the right index
000380 e080                      	LDI			RVAL,		0				; load rval with 0
000381 1fb8                      	ADC			XH,			RVAL			; add with carry into XH to catch potential carry
                                 
000382 918c                      	LD			RVAL,		X				; load X into RVAL
000383 9508                      	RET										; return
                                 
                                 clear_stat: 
000384 e0b2                      	LDI			XH,			HIGH(stats)		; load high part of stats into XH
000385 e0a0                      	LDI			XL,			LOW(stats)		; load low part of stats into XL
                                 
000386 e000                      	LDI			TEMP,		0				; load 0 into temp	
000387 930d                      	ST			X+,			TEMP			; load 0 into all locations
000388 930d                      	ST			X+,			TEMP
000389 930d                      	ST			X+,			TEMP
00038a 930d                      	ST			X+,			TEMP
00038b 930d                      	ST			X+,			TEMP
00038c 930d                      	ST			X+,			TEMP
00038d 930c                      	ST			X,			TEMP
                                 
                                 
                                 
                                 	.INCLUDE		"tarning.inc"
00038e 9508                      
                                  * Tarning.inc
                                  *
                                  *  Created: 2023-11-28 15:32:12
                                  *   Author: Anna Hkansson, am1163
                                  */ 
                                  init_tarning:
                                 	.EQU			ROLL_KEY = '2'					; make constant ROLL_KEY = 2
00038f 9508                      	RET
                                 
                                 roll_dice:
000390 e006                      	LDI				R16,			6				;load R16 (the dice) with 6
                                 rolling:
000391 dd5c                      	RCALL			delay_1_micros					; delay
                                 
000392 dce8                      	RCALL			read_keyboard					; read keyboard
000393 3382                      	CPI				RVAL,			ROLL_KEY		; compare rval with roll_key
000394 f009                      	BREQ			roll							; if equal, we are still rolling. jump to roll
000395 9508                      	RET												; else return, button is no longer pressed
                                 
                                 
                                 roll:	
000396 950a                      	DEC				R16								;decrement dice
000397 f3c1                      	BREQ			roll_dice						;if 0, goto roll_dice and start over from 6
000398 cff8                      
                                 ;==============================================================================
                                 ; Basic initializations of stack pointer, etc.
                                 ;==============================================================================
                                 init:
000399 ef0f                      	LDI				R16,			LOW(RAMEND)		; Set stack pointer
00039a bf0d                      	OUT				SPL,			R16				; at the end of RAM.
00039b e201                      	LDI				R16,			HIGH(RAMEND)
00039c bf0e                      	OUT				SPH,			R16
                                 	.DEF			TEMP = R16						; give R16 alias temp
00039d d005                      	RCALL			init_pins						; Initialize pins
00039e de3a                      	RCALL			lcd_init						; initialize lcd
00039f deb0                      	RCALL			init_monitor
0003a0 df0d                      	RCALL			init_stat
0003a1 dfed                      	RCALL			init_tarning
0003a2 c01c                      	RJMP			main							; Jump to main
                                 
                                 ;==============================================================================
                                 ; Initialize I/O pins
                                 ;==============================================================================
                                 init_pins:
                                 	; PORT C
                                 	; output:	7
0003a3 ef0f                      	LDI		TEMP,		0xFF					; set temp to 0b11111111
0003a4 b90a                      	OUT		DDRD,		TEMP					; set the D port to output
0003a5 9a9d                      	SBI		DDRG,5								; set PG5 (col 0) to output
0003a6 9a6b                      	SBI		DDRE,3								; set PE3 (col 1) to output
0003a7 9110 0101                 	LDS		R17,		DDRH					; register R16-R31 kan anvndas
0003a9 6118                      	ORI		R17,		0b00011000				; bit 3&4 ettstlls
0003aa 9310 0101                 	STS		DDRH,		R17						; set bit 3&4 to output
0003ac 9885                      	CBI		DDRF,5								; set PF5 (row 0) to input
0003ad 9884                      	CBI		DDRF,4								; set PF4 (row 1) to input
0003ae 986d                      	CBI		DDRE,5								; set PE5 (row 3) to input
0003af 986c                      	CBI		DDRE,4								; set PE4 (row 2) to input
                                 
                                 
0003b0 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Write welcome on screen
                                 ;==============================================================================
                                 write_welcome:
0003b1 e0f3                      	LDI			ZH,			high(Str_1<<1)			; load high part of Str_1 into ZH
0003b2 e5e8                      	LDI			ZL,			low(Str_1<<1)			; load low part of Str_1 into ZL
0003b3 2733                      	CLR			R19
                                 Nxt1: 
0003b4 9185                      	LPM			R24,		Z+						; load Z into R24, then increment Z
0003b5 9104                      	LPM			TEMP,		Z						; temp = Z
0003b6 3000                      	CPI			TEMP,		0						; compare temp (Z) to 0
0003b7 f031                      	BREQ		End1								; if equal (meaning string has ended), go to lbl end1
0003b8 93ff                      	PUSH		ZH									; push ZH & ZL to stack 
0003b9 93ef                      	PUSH		ZL									; because they are used in lcd_write_char
0003ba de4b                      	RCALL		lcd_write_char						; write char
0003bb 91ef                      	POP			ZL									; pop and get values bakc
0003bc 91ff                      	POP			ZH
0003bd cff6                      	RJMP		Nxt1								; loop
                                 End1:
0003be 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Main part of program
                                 ; Uses registers:
                                 ;	R16				temp value
                                 ;	R25				last key
                                 ;==============================================================================
                                 main:
                                 
0003bf de7f                      	RCALL	lcd_clear_display					; clear display	
                                 
0003c0 e035                      	LDI		R19,		5						
0003c1 dd3d                      	RCALL	delay_ms							; delay 5ms
                                 
0003c2 982c
0003c3 e880
0003c4 de56                      	LCD_WRITE_CMD 0x80							; Set position: col 0
0003c5 982c
0003c6 e480
0003c7 de53                      	LCD_WRITE_CMD 0x40							; row 0
                                 	
                                 
0003c8 9a2c
0003c9 e0f3
0003ca e5e8
0003cb de2f                      	PRINTSTRING Str_1							; print "WELCOME"
                                 
0003cc dd3e                      	RCALL delay_1_s								; delay 1 s
                                 
                                 menu:
                                 
0003cd de71                      	RCALL	lcd_clear_display					; clear display	
                                 
0003ce 982c
0003cf e880
0003d0 de4a                      	LCD_WRITE_CMD 0x80							; Set position: col 0
0003d1 982c
0003d2 e480
0003d3 de47                      	LCD_WRITE_CMD 0x40							; row 0
                                 
0003d4 9a2c
0003d5 e0f3
0003d6 e6e2
0003d7 de23                      	PRINTSTRING Str_2							; print "2. ROLL"
                                 
0003d8 982c
0003d9 e880
0003da de40                      	LCD_WRITE_CMD 0x80							; Set position: col 0	
0003db 982c
0003dc e481
0003dd de3d                      	LCD_WRITE_CMD 0x41							; row 1 
                                 
0003de 9a2c
0003df e0f3
0003e0 e6ea
0003e1 de19                      	PRINTSTRING Str_3							; print "3. SHOW STAT"
                                 
0003e2 982c
0003e3 e880
0003e4 de36                      	LCD_WRITE_CMD 0x80							; Set position: col 0
0003e5 982c
0003e6 e482
0003e7 de33                      	LCD_WRITE_CMD 0x42							; row 2 
                                 
0003e8 9a2c
0003e9 e0f3
0003ea e7e8
0003eb de0f                      	PRINTSTRING Str_4							; print "8. CLEAR STAT"
                                 
0003ec 982c
0003ed e880
0003ee de2c                      	LCD_WRITE_CMD 0x80							; Set position: col 0
0003ef 982c
0003f0 e483
0003f1 de29                      	LCD_WRITE_CMD 0x43							; row 3
                                 
0003f2 9a2c
0003f3 e0f3
0003f4 e8e6
0003f5 de05                      	PRINTSTRING Str_5							; print "9. MONITOR"
                                 
0003f6 982c
0003f7 e880
0003f8 de22                      	LCD_WRITE_CMD 0x80							; Set position: col 0
0003f9 982c
0003fa e484
0003fb de1f                      	LCD_WRITE_CMD 0x44							; row 4 
                                 
                                 	
                                 
0003fc e190                      	LDI		R25,		NO_KEY					; initialize R25 (not sure if necessary but still, why not)
                                 
                                 
                                 
                                 main_loop:
                                 
0003fd dc7d                      	RCALL			read_keyboard					; read keyboard
                                 	
0003fe 1789                      	CP				R24,			R25				; compare R24 and R25
0003ff f3e9                      	BREQ			main_loop						; if equal, go back to main_loop
                                 					
000400 3180                      	CPI				R24,			NO_KEY			; compare R24 to NO_KEY
000401 f411                      	BRNE			next							; jump to next if not equal
                                 
000402 e190                      	LDI				R25,			NO_KEY			; load current value with NO_KEY
000403 cff9                      	RJMP			main_loop						; jump to main loop
                                 
                                 next:
                                 
000404 2f98                      	MOV				R25,			R24				; set current value variable to R24
                                 
000405 3382                      	CPI				R24,			'2'				; compare RVAL to '2'
000406 f059                      	BREQ			Prss_2							; if eq, goto Prss_2
                                 
000407 dce6                      	RCALL			delay_1_micros					; delay
                                 
000408 3383                      	CPI				R24,			'3'				; compare RVAL to '3'
000409 f0b1                      	BREQ			Prss_3							; if eq, goto Prss_3
                                 
00040a dce3                      	RCALL			delay_1_micros					; delay
                                 
00040b 3388                      	CPI				R24,			'8'				; compare RVAL to '8'
00040c f0b9                      	BREQ			Prss_8							; if eq, goto Prss_8
                                 
00040d dce0                      	RCALL			delay_1_micros					; delay
                                 
00040e 3389                      	CPI				R24,			'9'				; compare RVAL to '9'
00040f f0e1                      	BREQ			Prss_9							; if eq, goto Prss_9
                                 
000410 dcdd                      	RCALL			delay_1_micros					; delay
                                 
000411 cfeb                      	RJMP main_loop									; jump to main_loop
                                 
                                 
                                 	Prss_2:
000412 de2c                      		RCALL	lcd_clear_display					; clear display	
000413 9a2c
000414 e0f3
000415 e9e2
000416 dde4                      		PRINTSTRING Str_6							; print "ROLLING..."
000417 df78                      		RCALL	roll_dice							; call  roll dice
000418 2f80                      		MOV		R24,			R16					; R24 = return value of roll dice
000419 938f                      		PUSH	R24									; save R24 for later (used in store_stat)
00041a df56                      		RCALL	store_stat							; store the stat
00041b 918f                      		POP		R24									; pick up r24
00041c dc66                      		RCALL	convert_integer						; convert the integer value to corresponding char
00041d dde8                      		RCALL lcd_write_char						; write char
                                 
00041e dcec                      		RCALL delay_1_s								; delay
                                 
                                 
00041f cfad                      		RJMP	menu								; jump to lbl menu
                                 
                                 	Prss_3:
000420 de1e                      		RCALL	lcd_clear_display					; clear display
000421 ded6                      		RCALL	showstat							; call showstat
000422 dce8                      		RCALL delay_1_s								; delay
000423 cfa9                      		RJMP	menu								; jump back to menu
                                 
                                 	Prss_8:
000424 de1a                      		RCALL	lcd_clear_display					; clear display
000425 9a2c
000426 e0f3
000427 eae6
000428 ddd2                      		PRINTSTRING Str_8							; print "CLEARING..."
                                 
000429 df5a                      		RCALL	clear_stat							; clear stats
                                 
00042a dce0                      		RCALL	delay_1_s							; delay
                                 
00042b cfa1                      		RJMP	menu								; jump back to menu
                                 
                                 	Prss_9:
00042c de3f                      		RCALL	monitor								; call monitor
00042d cf9f                      		RJMP	menu								; jump back to menu
                                 	
                                 	
                                 	
                                 	
00042e cfce                      	RJMP main_loop									; loop back to main_loop label	
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :  13 y  :   0 z  :  12 r0 :   1 r1 :   1 r2 :   0 r3 :   3 r4 :   0 
r5 :   5 r6 :   4 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  49 r17:  31 r18:   6 r19:  19 r20:   8 
r21:   0 r22:   0 r23:   2 r24: 158 r25:   4 r26:   8 r27:   8 r28:   0 
r29:   0 r30:  29 r31:  29 
Registers used: 19 out of 35 (54.3%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   8 adiw  :   0 and   :   1 
andi  :   8 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   2 break :   0 breq  :  14 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  31 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   5 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  17 cpse  :   0 dec   :   6 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :  21 jmp   :   0 ld    :   4 ldd   :   0 ldi   : 137 
lds   :  13 lpm   :  18 lsl   :   1 lsr   :   0 mov   :  15 movw  :   0 
mul   :   1 muls  :   0 mulsu :   0 neg   :   0 nop   :  12 or    :   0 
ori   :   7 out   :   4 pop   :  14 push  :  14 rcall : 177 ret   :  30 
reti  :   0 rjmp  :  36 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  26 sbic  :  16 sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   9 std   :   0 sts   :  12 sub   :   2 subi  :   8 swap  :   1 
tst   :   0 wdr   :   0 
Instructions used: 37 out of 116 (31.9%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00085e   1420    496   1916  262144   0.7%
[.dseg] 0x000200 0x000207      0      7      7    8192   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
