

================================================================
== Vitis HLS Report for 'debouncer'
================================================================
* Date:           Wed Dec 11 12:59:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        debouncer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.303 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    223|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    302|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |next_counter_fu_161_p2  |         +|   0|  0|  71|          64|           2|
    |and_ln48_fu_129_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_141_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_123_p2     |      icmp|   0|  0|  71|          64|           1|
    |icmp_ln52_fu_135_p2     |      icmp|   0|  0|  71|          64|           1|
    |select_ln52_fu_147_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln62_fu_105_p3   |    select|   0|  0|   3|           1|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 223|         196|          12|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_next_counter_1_phi_fu_64_p10  |  20|          4|   64|        256|
    |ap_phi_mux_out_tmp_phi_fu_83_p10         |  14|          3|    1|          3|
    |ap_sig_allocacmp_next_state_load         |  25|          5|    2|         10|
    |next_state                               |  20|          4|    2|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  79|         16|   69|        277|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   1|   0|    1|          0|
    |counter     |  64|   0|   64|          0|
    |next_state  |   2|   0|    2|          0|
    |state       |   2|   0|    2|          0|
    +------------+----+----+-----+-----------+
    |Total       |  69|   0|   69|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|     debouncer|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|     debouncer|  return value|
|btn_in    |   in|    1|       ap_none|        btn_in|        scalar|
|btn_out   |  out|    1|       ap_none|       btn_out|       pointer|
+----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 3 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_in"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_out"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%btn_in_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %btn_in" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:4]   --->   Operation 8 'read' 'btn_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:36]   --->   Operation 9 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.86ns)   --->   "%switch_ln36 = switch i2 %state_load, void %sw.epilog, i2 0, void %sw.bb, i2 1, void %sw.bb1, i2 2, void %sw.bb15" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:36]   --->   Operation 10 'switch' 'switch_ln36' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%select_ln62 = select i1 %btn_in_read, i2 2, i2 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:62]   --->   Operation 11 'select' 'select_ln62' <Predicate = (state_load == 2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%store_ln64 = store i2 %select_ln62, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:64]   --->   Operation 12 'store' 'store_ln64' <Predicate = (state_load == 2)> <Delay = 1.82>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%br_ln69 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:69]   --->   Operation 13 'br' 'br_ln69' <Predicate = (state_load == 2)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%counter_load = load i64 %counter" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 14 'load' 'counter_load' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.52ns)   --->   "%icmp_ln48 = icmp_ne  i64 %counter_load, i64 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = (state_load == 1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48, i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 16 'and' 'and_ln48' <Predicate = (state_load == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %and_ln48, void %if.else6, void %if.then5" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:48]   --->   Operation 17 'br' 'br_ln48' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.52ns)   --->   "%icmp_ln52 = icmp_eq  i64 %counter_load, i64 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 18 'icmp' 'icmp_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln52 = select i1 %and_ln52, i2 2, i2 0" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 20 'select' 'select_ln52' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%store_ln53 = store i2 %select_ln52, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:53]   --->   Operation 21 'store' 'store_ln53' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (1.70ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 22 'br' 'br_ln0' <Predicate = (state_load == 1 & !and_ln48)> <Delay = 1.70>
ST_1 : Operation 23 [1/1] (3.52ns)   --->   "%next_counter = add i64 %counter_load, i64 18446744073709551615" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:49]   --->   Operation 23 'add' 'next_counter' <Predicate = (state_load == 1 & and_ln48)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%store_ln50 = store i2 1, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:50]   --->   Operation 24 'store' 'store_ln50' <Predicate = (state_load == 1 & and_ln48)> <Delay = 1.82>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%br_ln52 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (state_load == 1 & and_ln48)> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %btn_in_read" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:40]   --->   Operation 26 'zext' 'zext_ln40' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%store_ln40 = store i2 %zext_ln40, i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:40]   --->   Operation 27 'store' 'store_ln40' <Predicate = (state_load == 0)> <Delay = 1.82>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%br_ln45 = br void %sw.epilog" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:45]   --->   Operation 28 'br' 'br_ln45' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%next_counter_1 = phi i64 0, void %sw.bb15, i64 500000, void %sw.bb, i64 %next_counter, void %if.then5, i64 0, void %if.else6, i64 500000, void %entry"   --->   Operation 29 'phi' 'next_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_tmp = phi i1 1, void %sw.bb15, i1 0, void %sw.bb, i1 0, void %if.then5, i1 0, void %if.else6, i1 0, void %entry"   --->   Operation 30 'phi' 'out_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%next_state_load = load i2 %next_state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:76]   --->   Operation 31 'load' 'next_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln76 = store i2 %next_state_load, i2 %state" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:76]   --->   Operation 32 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %next_counter_1, i64 %counter" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:77]   --->   Operation 33 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 %out_tmp" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:78]   --->   Operation 34 'write' 'write_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [../../Users/khanh/Downloads/debouncer-vitishls-files/debouncer-vitishls-files/debouncer.cpp:79]   --->   Operation 35 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ btn_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ next_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln4 (spectopmodule) [ 00]
specinterface_ln4 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
btn_in_read       (read         ) [ 00]
state_load        (load         ) [ 01]
switch_ln36       (switch       ) [ 00]
select_ln62       (select       ) [ 00]
store_ln64        (store        ) [ 00]
br_ln69           (br           ) [ 00]
counter_load      (load         ) [ 00]
icmp_ln48         (icmp         ) [ 00]
and_ln48          (and          ) [ 01]
br_ln48           (br           ) [ 00]
icmp_ln52         (icmp         ) [ 00]
and_ln52          (and          ) [ 00]
select_ln52       (select       ) [ 00]
store_ln53        (store        ) [ 00]
br_ln0            (br           ) [ 00]
next_counter      (add          ) [ 00]
store_ln50        (store        ) [ 00]
br_ln52           (br           ) [ 00]
zext_ln40         (zext         ) [ 00]
store_ln40        (store        ) [ 00]
br_ln45           (br           ) [ 00]
next_counter_1    (phi          ) [ 00]
out_tmp           (phi          ) [ 00]
next_state_load   (load         ) [ 00]
store_ln76        (store        ) [ 00]
store_ln77        (store        ) [ 00]
write_ln78        (write        ) [ 00]
ret_ln79          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="btn_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="btn_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="next_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="counter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="btn_in_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn_in_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln78_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/1 "/>
</bind>
</comp>

<comp id="61" class="1005" name="next_counter_1_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="63" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_counter_1 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="next_counter_1_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="20" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="4" bw="64" slack="0"/>
<pin id="70" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="8" bw="20" slack="0"/>
<pin id="74" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_counter_1/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="out_tmp_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_tmp (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="out_tmp_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="4" bw="1" slack="0"/>
<pin id="89" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="1" slack="0"/>
<pin id="91" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="8" bw="1" slack="0"/>
<pin id="93" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_tmp/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="select_ln62_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln64_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="counter_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln48_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="and_ln48_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln52_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="and_ln52_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln52_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln53_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="next_counter_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_counter/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln50_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln40_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln40_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="next_state_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_state_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln76_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln77_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="46" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="83" pin=6"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="83" pin=8"/></net>

<net id="100"><net_src comp="83" pin="10"/><net_sink comp="54" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="48" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="48" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="119" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="48" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="119" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="48" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="64" pin="10"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: btn_out | {1 }
	Port: state | {1 }
	Port: next_state | {1 }
	Port: counter | {1 }
 - Input state : 
	Port: debouncer : btn_in | {1 }
	Port: debouncer : state | {1 }
	Port: debouncer : next_state | {1 }
	Port: debouncer : counter | {1 }
  - Chain level:
	State 1
		switch_ln36 : 1
		store_ln64 : 1
		icmp_ln48 : 1
		and_ln48 : 2
		br_ln48 : 2
		icmp_ln52 : 1
		and_ln52 : 2
		select_ln52 : 2
		store_ln53 : 3
		next_counter : 1
		store_ln40 : 1
		next_counter_1 : 2
		out_tmp : 2
		store_ln76 : 1
		store_ln77 : 3
		write_ln78 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln48_fu_123    |    0    |    71   |
|          |    icmp_ln52_fu_135    |    0    |    71   |
|----------|------------------------|---------|---------|
|    add   |   next_counter_fu_161  |    0    |    71   |
|----------|------------------------|---------|---------|
|  select  |   select_ln62_fu_105   |    0    |    2    |
|          |   select_ln52_fu_147   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln48_fu_129    |    0    |    2    |
|          |     and_ln52_fu_141    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | btn_in_read_read_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln78_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln40_fu_174    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   221   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|next_counter_1_reg_61|   64   |
|    out_tmp_reg_80   |    1   |
+---------------------+--------+
|        Total        |   65   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   221  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |   221  |
+-----------+--------+--------+
