#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds2022_sp6_4\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-50P54KS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Feb 18 11:45:32 2025
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/2L676demo/led_test/led_test} D:/2L676demo/led_test/led_test/source/led_test.v
I: Verilog-0001: Analyzing file D:/2L676demo/led_test/led_test/source/led_test.v
I: Verilog-0002: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 2)] Analyzing module led_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/2L676demo/led_test/led_test} D:/2L676demo/led_test/led_test/source/led_test.v successfully.
I: Module "led_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.991s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/2L676demo/led_test/led_test/source/led_test.v(line number: 2)] Elaborating module led_test
I: Module instance {led_test} parameter value:
    CNT_MAX = 26'b00110011011111111001100000
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:2s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Feb 18 11:45:33 2025
Action compile: Peak memory pool usage is 130 MB
