
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.215754                       # Number of seconds simulated
sim_ticks                                215754432500                       # Number of ticks simulated
final_tick                               334092033500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47460                       # Simulator instruction rate (inst/s)
host_op_rate                                    86689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102396806                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211292                       # Number of bytes of host memory used
host_seconds                                  2107.04                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     182657301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             27456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           5012480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5039936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        27456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           27456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1019264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1019264                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                429                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              78320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 78749                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15926                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15926                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               127256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             23232338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23359594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          127256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             127256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4724186                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4724186                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4724186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              127256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            23232338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28083780                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          77622                       # number of replacements
system.l2.tagsinuse                        934.552426                       # Cycle average of tags in use
system.l2.total_refs                           687379                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78615                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.743611                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   162747528500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           283.326930                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              33.833614                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             617.391882                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.276686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.033041                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.602922                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.912649                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                20660                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               586080                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  606740                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            96649                       # number of Writeback hits
system.l2.Writeback_hits::total                 96649                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              80124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80124                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 20660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                666204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   686864                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20660                       # number of overall hits
system.l2.overall_hits::cpu.data               666204                       # number of overall hits
system.l2.overall_hits::total                  686864                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                429                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              62176                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 62605                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            16144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16144                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 429                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               78320                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78749                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                429                       # number of overall misses
system.l2.overall_misses::cpu.data              78320                       # number of overall misses
system.l2.overall_misses::total                 78749                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22699500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3337425500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3360125000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    845611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     845611500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22699500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4183037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4205736500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22699500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4183037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4205736500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            21089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           648256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              669345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        96649                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             96649                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          96268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96268                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             21089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            744524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               765613                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            21089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           744524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              765613                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.020342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.095913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.093532                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.167699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167699                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.020342                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.105195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102857                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.020342                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.105195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102857                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52912.587413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53677.069931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53671.831323                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52379.305005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52379.305005                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52912.587413                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53409.563330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53406.855960                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52912.587413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53409.563330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53406.855960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15926                       # number of writebacks
system.l2.writebacks::total                     15926                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         62176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            62605                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16144                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          78320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         78320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78749                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17458000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2580940000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2598398000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    648774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    648774000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3229714000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3247172000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3229714000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3247172000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.020342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.095913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.093532                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.167699                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167699                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.020342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.105195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.020342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.105195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102857                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40694.638695                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41510.229027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41504.640204                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40186.694747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40186.694747                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40694.638695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41237.410623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41234.453771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40694.638695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41237.410623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41234.453771                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13649400                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13649400                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            766404                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7057084                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6647908                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.201911                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        431508865                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14443715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101366758                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13649400                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6647908                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      98957635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1532808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              310477998                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  13407621                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3237                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          424645752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.436274                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.816367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                328669261     77.40%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6691147      1.58%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 89285344     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            424645752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.031632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.234912                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 84138479                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             243846684                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  68263805                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27630377                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 766404                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              185105425                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 766404                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                106650824                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               186567267                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            207                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  41485834                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              89175215                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              184074110                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               53016817                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 30499                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           202197439                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             434830188                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        260497301                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         174332887                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376902                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1820532                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 119754831                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22217981                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8018301                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182918143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182915444                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 4                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           33907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        63891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     424645752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.430748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.594213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           264636612     62.32%     62.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           137102836     32.29%     94.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22906304      5.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       424645752                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               8303468    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            408367      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93392211     51.06%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            58870530     32.18%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22226038     12.15%     95.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8018298      4.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182915444                       # Type of FU issued
system.cpu.iq.rate                           0.423897                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8303468                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045395                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          642280562                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         108862134                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    108690091                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           156499549                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74089964                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74087248                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              108409038                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                82401507                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           886692                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7298                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4147                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         8091                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 766404                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                22227502                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7304213                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182918191                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            100191                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22217981                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8018301                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4986849                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         607013                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       159391                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               766404                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182789628                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22218860                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            125815                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30237152                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13608786                       # Number of branches executed
system.cpu.iew.exec_stores                    8018292                       # Number of stores executed
system.cpu.iew.exec_rate                     0.423606                       # Inst execution rate
system.cpu.iew.wb_sent                      182781451                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182777339                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  36124172                       # num instructions producing a value
system.cpu.iew.wb_consumers                  40192607                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.423577                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.898777                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          260888                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            766404                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    423879348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.430918                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.594970                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    264273015     62.35%     62.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    136555365     32.22%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     23050968      5.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    423879348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              182657301                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224836                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085206                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498794                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              23050968                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    583746569                       # The number of ROB reads
system.cpu.rob.rob_writes                   366602784                       # The number of ROB writes
system.cpu.timesIdled                          402556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         6863113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     182657301                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               4.315089                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.315089                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.231745                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.231745                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                244899615                       # number of integer regfile reads
system.cpu.int_regfile_writes               131439116                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 124969745                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69066467                       # number of floating regfile writes
system.cpu.misc_regfile_reads                63886455                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  20737                       # number of replacements
system.cpu.icache.tagsinuse                298.297131                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13386518                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21089                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 634.763052                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     298.297131                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.582612                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.582612                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     13386518                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13386518                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      13386518                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13386518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     13386518                       # number of overall hits
system.cpu.icache.overall_hits::total        13386518                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21103                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21103                       # number of overall misses
system.cpu.icache.overall_misses::total         21103                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    293171500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    293171500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    293171500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    293171500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    293171500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    293171500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     13407621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13407621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     13407621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13407621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     13407621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13407621                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001574                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13892.408662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13892.408662                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13892.408662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13892.408662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13892.408662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13892.408662                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        21089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21089                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        21089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        21089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21089                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    250390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    250390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    250390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    250390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    250390000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    250390000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11873.014368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11873.014368                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11873.014368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11873.014368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11873.014368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11873.014368                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 744012                       # number of replacements
system.cpu.dcache.tagsinuse                502.347487                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28585029                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 744524                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  38.393697                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           130904613000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.347487                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981147                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981147                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20667144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20667144                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7917885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7917885                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28585029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28585029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28585029                       # number of overall hits
system.cpu.dcache.overall_hits::total        28585029                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       656932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        656932                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        96268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96268                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       753200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       753200                       # number of overall misses
system.cpu.dcache.overall_misses::total        753200                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11370951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11370951000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1939106000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1939106000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13310057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13310057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13310057000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13310057000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21324076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21324076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29338229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29338229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29338229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29338229                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030807                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012012                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025673                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17309.175074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17309.175074                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20142.788881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20142.788881                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17671.344928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17671.344928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17671.344928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17671.344928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        96649                       # number of writebacks
system.cpu.dcache.writebacks::total             96649                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8676                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8676                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       648256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       648256                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        96268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96268                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       744524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       744524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744524                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9853457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9853457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1746570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1746570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11600027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11600027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11600027000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11600027000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15199.947243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15199.947243                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18142.788881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18142.788881                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15580.460804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15580.460804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15580.460804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15580.460804                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
