--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3297 paths analyzed, 747 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.498ns.
--------------------------------------------------------------------------------
Slack:                  15.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.717 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X9Y32.CE       net (fanout=10)       1.168   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X9Y32.CLK      Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.149ns logic, 3.319ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.717 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y32.A6       net (fanout=10)       1.168   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y32.CLK      Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21_rstpot
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.123ns logic, 3.319ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X9Y31.CE       net (fanout=10)       1.108   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X9Y31.CLK      Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.149ns logic, 3.259ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.717 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X4Y28.B6       net (fanout=29)       1.936   M_myState_startbutt
    SLICE_X4Y28.B        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X9Y32.A3       net (fanout=18)       1.282   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X9Y32.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (1.152ns logic, 3.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.314   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.299ns logic, 3.064ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.291   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.276ns logic, 3.064ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.289   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (1.274ns logic, 3.064ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.271   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.256ns logic, 3.064ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_15 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_15 to myState/bttnpress/button_cond2/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.476   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_15
    SLICE_X13Y18.C2      net (fanout=3)        1.462   myState/M_ctr_q_15_0
    SLICE_X13Y18.C       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y18.B4      net (fanout=3)        0.367   myState/bttnpress/out1_0
    SLICE_X13Y18.B       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X18Y16.CE      net (fanout=5)        1.044   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X18Y16.CLK     Tceck                 0.291   myState/M_ctr_q_3_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.285ns logic, 2.873ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_15 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_15 to myState/bttnpress/button_cond2/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.476   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_15
    SLICE_X13Y18.C2      net (fanout=3)        1.462   myState/M_ctr_q_15_0
    SLICE_X13Y18.C       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y18.B4      net (fanout=3)        0.367   myState/bttnpress/out1_0
    SLICE_X13Y18.B       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X18Y16.CE      net (fanout=5)        1.044   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X18Y16.CLK     Tceck                 0.289   myState/M_ctr_q_3_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.283ns logic, 2.873ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X4Y28.B6       net (fanout=29)       1.936   M_myState_startbutt
    SLICE_X4Y28.B        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X8Y31.B3       net (fanout=18)       1.121   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X8Y31.CLK      Tas                   0.339   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (1.118ns logic, 3.057ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y31.CE       net (fanout=10)       0.924   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y31.CLK      Tceck                 0.313   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (1.097ns logic, 3.075ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.630 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y30.CE       net (fanout=10)       0.916   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y30.CLK      Tceck                 0.313   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.097ns logic, 3.067ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y18.CE      net (fanout=5)        0.782   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y18.CLK     Tceck                 0.314   myState/M_ctr_q_11_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.299ns logic, 2.845ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_15 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_15 to myState/bttnpress/button_cond2/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.476   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_15
    SLICE_X13Y18.C2      net (fanout=3)        1.462   myState/M_ctr_q_15_0
    SLICE_X13Y18.C       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y18.B4      net (fanout=3)        0.367   myState/bttnpress/out1_0
    SLICE_X13Y18.B       Tilo                  0.259   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X18Y16.CE      net (fanout=5)        1.044   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X18Y16.CLK     Tceck                 0.271   myState/M_ctr_q_3_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.265ns logic, 2.873ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X4Y28.B6       net (fanout=29)       1.936   M_myState_startbutt
    SLICE_X4Y28.B        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X9Y31.A3       net (fanout=18)       1.061   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X9Y31.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.152ns logic, 2.997ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  15.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y18.CE      net (fanout=5)        0.782   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y18.CLK     Tceck                 0.291   myState/M_ctr_q_11_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.276ns logic, 2.845ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y18.CE      net (fanout=5)        0.782   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y18.CLK     Tceck                 0.289   myState/M_ctr_q_11_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.274ns logic, 2.845ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.DQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X12Y17.D2      net (fanout=3)        1.245   myState/M_ctr_q_19_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.314   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.299ns logic, 2.820ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y31.CE       net (fanout=10)       0.924   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y31.CLK      Tceck                 0.269   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.053ns logic, 3.075ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.630 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y30.CE       net (fanout=10)       0.916   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y30.CLK      Tceck                 0.269   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.053ns logic, 3.067ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_17 to myState/bttnpress/button_cond3/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    SLICE_X12Y17.D1      net (fanout=3)        1.489   myState/M_ctr_q_17_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y18.CE      net (fanout=5)        0.782   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y18.CLK     Tceck                 0.271   myState/M_ctr_q_11_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.256ns logic, 2.845ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.630 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y30.CE       net (fanout=10)       0.916   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y30.CLK      Tceck                 0.266   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.050ns logic, 3.067ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y31.CE       net (fanout=10)       0.924   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y31.CLK      Tceck                 0.253   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.037ns logic, 3.075ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.DQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X12Y17.D2      net (fanout=3)        1.245   myState/M_ctr_q_19_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.291   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.276ns logic, 2.820ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.DQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X12Y17.D2      net (fanout=3)        1.245   myState/M_ctr_q_19_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.289   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.274ns logic, 2.820ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.630 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X5Y28.C3       net (fanout=29)       2.151   M_myState_startbutt
    SLICE_X5Y28.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X8Y30.CE       net (fanout=10)       0.916   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X8Y30.CLK      Tceck                 0.253   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.037ns logic, 3.067ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_19 to myState/bttnpress/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.DQ      Tcko                  0.476   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    SLICE_X12Y17.D2      net (fanout=3)        1.245   myState/M_ctr_q_19_1
    SLICE_X12Y17.D       Tilo                  0.254   myState/M_ctr_q_0_2
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X12Y16.C3      net (fanout=3)        0.574   myState/bttnpress/out1_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.271   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.256ns logic, 2.820ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_12 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_12 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   myState/M_ctr_q_15_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_12
    SLICE_X12Y18.D2      net (fanout=3)        1.031   myState/M_ctr_q_12_1
    SLICE_X12Y18.D       Tilo                  0.254   myState/bttnpress/M_last_q_1
                                                       myState/bttnpress/button_cond3/out3
    SLICE_X12Y16.C2      net (fanout=3)        0.732   myState/bttnpress/out2_1
    SLICE_X12Y16.C       Tilo                  0.255   myState/bttnpress/M_button_cond3_out_inv
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        1.001   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.314   myState/M_ctr_q_19_1
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.299ns logic, 2.764ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.630 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   M_myState_startbutt
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X4Y28.B6       net (fanout=29)       1.936   M_myState_startbutt
    SLICE_X4Y28.B        Tilo                  0.254   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X8Y30.B4       net (fanout=18)       1.015   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X8Y30.CLK      Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.118ns logic, 2.951ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_20/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_21/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_22/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stage_q_3_1/CLK
  Logical resource: reset_cond3/M_stage_q_0/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stage_q_3_1/CLK
  Logical resource: reset_cond3/M_stage_q_1/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.498|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3297 paths, 0 nets, and 736 connections

Design statistics:
   Minimum period:   4.498ns{1}   (Maximum frequency: 222.321MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 05:00:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



