// Seed: 1809814792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_106 = 32'd92,
    parameter id_54  = 32'd25,
    parameter id_93  = 32'd28
) (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input wire id_3,
    output supply1 id_4,
    output tri id_5,
    output wor id_6,
    output tri1 id_7,
    input wand id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wire id_15,
    input wand id_16,
    output uwire id_17,
    output wire id_18,
    input tri1 id_19,
    input wor id_20,
    output wor id_21,
    output wand id_22,
    output wire id_23,
    input supply1 id_24,
    input wor id_25,
    output wor id_26,
    input tri0 id_27,
    input tri1 id_28,
    input tri id_29,
    input supply1 id_30,
    input tri0 id_31,
    input supply0 id_32,
    input tri id_33,
    input wor id_34,
    input wire id_35,
    input wor id_36,
    input wand id_37,
    input uwire id_38,
    output tri1 id_39,
    output supply0 id_40,
    input tri id_41,
    input wand id_42,
    input uwire id_43,
    output tri id_44,
    input wor id_45
    , id_89,
    input supply1 id_46,
    input supply1 id_47,
    input wire id_48,
    input tri1 id_49,
    output tri0 id_50,
    input wand id_51,
    input supply0 id_52,
    input tri0 id_53,
    input supply0 _id_54,
    output supply1 id_55,
    output tri0 id_56,
    output wand id_57,
    input wire id_58,
    output tri id_59,
    input supply0 id_60,
    output wor id_61,
    input wand id_62,
    input supply1 id_63,
    input tri0 id_64,
    input uwire id_65,
    input wand id_66,
    input supply0 id_67,
    input tri id_68,
    output wor id_69,
    output supply1 id_70,
    output supply1 id_71,
    input wand id_72,
    input supply0 id_73,
    output supply0 id_74,
    output wor id_75,
    output uwire id_76,
    input uwire id_77,
    output wire id_78,
    output uwire id_79,
    output supply1 id_80,
    output tri0 id_81,
    output tri0 id_82,
    input wire id_83,
    input uwire id_84,
    input wire id_85,
    input supply1 id_86,
    input tri id_87
);
  assign id_79 = id_45;
  wire id_90;
  ;
  localparam id_91 = 1;
  logic [7:0] id_92;
  module_0 modCall_1 (
      id_89,
      id_91,
      id_89,
      id_91,
      id_90,
      id_89,
      id_91,
      id_90,
      id_91,
      id_91,
      id_90,
      id_91,
      id_89,
      id_89,
      id_90,
      id_90,
      id_90,
      id_90,
      id_90,
      id_91,
      id_90,
      id_91,
      id_89,
      id_91,
      id_89,
      id_90,
      id_89,
      id_89,
      id_89,
      id_89,
      id_89
  );
  wire _id_93 = id_9;
  wire id_94;
  parameter id_95 = id_91 + -1;
  assign id_81 = id_93;
  wire id_96;
  wire [1 : -1 'b0] id_97;
  wire id_98, id_99, id_100, id_101, id_102, \id_103 , id_104, id_105, _id_106, id_107;
  timeprecision 1ps;
  wire id_108;
  ;
  wire [(  id_54  ) : id_106] id_109;
  assign id_92[id_93] = id_72;
endmodule
