<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Circuit Simulator Fidelity Requirements for ML-Driven Design: From Evidence Gap to Validation Gap - Theorizer</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.1/css/all.min.css">
    <link rel="stylesheet" href="../style.css">
</head>
<body>
    <div class="header">
        <a href="../index.html"><i class="fas fa-flask"></i> Theorizer</a>
    </div>

    <div class="content">
        <h1>Theory Details for theory-389</h1>

        <div class="section">
            <h2>Theory (General Information)</h2>
            <div class="info-section">
                <p><strong>ID:</strong> theory-389</p>
                <p><strong>Name:</strong> Circuit Simulator Fidelity Requirements for ML-Driven Design: From Evidence Gap to Validation Gap</p>
                <p><strong>Type:</strong> specific</p>
                <p><strong>Theory Query:</strong> Build a theory about minimal simulator fidelity requirements for training transferable scientific reasoning in domains such as thermodynamics, circuits, and biology, based on the following results.</p>
                <p><strong>Description:</strong> This theory documents established simulator fidelity requirements for ML-driven circuit design while identifying a critical sim-to-real validation gap. The original theory correctly identified an evidence gap in the dataset regarding circuit simulator requirements; extensive new evidence has now filled this gap with detailed documentation across analog, digital, RF, and neuromorphic domains. The evidence establishes that: (1) SPICE-level simulation with foundry-calibrated transistor device models (BSIM, PDK models) is the standard baseline; (2) parasitic modeling (interconnect R/C, layout-dependent effects) is required for accurate predictions, especially at high frequencies; (3) domain randomization through PVT corners and Monte Carlo sampling is essential for robust designs that tolerate manufacturing variations; (4) foundry PDK calibration provides significantly more realistic results than generic SPICE models; (5) multi-fidelity approaches using ML surrogates trained on SPICE achieve 1000x+ speedup with <8% error; (6) different domains have distinct requirements (mm-wave requiring EM effects, analog sizing requiring hierarchical mismatch modeling, neuromorphic benefiting from event-based abstraction). However, the original theory's caution about empirical validation remains fully justified: NO sim-to-real hardware transfer experiments exist in any of the 30+ studies reviewed, leaving the sufficiency of these simulation requirements for actual hardware deployment completely unvalidated. The critical gap has shifted from 'insufficient simulation evidence' to 'no hardware validation evidence.'</p>
                <p><strong>Knowledge Cutoff Year:</strong> 2030</p>
                <p><strong>Knowledge Cutoff Month:</strong> 1</p>
            </div>
        </div>

        <div class="section">
            <h2>Theory (Derived From)</h2>
            <p><strong>Derived From:</strong> <a href="theory-169.html">[theory-169]</a></p>
            <p><strong>Change Log:</strong></p>
            <ul>
                <li>Revised theory title from 'Circuit Simulator Requirements Hypothesis (Evidence-Limited)' to 'Circuit Simulator Fidelity Requirements for ML-Driven Design: From Evidence Gap to Validation Gap' to reflect that the evidence gap has been filled but validation gap remains</li>
                <li>Reframed theory description to acknowledge the original theory correctly identified an evidence gap that has now been filled, while maintaining the caution about empirical validation</li>
                <li>Added comprehensive documentation of simulation requirements now established: SPICE-level modeling, parasitic modeling, domain randomization, foundry PDK calibration, multi-fidelity approaches</li>
                <li>Added extensive circuit examples across all domains: analog (op-amps, comparators, LNAs, mixers, PAs, VCOs, bandgap references, LIF neurons, strongARM latches, floating inverter amplifiers, DRAM sense circuits); digital (inverters, NAND gates, latches); RF/mm-wave (30 GHz circuits); analog IMC crossbars</li>
                <li>Added documentation of detailed fidelity comparison studies: GLOVA's three-level verification comparison (corner-only vs corner+local MC vs corner+global-local MC with quantified improvements), LASANA's SPICE vs behavioral tradeoffs (1321× speedup with <8% error), IMAC-SIM's circuit vs analytical comparisons</li>
                <li>Added theory statements documenting established simulation requirements: SPICE-level baseline, parasitic modeling for high-frequency, domain randomization with PVT/MC, foundry PDK calibration, multi-fidelity approaches, domain-specific requirements</li>
                <li>Added supporting evidence for domain-specific fidelity requirements with quantified metrics: mm-wave requiring EM effects at 30 GHz, analog sizing requiring hierarchical mismatch with 6K samples, neuromorphic using event-based abstraction at 200-250 MHz, power converters using fixed components at 200 kHz</li>
                <li>Added supporting evidence for multi-fidelity approaches with quantified speedup-accuracy tradeoffs: LASANA 1321× speedup with <8% error, GLOVA 76× runtime reduction, MNSIM ~5% deviation</li>
                <li>Emphasized and validated the original theory's caution: NO sim-to-real transfer experiments exist across all 30+ studies, confirming that transfer requirements remain empirically unvalidated</li>
                <li>Reframed 'unaccounted_for' section to focus on the true gap: sim-to-real validation rather than simulation studies, while noting limited coverage of traditional mixed-signal design tasks</li>
                <li>Added new predictions distinguishing likely outcomes in simulation (70-90% success rates, 100-1000× speedup) from unknown outcomes for hardware transfer (magnitude of degradation, sufficiency of requirements)</li>
                <li>Added negative experiments testing whether current simulation requirements are sufficient for hardware transfer, whether high fidelity is necessary, and whether simplified models could suffice</li>
                <li>Removed claims that evidence is 'insufficient' or 'extremely limited' - replaced with acknowledgment that simulation requirements are now well-documented but hardware validation is absent</li>
                <li>Added quantitative metrics throughout: success rates (>70%), speedups (1321×), errors (<8%), sample sizes (6K), frequencies (30 GHz), timing (10 ps), to make requirements concrete</li>
                <li>Clarified that the theory evolution is from 'evidence gap' to 'validation gap' rather than from 'wrong' to 'right' - the original caution was justified and remains so</li>
            </ul>
        </div>

        <div class="section">
            <h2>Evaluations of this Theory</h2>
            <p class="empty-note">No evaluations of this theory.</p>
        </div>

        <div class="section">
            <h2>Theory (Details)</h2>

            <h3>Theory Statements</h3>
            <ol>
                <li>SPICE-level simulation with foundry-calibrated transistor device models (BSIM, PDK models) is the established baseline for ML-driven circuit design across analog, digital, RF, and neuromorphic domains, achieving >70% success rates in simulation</li>
                <li>Parasitic modeling (interconnect R/C, layout-dependent effects) is required for accurate circuit behavior prediction, particularly for high-frequency (>1 GHz) and analog circuits</li>
                <li>Domain randomization through PVT corners (process, voltage, temperature) and Monte Carlo sampling of component mismatches is essential for training robust ML models, with industrial practice using up to 6,000 simulations per design</li>
                <li>Foundry PDK calibration provides significantly more realistic results than generic/symbolic SPICE models, particularly for capturing layout-dependent effects and process-specific behavior</li>
                <li>Multi-fidelity approaches using ML surrogates trained on high-fidelity SPICE can achieve 100-1000× speedup with bounded error (<8%), enabling practical large-scale optimization</li>
                <li>Different circuit domains have distinct fidelity requirements: mm-wave/RF (>1 GHz) require electromagnetic effects and layout parasitics; analog sizing requires PVT corners and hierarchical mismatch modeling; neuromorphic circuits benefit from event-based abstraction; low-frequency power converters (<1 MHz) may use simplified component models</li>
                <li>Despite extensive documentation of simulation requirements, NO empirical validation exists for sim-to-real transfer to fabricated hardware, leaving the sufficiency of these requirements for hardware deployment unvalidated</li>
                <li>Physics-informed approaches incorporating circuit laws (KVL, KCL, device physics) improve sample efficiency and are universally adopted in SPICE-level modeling</li>
            </ol>
            <h3>Supporting Evidence</h3>
<ol>
    <li>SPICE-level simulation with foundry-calibrated transistor device models is the established baseline: GLOVA uses industrial SPICE with TSMC 40nm PDK for analog sizing achieving >70% success rates; FALCON uses Cadence Spectre with 45nm CMOS PDK for 30 GHz mm-wave circuits with R²≈0.972; SpiceMixer uses Skywater 130nm PDK for digital cells; LASANA uses HSPICE/Spectre with PTM/FreePDK models for neuromorphic circuits <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2139.html#e2139.0" class="evidence-link">[e2139.0]</a> <a href="../results/extraction-result-2139.html#e2139.2" class="evidence-link">[e2139.2]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2141.html#e2141.1" class="evidence-link">[e2141.1]</a> <a href="../results/extraction-result-2141.html#e2141.2" class="evidence-link">[e2141.2]</a> </li>
    <li>Parasitic modeling is explicitly required: FALCON uses layout-aware analytical models and recommends learned parasitic estimators for mm-wave; IMAC-SIM and HSPICE model interconnect R/C parasitics for analog IMC; MLParest and ParaGraph use ML to predict interconnect parasitics; GLOVA includes post-layout extraction with Mentor Calibre for analog sizing <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2143.html#e2143.1" class="evidence-link">[e2143.1]</a> <a href="../results/extraction-result-2142.html#e2142.3" class="evidence-link">[e2142.3]</a> <a href="../results/extraction-result-2142.html#e2142.4" class="evidence-link">[e2142.4]</a> <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> </li>
    <li>Domain randomization through PVT variations and Monte Carlo is critical: GLOVA uses industrial PVT corners (TT/SS/FF/SF/FS × voltage × temperature) plus hierarchical Monte Carlo with up to 6,000 simulations achieving 80.5× sample-efficiency improvement; LASANA randomizes parameters uniformly; GLOVA explicitly states 'thorough verification using corner simulation and MC simulation is the fundamental requirement' <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2141.html#e2141.1" class="evidence-link">[e2141.1]</a> <a href="../results/extraction-result-2141.html#e2141.2" class="evidence-link">[e2141.2]</a> </li>
    <li>Foundry PDK calibration is critical: FALCON contrasts PDK-calibrated Cadence Spectre vs symbolic SPICE, noting symbolic benchmarks lack process fidelity and layout-dependent behavior; GLOVA uses TSMC 40nm with post-layout extraction; FALCON argues foundry-grade PDK calibration is necessary to capture realistic mm-wave behavior <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2140.html#e2140.1" class="evidence-link">[e2140.1]</a> <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> </li>
    <li>Multi-fidelity approaches enable practical optimization: LASANA achieves 1321× speedup (2404h→1.82h) with energy error <7%, latency error <8%, behavioral error <2%; GLOVA achieves 76× runtime reduction with improved success rates; MNSIM shows ~5% deviation vs SPICE <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2141.html#e2141.1" class="evidence-link">[e2141.1]</a> <a href="../results/extraction-result-2141.html#e2141.2" class="evidence-link">[e2141.2]</a> <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2143.html#e2143.4" class="evidence-link">[e2143.4]</a> </li>
    <li>Domain-specific fidelity requirements: mm-wave (FALCON) requires EM effects and layout parasitics at 30 GHz; analog sizing (GLOVA) requires PVT corners and hierarchical mismatch with reliability factor σ²=4; neuromorphic (LASANA) uses event-based abstraction at 200-250 MHz; power converters (AUTOCIRCUIT-RL) use fixed components at 200 kHz <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2135.html#e2135.0" class="evidence-link">[e2135.0]</a> </li>
    <li>Extensive circuit examples now documented: analog (op-amps, comparators, LNAs, mixers, PAs, VCOs, bandgap references, LIF neurons, strongARM latches, floating inverter amplifiers, DRAM sense circuits); digital (inverters with ~10ps timing, NAND gates, static latches); RF/mm-wave (30 GHz circuits with EM effects); analog IMC crossbars <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2138.html#e2138.0" class="evidence-link">[e2138.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> <a href="../results/extraction-result-2139.html#e2139.0" class="evidence-link">[e2139.0]</a> <a href="../results/extraction-result-2139.html#e2139.2" class="evidence-link">[e2139.2]</a> </li>
    <li>Detailed fidelity comparisons within simulation: GLOVA compares three verification levels (corner-only, corner+local MC 3K sims, corner+global-local MC 6K sims) with quantified success rates and 10.3× sample efficiency improvement; LASANA compares SPICE vs behavioral models with bounded errors; IMAC-SIM contrasts circuit-level vs analytical simulators <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2141.html#e2141.1" class="evidence-link">[e2141.1]</a> <a href="../results/extraction-result-2141.html#e2141.2" class="evidence-link">[e2141.2]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2143.html#e2143.1" class="evidence-link">[e2143.1]</a> <a href="../results/extraction-result-2143.html#e2143.4" class="evidence-link">[e2143.4]</a> </li>
    <li>NO sim-to-real transfer experiments exist: across all 30+ circuit simulation studies, no papers report real hardware fabrication, testing, or sim-to-real validation, confirming the original theory's caution that transfer requirements remain empirically unvalidated <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2139.html#e2139.0" class="evidence-link">[e2139.0]</a> <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2135.html#e2135.0" class="evidence-link">[e2135.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> <a href="../results/extraction-result-2138.html#e2138.0" class="evidence-link">[e2138.0]</a> <a href="../results/extraction-result-2142.html#e2142.0" class="evidence-link">[e2142.0]</a> <a href="../results/extraction-result-2142.html#e2142.1" class="evidence-link">[e2142.1]</a> <a href="../results/extraction-result-2142.html#e2142.2" class="evidence-link">[e2142.2]</a> <a href="../results/extraction-result-2142.html#e2142.3" class="evidence-link">[e2142.3]</a> <a href="../results/extraction-result-2142.html#e2142.4" class="evidence-link">[e2142.4]</a> <a href="../results/extraction-result-2142.html#e2142.5" class="evidence-link">[e2142.5]</a> <a href="../results/extraction-result-2142.html#e2142.6" class="evidence-link">[e2142.6]</a> </li>
    <li>No transfer failure cases documented where insufficient simulator fidelity caused hardware deployment failures, validating the original theory's statement that requirements remain speculative without empirical validation <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2139.html#e2139.0" class="evidence-link">[e2139.0]</a> <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2135.html#e2135.0" class="evidence-link">[e2135.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> <a href="../results/extraction-result-2138.html#e2138.0" class="evidence-link">[e2138.0]</a> </li>
</ol>            <h3>New Predictions (Likely outcome)</h3>
            <ol>
                <li>ML models trained on SPICE simulations with foundry PDK calibration and PVT corners will produce designs that meet specifications in simulation with 70-90% success rates (as demonstrated across multiple studies)</li>
                <li>Multi-fidelity approaches using ML surrogates trained on SPICE will enable 100-1000× speedup in design space exploration while maintaining <10% error in key metrics (power, timing, accuracy)</li>
                <li>Domain randomization over PVT corners and component mismatches will improve robustness of ML-generated designs to manufacturing variations within simulation environments</li>
                <li>Layout-aware parasitic modeling will be critical for circuits operating above 1 GHz but may be less critical for low-frequency circuits below 1 MHz</li>
                <li>Analog circuit designs optimized with hierarchical Monte Carlo sampling (global+local mismatch, 1K-6K samples) will show better worst-case performance in simulation than designs optimized with corner-only verification (30 corners)</li>
            </ol>
            <h3>New Predictions (Unknown outcome/high-entropy)</h3>
            <ol>
                <li>Whether designs that meet specifications in SPICE simulation with foundry PDK and PVT corners will meet specifications when fabricated in real silicon - the magnitude of sim-to-real performance degradation is completely unknown (could be 5%, 20%, or complete failure)</li>
                <li>Whether the PVT corner coverage and Monte Carlo sample sizes used in simulation (e.g., 6,000 samples) adequately capture real manufacturing variations or if orders of magnitude more samples are needed</li>
                <li>Whether ML surrogates trained on SPICE can be fine-tuned with small amounts of real hardware measurement data to close the sim-to-real gap, and if so, how much hardware data is required</li>
                <li>Whether additional fidelity requirements beyond SPICE+PDK+PVT+MC are needed for successful hardware transfer (e.g., aging effects, radiation effects, second-order parasitics, thermal coupling)</li>
                <li>Whether simplified models (e.g., behavioral models, ideal components) can enable transfer for certain circuit classes if combined with appropriate domain randomization, or if SPICE-level fidelity is always necessary</li>
                <li>The relative importance of different fidelity features for hardware transfer: is PDK calibration more critical than parasitic modeling? Are 1K Monte Carlo samples sufficient or are 10K needed?</li>
                <li>Whether domain-specific requirements identified in simulation (e.g., EM effects for mm-wave) are actually necessary for hardware transfer or merely improve simulation accuracy</li>
            </ol>
            <h3>Negative Experiments</h3>
            <ol>
                <li>Finding that designs meeting specifications in SPICE with foundry PDK and PVT corners fail catastrophically in fabricated hardware (>50% performance degradation or functional failure) would challenge the sufficiency of current simulation requirements</li>
                <li>Demonstrating that generic SPICE models without foundry PDK calibration produce designs that transfer to hardware as well as PDK-calibrated models would challenge the necessity of foundry calibration</li>
                <li>Showing that corner-only verification (30 corners) produces designs as robust in hardware as Monte Carlo-verified designs (6K samples) would challenge the necessity of statistical sampling</li>
                <li>Finding that parasitic-free simulations enable successful hardware transfer for high-frequency circuits (>1 GHz) would challenge assumptions about parasitic modeling requirements</li>
                <li>Demonstrating that ML surrogates with >20% error relative to SPICE still enable successful hardware transfer would challenge the need for high-fidelity surrogates</li>
                <li>Showing that designs optimized without domain randomization transfer to hardware as well as designs with extensive PVT/MC sampling would challenge the value of variation-aware optimization</li>
                <li>Finding that simplified behavioral models produce hardware-transferable designs as well as SPICE-level models would challenge the necessity of transistor-level simulation</li>
            </ol>
            <h3>Unaccounted for Evidence</h3>
<ol>
    <li>The entire domain of sim-to-real transfer for circuits is absent: no fabrication, no measurement, no validation of whether simulation-optimized designs work in hardware - this is the critical gap <a href="../results/extraction-result-2137.html#e2137.0" class="evidence-link">[e2137.0]</a> <a href="../results/extraction-result-2139.html#e2139.0" class="evidence-link">[e2139.0]</a> <a href="../results/extraction-result-2140.html#e2140.0" class="evidence-link">[e2140.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2135.html#e2135.0" class="evidence-link">[e2135.0]</a> <a href="../results/extraction-result-2136.html#e2136.0" class="evidence-link">[e2136.0]</a> <a href="../results/extraction-result-2138.html#e2138.0" class="evidence-link">[e2138.0]</a> </li>
    <li>No quantification of sim-to-real performance gaps: the magnitude of degradation (or improvement) when moving from simulation to hardware is completely unknown - could be 5%, 50%, or complete failure </li>
    <li>No studies of which simulation fidelity features are actually necessary vs merely sufficient for hardware transfer - all requirements are based on simulation accuracy, not hardware validation </li>
    <li>No investigation of whether ML models can learn to compensate for systematic sim-to-real biases with small amounts of hardware measurement data </li>
    <li>Limited coverage of traditional mixed-signal design tasks: while analog IMC crossbars combine analog and digital, traditional mixed-signal applications (ADC/DAC design, clock distribution, signal integrity, mixed-signal PLLs) are not represented <a href="../results/extraction-result-2143.html#e2143.0" class="evidence-link">[e2143.0]</a> <a href="../results/extraction-result-2141.html#e2141.0" class="evidence-link">[e2141.0]</a> </li>
    <li>No studies of aging effects, radiation effects, or long-term reliability in the context of ML-driven design - all studies focus on initial fabrication performance </li>
    <li>No investigation of whether simulation requirements differ for ML training vs ML inference/deployment - all studies assume same fidelity throughout </li>
    <li>No comparative studies of sim-to-real transfer success rates across different circuit domains (analog vs digital vs RF vs mixed-signal) to determine if some domains are more forgiving of simulation approximations </li>
    <li>No studies of the minimum viable fidelity for transfer - all studies use high-fidelity SPICE, but whether lower fidelity could suffice for some applications is unknown </li>
</ol>            <h3>Existing Theory Comparison</h3>
            <p><strong>Likely Classification:</strong> unknown</p>
            <p><strong>Explanation:</strong> No explanation provided.</p>
            <p><strong>References:</strong> <span class="empty-note">No references provided.</span>        </div>

        <div class="section">
            <h2>Theory Components (Debug)</h2>
            <pre><code>{
    "theory_name": "Circuit Simulator Fidelity Requirements for ML-Driven Design: From Evidence Gap to Validation Gap",
    "type": "specific",
    "theory_description": "This theory documents established simulator fidelity requirements for ML-driven circuit design while identifying a critical sim-to-real validation gap. The original theory correctly identified an evidence gap in the dataset regarding circuit simulator requirements; extensive new evidence has now filled this gap with detailed documentation across analog, digital, RF, and neuromorphic domains. The evidence establishes that: (1) SPICE-level simulation with foundry-calibrated transistor device models (BSIM, PDK models) is the standard baseline; (2) parasitic modeling (interconnect R/C, layout-dependent effects) is required for accurate predictions, especially at high frequencies; (3) domain randomization through PVT corners and Monte Carlo sampling is essential for robust designs that tolerate manufacturing variations; (4) foundry PDK calibration provides significantly more realistic results than generic SPICE models; (5) multi-fidelity approaches using ML surrogates trained on SPICE achieve 1000x+ speedup with &lt;8% error; (6) different domains have distinct requirements (mm-wave requiring EM effects, analog sizing requiring hierarchical mismatch modeling, neuromorphic benefiting from event-based abstraction). However, the original theory's caution about empirical validation remains fully justified: NO sim-to-real hardware transfer experiments exist in any of the 30+ studies reviewed, leaving the sufficiency of these simulation requirements for actual hardware deployment completely unvalidated. The critical gap has shifted from 'insufficient simulation evidence' to 'no hardware validation evidence.'",
    "supporting_evidence": [
        {
            "text": "SPICE-level simulation with foundry-calibrated transistor device models is the established baseline: GLOVA uses industrial SPICE with TSMC 40nm PDK for analog sizing achieving &gt;70% success rates; FALCON uses Cadence Spectre with 45nm CMOS PDK for 30 GHz mm-wave circuits with R²≈0.972; SpiceMixer uses Skywater 130nm PDK for digital cells; LASANA uses HSPICE/Spectre with PTM/FreePDK models for neuromorphic circuits",
            "uuids": [
                "e2137.0",
                "e2140.0",
                "e2139.0",
                "e2139.2",
                "e2141.0",
                "e2141.1",
                "e2141.2"
            ]
        },
        {
            "text": "Parasitic modeling is explicitly required: FALCON uses layout-aware analytical models and recommends learned parasitic estimators for mm-wave; IMAC-SIM and HSPICE model interconnect R/C parasitics for analog IMC; MLParest and ParaGraph use ML to predict interconnect parasitics; GLOVA includes post-layout extraction with Mentor Calibre for analog sizing",
            "uuids": [
                "e2140.0",
                "e2143.0",
                "e2143.1",
                "e2142.3",
                "e2142.4",
                "e2137.0",
                "e2136.0"
            ]
        },
        {
            "text": "Domain randomization through PVT variations and Monte Carlo is critical: GLOVA uses industrial PVT corners (TT/SS/FF/SF/FS × voltage × temperature) plus hierarchical Monte Carlo with up to 6,000 simulations achieving 80.5× sample-efficiency improvement; LASANA randomizes parameters uniformly; GLOVA explicitly states 'thorough verification using corner simulation and MC simulation is the fundamental requirement'",
            "uuids": [
                "e2137.0",
                "e2141.0",
                "e2141.1",
                "e2141.2"
            ]
        },
        {
            "text": "Foundry PDK calibration is critical: FALCON contrasts PDK-calibrated Cadence Spectre vs symbolic SPICE, noting symbolic benchmarks lack process fidelity and layout-dependent behavior; GLOVA uses TSMC 40nm with post-layout extraction; FALCON argues foundry-grade PDK calibration is necessary to capture realistic mm-wave behavior",
            "uuids": [
                "e2140.0",
                "e2140.1",
                "e2137.0",
                "e2136.0"
            ]
        },
        {
            "text": "Multi-fidelity approaches enable practical optimization: LASANA achieves 1321× speedup (2404h→1.82h) with energy error &lt;7%, latency error &lt;8%, behavioral error &lt;2%; GLOVA achieves 76× runtime reduction with improved success rates; MNSIM shows ~5% deviation vs SPICE",
            "uuids": [
                "e2141.0",
                "e2141.1",
                "e2141.2",
                "e2137.0",
                "e2143.4"
            ]
        },
        {
            "text": "Domain-specific fidelity requirements: mm-wave (FALCON) requires EM effects and layout parasitics at 30 GHz; analog sizing (GLOVA) requires PVT corners and hierarchical mismatch with reliability factor σ²=4; neuromorphic (LASANA) uses event-based abstraction at 200-250 MHz; power converters (AUTOCIRCUIT-RL) use fixed components at 200 kHz",
            "uuids": [
                "e2140.0",
                "e2137.0",
                "e2141.0",
                "e2135.0"
            ]
        },
        {
            "text": "Extensive circuit examples now documented: analog (op-amps, comparators, LNAs, mixers, PAs, VCOs, bandgap references, LIF neurons, strongARM latches, floating inverter amplifiers, DRAM sense circuits); digital (inverters with ~10ps timing, NAND gates, static latches); RF/mm-wave (30 GHz circuits with EM effects); analog IMC crossbars",
            "uuids": [
                "e2137.0",
                "e2140.0",
                "e2141.0",
                "e2143.0",
                "e2138.0",
                "e2136.0",
                "e2139.0",
                "e2139.2"
            ]
        },
        {
            "text": "Detailed fidelity comparisons within simulation: GLOVA compares three verification levels (corner-only, corner+local MC 3K sims, corner+global-local MC 6K sims) with quantified success rates and 10.3× sample efficiency improvement; LASANA compares SPICE vs behavioral models with bounded errors; IMAC-SIM contrasts circuit-level vs analytical simulators",
            "uuids": [
                "e2137.0",
                "e2141.0",
                "e2141.1",
                "e2141.2",
                "e2143.0",
                "e2143.1",
                "e2143.4"
            ]
        },
        {
            "text": "NO sim-to-real transfer experiments exist: across all 30+ circuit simulation studies, no papers report real hardware fabrication, testing, or sim-to-real validation, confirming the original theory's caution that transfer requirements remain empirically unvalidated",
            "uuids": [
                "e2137.0",
                "e2139.0",
                "e2140.0",
                "e2141.0",
                "e2143.0",
                "e2135.0",
                "e2136.0",
                "e2138.0",
                "e2142.0",
                "e2142.1",
                "e2142.2",
                "e2142.3",
                "e2142.4",
                "e2142.5",
                "e2142.6"
            ]
        },
        {
            "text": "No transfer failure cases documented where insufficient simulator fidelity caused hardware deployment failures, validating the original theory's statement that requirements remain speculative without empirical validation",
            "uuids": [
                "e2137.0",
                "e2139.0",
                "e2140.0",
                "e2141.0",
                "e2143.0",
                "e2135.0",
                "e2136.0",
                "e2138.0"
            ]
        }
    ],
    "theory_statements": [
        "SPICE-level simulation with foundry-calibrated transistor device models (BSIM, PDK models) is the established baseline for ML-driven circuit design across analog, digital, RF, and neuromorphic domains, achieving &gt;70% success rates in simulation",
        "Parasitic modeling (interconnect R/C, layout-dependent effects) is required for accurate circuit behavior prediction, particularly for high-frequency (&gt;1 GHz) and analog circuits",
        "Domain randomization through PVT corners (process, voltage, temperature) and Monte Carlo sampling of component mismatches is essential for training robust ML models, with industrial practice using up to 6,000 simulations per design",
        "Foundry PDK calibration provides significantly more realistic results than generic/symbolic SPICE models, particularly for capturing layout-dependent effects and process-specific behavior",
        "Multi-fidelity approaches using ML surrogates trained on high-fidelity SPICE can achieve 100-1000× speedup with bounded error (&lt;8%), enabling practical large-scale optimization",
        "Different circuit domains have distinct fidelity requirements: mm-wave/RF (&gt;1 GHz) require electromagnetic effects and layout parasitics; analog sizing requires PVT corners and hierarchical mismatch modeling; neuromorphic circuits benefit from event-based abstraction; low-frequency power converters (&lt;1 MHz) may use simplified component models",
        "Despite extensive documentation of simulation requirements, NO empirical validation exists for sim-to-real transfer to fabricated hardware, leaving the sufficiency of these requirements for hardware deployment unvalidated",
        "Physics-informed approaches incorporating circuit laws (KVL, KCL, device physics) improve sample efficiency and are universally adopted in SPICE-level modeling"
    ],
    "new_predictions_likely": [
        "ML models trained on SPICE simulations with foundry PDK calibration and PVT corners will produce designs that meet specifications in simulation with 70-90% success rates (as demonstrated across multiple studies)",
        "Multi-fidelity approaches using ML surrogates trained on SPICE will enable 100-1000× speedup in design space exploration while maintaining &lt;10% error in key metrics (power, timing, accuracy)",
        "Domain randomization over PVT corners and component mismatches will improve robustness of ML-generated designs to manufacturing variations within simulation environments",
        "Layout-aware parasitic modeling will be critical for circuits operating above 1 GHz but may be less critical for low-frequency circuits below 1 MHz",
        "Analog circuit designs optimized with hierarchical Monte Carlo sampling (global+local mismatch, 1K-6K samples) will show better worst-case performance in simulation than designs optimized with corner-only verification (30 corners)"
    ],
    "new_predictions_unknown": [
        "Whether designs that meet specifications in SPICE simulation with foundry PDK and PVT corners will meet specifications when fabricated in real silicon - the magnitude of sim-to-real performance degradation is completely unknown (could be 5%, 20%, or complete failure)",
        "Whether the PVT corner coverage and Monte Carlo sample sizes used in simulation (e.g., 6,000 samples) adequately capture real manufacturing variations or if orders of magnitude more samples are needed",
        "Whether ML surrogates trained on SPICE can be fine-tuned with small amounts of real hardware measurement data to close the sim-to-real gap, and if so, how much hardware data is required",
        "Whether additional fidelity requirements beyond SPICE+PDK+PVT+MC are needed for successful hardware transfer (e.g., aging effects, radiation effects, second-order parasitics, thermal coupling)",
        "Whether simplified models (e.g., behavioral models, ideal components) can enable transfer for certain circuit classes if combined with appropriate domain randomization, or if SPICE-level fidelity is always necessary",
        "The relative importance of different fidelity features for hardware transfer: is PDK calibration more critical than parasitic modeling? Are 1K Monte Carlo samples sufficient or are 10K needed?",
        "Whether domain-specific requirements identified in simulation (e.g., EM effects for mm-wave) are actually necessary for hardware transfer or merely improve simulation accuracy"
    ],
    "negative_experiments": [
        "Finding that designs meeting specifications in SPICE with foundry PDK and PVT corners fail catastrophically in fabricated hardware (&gt;50% performance degradation or functional failure) would challenge the sufficiency of current simulation requirements",
        "Demonstrating that generic SPICE models without foundry PDK calibration produce designs that transfer to hardware as well as PDK-calibrated models would challenge the necessity of foundry calibration",
        "Showing that corner-only verification (30 corners) produces designs as robust in hardware as Monte Carlo-verified designs (6K samples) would challenge the necessity of statistical sampling",
        "Finding that parasitic-free simulations enable successful hardware transfer for high-frequency circuits (&gt;1 GHz) would challenge assumptions about parasitic modeling requirements",
        "Demonstrating that ML surrogates with &gt;20% error relative to SPICE still enable successful hardware transfer would challenge the need for high-fidelity surrogates",
        "Showing that designs optimized without domain randomization transfer to hardware as well as designs with extensive PVT/MC sampling would challenge the value of variation-aware optimization",
        "Finding that simplified behavioral models produce hardware-transferable designs as well as SPICE-level models would challenge the necessity of transistor-level simulation"
    ],
    "unaccounted_for": [
        {
            "text": "The entire domain of sim-to-real transfer for circuits is absent: no fabrication, no measurement, no validation of whether simulation-optimized designs work in hardware - this is the critical gap",
            "uuids": [
                "e2137.0",
                "e2139.0",
                "e2140.0",
                "e2141.0",
                "e2143.0",
                "e2135.0",
                "e2136.0",
                "e2138.0"
            ]
        },
        {
            "text": "No quantification of sim-to-real performance gaps: the magnitude of degradation (or improvement) when moving from simulation to hardware is completely unknown - could be 5%, 50%, or complete failure",
            "uuids": []
        },
        {
            "text": "No studies of which simulation fidelity features are actually necessary vs merely sufficient for hardware transfer - all requirements are based on simulation accuracy, not hardware validation",
            "uuids": []
        },
        {
            "text": "No investigation of whether ML models can learn to compensate for systematic sim-to-real biases with small amounts of hardware measurement data",
            "uuids": []
        },
        {
            "text": "Limited coverage of traditional mixed-signal design tasks: while analog IMC crossbars combine analog and digital, traditional mixed-signal applications (ADC/DAC design, clock distribution, signal integrity, mixed-signal PLLs) are not represented",
            "uuids": [
                "e2143.0",
                "e2141.0"
            ]
        },
        {
            "text": "No studies of aging effects, radiation effects, or long-term reliability in the context of ML-driven design - all studies focus on initial fabrication performance",
            "uuids": []
        },
        {
            "text": "No investigation of whether simulation requirements differ for ML training vs ML inference/deployment - all studies assume same fidelity throughout",
            "uuids": []
        },
        {
            "text": "No comparative studies of sim-to-real transfer success rates across different circuit domains (analog vs digital vs RF vs mixed-signal) to determine if some domains are more forgiving of simulation approximations",
            "uuids": []
        },
        {
            "text": "No studies of the minimum viable fidelity for transfer - all studies use high-fidelity SPICE, but whether lower fidelity could suffice for some applications is unknown",
            "uuids": []
        }
    ],
    "change_log": [
        "Revised theory title from 'Circuit Simulator Requirements Hypothesis (Evidence-Limited)' to 'Circuit Simulator Fidelity Requirements for ML-Driven Design: From Evidence Gap to Validation Gap' to reflect that the evidence gap has been filled but validation gap remains",
        "Reframed theory description to acknowledge the original theory correctly identified an evidence gap that has now been filled, while maintaining the caution about empirical validation",
        "Added comprehensive documentation of simulation requirements now established: SPICE-level modeling, parasitic modeling, domain randomization, foundry PDK calibration, multi-fidelity approaches",
        "Added extensive circuit examples across all domains: analog (op-amps, comparators, LNAs, mixers, PAs, VCOs, bandgap references, LIF neurons, strongARM latches, floating inverter amplifiers, DRAM sense circuits); digital (inverters, NAND gates, latches); RF/mm-wave (30 GHz circuits); analog IMC crossbars",
        "Added documentation of detailed fidelity comparison studies: GLOVA's three-level verification comparison (corner-only vs corner+local MC vs corner+global-local MC with quantified improvements), LASANA's SPICE vs behavioral tradeoffs (1321× speedup with &lt;8% error), IMAC-SIM's circuit vs analytical comparisons",
        "Added theory statements documenting established simulation requirements: SPICE-level baseline, parasitic modeling for high-frequency, domain randomization with PVT/MC, foundry PDK calibration, multi-fidelity approaches, domain-specific requirements",
        "Added supporting evidence for domain-specific fidelity requirements with quantified metrics: mm-wave requiring EM effects at 30 GHz, analog sizing requiring hierarchical mismatch with 6K samples, neuromorphic using event-based abstraction at 200-250 MHz, power converters using fixed components at 200 kHz",
        "Added supporting evidence for multi-fidelity approaches with quantified speedup-accuracy tradeoffs: LASANA 1321× speedup with &lt;8% error, GLOVA 76× runtime reduction, MNSIM ~5% deviation",
        "Emphasized and validated the original theory's caution: NO sim-to-real transfer experiments exist across all 30+ studies, confirming that transfer requirements remain empirically unvalidated",
        "Reframed 'unaccounted_for' section to focus on the true gap: sim-to-real validation rather than simulation studies, while noting limited coverage of traditional mixed-signal design tasks",
        "Added new predictions distinguishing likely outcomes in simulation (70-90% success rates, 100-1000× speedup) from unknown outcomes for hardware transfer (magnitude of degradation, sufficiency of requirements)",
        "Added negative experiments testing whether current simulation requirements are sufficient for hardware transfer, whether high fidelity is necessary, and whether simplified models could suffice",
        "Removed claims that evidence is 'insufficient' or 'extremely limited' - replaced with acknowledgment that simulation requirements are now well-documented but hardware validation is absent",
        "Added quantitative metrics throughout: success rates (&gt;70%), speedups (1321×), errors (&lt;8%), sample sizes (6K), frequencies (30 GHz), timing (10 ps), to make requirements concrete",
        "Clarified that the theory evolution is from 'evidence gap' to 'validation gap' rather than from 'wrong' to 'right' - the original caution was justified and remains so"
    ]
}</code></pre>
        </div>
    </div>
</body>
</html>