

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaGfn4_label366'
================================================================
* Date:           Mon Dec 12 09:00:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaGfn4_label3  |        ?|        ?|        12|         12|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    899|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    427|    -|
|Register         |        -|    -|     542|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     542|   1326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln121_111_fu_615_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_112_fu_625_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_113_fu_645_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_114_fu_655_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_115_fu_836_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_116_fu_846_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_fu_604_p2          |         +|   0|  0|  15|           8|           4|
    |add_ln188_1_fu_668_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln188_fu_597_p2          |         +|   0|  0|  71|          64|           4|
    |icmp_ln193_fu_1769_p2        |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln197_fu_1018_p2        |      icmp|   0|  0|  18|          32|           1|
    |select_ln131_100_fu_698_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_101_fu_870_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_102_fu_912_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_103_fu_946_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_104_fu_988_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_105_fu_740_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_106_fu_782_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_107_fu_816_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_108_fu_1115_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_109_fu_1157_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_110_fu_1199_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_111_fu_1425_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_112_fu_1467_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_113_fu_1509_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_114_fu_1551_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_115_fu_1233_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_116_fu_1275_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_117_fu_1317_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_118_fu_1585_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_119_fu_1627_p3  |    select|   0|  0|   8|           1|           8|
    |grp_fu_540_p2                |       xor|   0|  0|   8|           8|           8|
    |grp_fu_546_p2                |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_252_fu_1057_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_253_fu_1085_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_254_fu_1377_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_255_fu_1405_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_260_fu_1693_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_261_fu_1721_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_262_fu_1742_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_263_fu_1763_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_514_fu_1040_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_515_fu_1046_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_516_fu_1051_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_517_fu_1063_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_518_fu_1069_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_519_fu_1075_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_520_fu_1079_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_521_fu_1355_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_522_fu_1361_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_523_fu_1367_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_524_fu_1372_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_525_fu_1383_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_526_fu_1389_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_527_fu_1395_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_528_fu_1400_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_529_fu_1671_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_530_fu_1676_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_531_fu_1682_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_532_fu_1687_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_533_fu_1699_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_534_fu_1704_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_535_fu_1710_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_536_fu_1715_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_537_fu_1727_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_538_fu_1733_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_539_fu_1737_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_540_fu_1748_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_541_fu_1754_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_542_fu_1758_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_1035_p2         |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_100_fu_692_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_101_fu_864_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_102_fu_906_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_103_fu_940_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_104_fu_982_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_105_fu_734_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_106_fu_776_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_107_fu_810_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_108_fu_1109_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_109_fu_1151_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_110_fu_1193_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_111_fu_1419_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_112_fu_1461_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_113_fu_1503_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_114_fu_1545_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_115_fu_1227_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_116_fu_1269_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_117_fu_1311_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_118_fu_1579_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_119_fu_1621_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln180_fu_1337_p2         |       xor|   0|  0|   8|           8|           8|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 899|         724|         604|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         13|    1|         13|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx109_i_load  |   9|          2|   64|        128|
    |clefia_s0_address0              |  25|          5|    8|         40|
    |clefia_s1_address0              |  25|          5|    8|         40|
    |dec12_i_in_i_fu_118             |   9|          2|   32|         64|
    |fin_3_address0                  |  65|         13|    4|         52|
    |fin_3_address1                  |  65|         13|    4|         52|
    |fin_3_d0                        |  48|          9|    8|         72|
    |fin_3_d1                        |  48|          9|    8|         72|
    |idx109_i_fu_114                 |   9|          2|   64|        128|
    |rk_address0                     |  25|          5|    8|         40|
    |rk_address1                     |  25|          5|    8|         40|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 427|         85|  218|        743|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln188_1_reg_1915      |  32|   0|   32|          0|
    |add_ln188_reg_1816        |  64|   0|   64|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |dec12_i_in_i_fu_118       |  32|   0|   32|          0|
    |empty_reg_1806            |   8|   0|    8|          0|
    |fin_3_load_10_reg_2028    |   8|   0|    8|          0|
    |fin_3_load_11_reg_2034    |   8|   0|    8|          0|
    |fin_3_load_1_reg_1847     |   8|   0|    8|          0|
    |fin_3_load_2_reg_1873     |   8|   0|    8|          0|
    |fin_3_load_3_reg_1879     |   8|   0|    8|          0|
    |fin_3_load_8_reg_1964     |   8|   0|    8|          0|
    |fin_3_load_9_reg_1970     |   8|   0|    8|          0|
    |fin_3_load_reg_1841       |   8|   0|    8|          0|
    |icmp_ln197_reg_2050       |   1|   0|    1|          0|
    |idx109_i_fu_114           |  64|   0|   64|          0|
    |or_ln134_43_reg_2176      |   8|   0|    8|          0|
    |or_ln134_44_reg_2181      |   8|   0|    8|          0|
    |or_ln134_45_reg_2186      |   8|   0|    8|          0|
    |or_ln134_46_reg_2191      |   8|   0|    8|          0|
    |reg_552                   |   8|   0|    8|          0|
    |reg_556                   |   8|   0|    8|          0|
    |reg_560                   |   8|   0|    8|          0|
    |reg_564                   |   8|   0|    8|          0|
    |reg_568                   |   8|   0|    8|          0|
    |reg_572                   |   8|   0|    8|          0|
    |tmp_425_reg_2007          |   1|   0|    1|          0|
    |tmp_429_reg_2023          |   1|   0|    1|          0|
    |tmp_433_reg_1949          |   1|   0|    1|          0|
    |tmp_435_reg_1959          |   1|   0|    1|          0|
    |tmp_441_reg_2091          |   1|   0|    1|          0|
    |tmp_449_reg_2151          |   1|   0|    1|          0|
    |tmp_455_reg_2101          |   1|   0|    1|          0|
    |tmp_459_reg_2161          |   1|   0|    1|          0|
    |trunc_ln134_177_reg_2002  |   7|   0|    7|          0|
    |trunc_ln134_179_reg_2018  |   7|   0|    7|          0|
    |trunc_ln134_181_reg_1944  |   7|   0|    7|          0|
    |trunc_ln134_182_reg_1954  |   7|   0|    7|          0|
    |trunc_ln134_185_reg_2086  |   7|   0|    7|          0|
    |trunc_ln134_189_reg_2146  |   7|   0|    7|          0|
    |trunc_ln134_192_reg_2096  |   7|   0|    7|          0|
    |trunc_ln134_194_reg_2156  |   7|   0|    7|          0|
    |x_assign_60_reg_1932      |   8|   0|    8|          0|
    |x_assign_61_reg_1996      |   8|   0|    8|          0|
    |x_assign_62_reg_2012      |   8|   0|    8|          0|
    |x_assign_63_reg_1938      |   8|   0|    8|          0|
    |x_assign_66_reg_2134      |   8|   0|    8|          0|
    |x_assign_67_reg_2140      |   8|   0|    8|          0|
    |xor_ln124_252_reg_2064    |   8|   0|    8|          0|
    |xor_ln124_253_reg_2070    |   8|   0|    8|          0|
    |xor_ln124_254_reg_2122    |   8|   0|    8|          0|
    |xor_ln124_255_reg_2128    |   8|   0|    8|          0|
    |xor_ln124_260_reg_2196    |   8|   0|    8|          0|
    |xor_ln124_261_reg_2202    |   8|   0|    8|          0|
    |xor_ln124_262_reg_2208    |   8|   0|    8|          0|
    |xor_ln124_263_reg_2214    |   8|   0|    8|          0|
    |xor_ln180_reg_2106        |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 542|   0|  542|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|zext_ln460                |   in|    5|     ap_none|                           zext_ln460|        scalar|
|fin_3_address0            |  out|    4|   ap_memory|                                fin_3|         array|
|fin_3_ce0                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_we0                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_d0                  |  out|    8|   ap_memory|                                fin_3|         array|
|fin_3_q0                  |   in|    8|   ap_memory|                                fin_3|         array|
|fin_3_address1            |  out|    4|   ap_memory|                                fin_3|         array|
|fin_3_ce1                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_we1                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_d1                  |  out|    8|   ap_memory|                                fin_3|         array|
|fin_3_q1                  |   in|    8|   ap_memory|                                fin_3|         array|
|rk_address0               |  out|    8|   ap_memory|                                   rk|         array|
|rk_ce0                    |  out|    1|   ap_memory|                                   rk|         array|
|rk_q0                     |   in|    8|   ap_memory|                                   rk|         array|
|rk_address1               |  out|    8|   ap_memory|                                   rk|         array|
|rk_ce1                    |  out|    1|   ap_memory|                                   rk|         array|
|rk_q1                     |   in|    8|   ap_memory|                                   rk|         array|
|fin_3_load_out            |  out|    8|      ap_vld|                       fin_3_load_out|       pointer|
|fin_3_load_out_ap_vld     |  out|    1|      ap_vld|                       fin_3_load_out|       pointer|
|fin_3_load_1_out          |  out|    8|      ap_vld|                     fin_3_load_1_out|       pointer|
|fin_3_load_1_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_1_out|       pointer|
|fin_3_load_2_out          |  out|    8|      ap_vld|                     fin_3_load_2_out|       pointer|
|fin_3_load_2_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_2_out|       pointer|
|fin_3_load_3_out          |  out|    8|      ap_vld|                     fin_3_load_3_out|       pointer|
|fin_3_load_3_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_3_out|       pointer|
|xor_ln124_252_out         |  out|    8|      ap_vld|                    xor_ln124_252_out|       pointer|
|xor_ln124_252_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_252_out|       pointer|
|xor_ln124_253_out         |  out|    8|      ap_vld|                    xor_ln124_253_out|       pointer|
|xor_ln124_253_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_253_out|       pointer|
|xor_ln124_254_out         |  out|    8|      ap_vld|                    xor_ln124_254_out|       pointer|
|xor_ln124_254_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_254_out|       pointer|
|xor_ln124_255_out         |  out|    8|      ap_vld|                    xor_ln124_255_out|       pointer|
|xor_ln124_255_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_255_out|       pointer|
|fin_3_load_8_out          |  out|    8|      ap_vld|                     fin_3_load_8_out|       pointer|
|fin_3_load_8_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_8_out|       pointer|
|fin_3_load_9_out          |  out|    8|      ap_vld|                     fin_3_load_9_out|       pointer|
|fin_3_load_9_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_9_out|       pointer|
|fin_3_load_10_out         |  out|    8|      ap_vld|                    fin_3_load_10_out|       pointer|
|fin_3_load_10_out_ap_vld  |  out|    1|      ap_vld|                    fin_3_load_10_out|       pointer|
|fin_3_load_11_out         |  out|    8|      ap_vld|                    fin_3_load_11_out|       pointer|
|fin_3_load_11_out_ap_vld  |  out|    1|      ap_vld|                    fin_3_load_11_out|       pointer|
|xor_ln124_260_out         |  out|    8|      ap_vld|                    xor_ln124_260_out|       pointer|
|xor_ln124_260_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_260_out|       pointer|
|xor_ln124_261_out         |  out|    8|      ap_vld|                    xor_ln124_261_out|       pointer|
|xor_ln124_261_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_261_out|       pointer|
|xor_ln124_262_out         |  out|    8|      ap_vld|                    xor_ln124_262_out|       pointer|
|xor_ln124_262_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_262_out|       pointer|
|xor_ln124_263_out         |  out|    8|      ap_vld|                    xor_ln124_263_out|       pointer|
|xor_ln124_263_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_263_out|       pointer|
|clefia_s0_address0        |  out|    8|   ap_memory|                            clefia_s0|         array|
|clefia_s0_ce0             |  out|    1|   ap_memory|                            clefia_s0|         array|
|clefia_s0_q0              |   in|    8|   ap_memory|                            clefia_s0|         array|
|clefia_s1_address0        |  out|    8|   ap_memory|                            clefia_s1|         array|
|clefia_s1_ce0             |  out|    1|   ap_memory|                            clefia_s1|         array|
|clefia_s1_q0              |   in|    8|   ap_memory|                            clefia_s1|         array|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

