static int\r\nnv49_fb_vram_init(struct nouveau_fb *pfb)\r\n{\r\nu32 pfb914 = nv_rd32(pfb, 0x100914);\r\nswitch (pfb914 & 0x00000003) {\r\ncase 0x00000000: pfb->ram.type = NV_MEM_TYPE_DDR1; break;\r\ncase 0x00000001: pfb->ram.type = NV_MEM_TYPE_DDR2; break;\r\ncase 0x00000002: pfb->ram.type = NV_MEM_TYPE_GDDR3; break;\r\ncase 0x00000003: break;\r\n}\r\npfb->ram.size = nv_rd32(pfb, 0x10020c) & 0xff000000;\r\npfb->ram.parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;\r\nreturn nv_rd32(pfb, 0x100320);\r\n}\r\nstatic int\r\nnv49_fb_ctor(struct nouveau_object *parent, struct nouveau_object *engine,\r\nstruct nouveau_oclass *oclass, void *data, u32 size,\r\nstruct nouveau_object **pobject)\r\n{\r\nstruct nv49_fb_priv *priv;\r\nint ret;\r\nret = nouveau_fb_create(parent, engine, oclass, &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\npriv->base.memtype_valid = nv04_fb_memtype_valid;\r\npriv->base.ram.init = nv49_fb_vram_init;\r\npriv->base.tile.regions = 15;\r\npriv->base.tile.init = nv30_fb_tile_init;\r\npriv->base.tile.comp = nv40_fb_tile_comp;\r\npriv->base.tile.fini = nv20_fb_tile_fini;\r\npriv->base.tile.prog = nv41_fb_tile_prog;\r\nreturn nouveau_fb_preinit(&priv->base);\r\n}
