<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SDRAM Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SDRAM Controller<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html">Sdramc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> hardware registers.  <a href="struct_sdramc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7b83413d76755c787d191f8d7932aae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga7b83413d76755c787d191f8d7932aae5">SDRAMC_MR_MODE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7b83413d76755c787d191f8d7932aae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaa60492ad3d7bd04418bc59565bae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacdaa60492ad3d7bd04418bc59565bae0">SDRAMC_MR_MODE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SDRAMC_MR_MODE_Pos)</td></tr>
<tr class="memdesc:gacdaa60492ad3d7bd04418bc59565bae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) SDRAMC Command Mode  <a href="#gacdaa60492ad3d7bd04418bc59565bae0">More...</a><br /></td></tr>
<tr class="separator:gacdaa60492ad3d7bd04418bc59565bae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4706f6a74025d5616e1571c4714f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0c4706f6a74025d5616e1571c4714f48">SDRAMC_MR_MODE_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0c4706f6a74025d5616e1571c4714f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM.  <a href="#ga0c4706f6a74025d5616e1571c4714f48">More...</a><br /></td></tr>
<tr class="separator:ga0c4706f6a74025d5616e1571c4714f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6fe3eaee26b352b8a8315c6204ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga82e6fe3eaee26b352b8a8315c6204ae9">SDRAMC_MR_MODE_NOP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga82e6fe3eaee26b352b8a8315c6204ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAM Controller issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.  <a href="#ga82e6fe3eaee26b352b8a8315c6204ae9">More...</a><br /></td></tr>
<tr class="separator:ga82e6fe3eaee26b352b8a8315c6204ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1d17ced40da09fb053ffdc01ba3371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaba1d17ced40da09fb053ffdc01ba3371">SDRAMC_MR_MODE_ALLBANKS_PRECHARGE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaba1d17ced40da09fb053ffdc01ba3371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAM Controller issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.  <a href="#gaba1d17ced40da09fb053ffdc01ba3371">More...</a><br /></td></tr>
<tr class="separator:gaba1d17ced40da09fb053ffdc01ba3371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6160e388cd7337dba8671ed252fdacb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6160e388cd7337dba8671ed252fdacb0">SDRAMC_MR_MODE_LOAD_MODEREG</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6160e388cd7337dba8671ed252fdacb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAM Controller issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.  <a href="#ga6160e388cd7337dba8671ed252fdacb0">More...</a><br /></td></tr>
<tr class="separator:ga6160e388cd7337dba8671ed252fdacb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfbb10fec9b1a9904dd3fce69713df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga41dfbb10fec9b1a9904dd3fce69713df">SDRAMC_MR_MODE_AUTO_REFRESH</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga41dfbb10fec9b1a9904dd3fce69713df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAM Controller issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle. Previously, an "All Banks Precharge" command must be issued. To activate this mode, command must be followed by a write to the SDRAM.  <a href="#ga41dfbb10fec9b1a9904dd3fce69713df">More...</a><br /></td></tr>
<tr class="separator:ga41dfbb10fec9b1a9904dd3fce69713df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca10930eee15e668c7f807a234ad296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1ca10930eee15e668c7f807a234ad296">SDRAMC_MR_MODE_EXT_LOAD_MODEREG</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1ca10930eee15e668c7f807a234ad296"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) The SDRAM Controller issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the "Extended Load Mode Register" command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1.  <a href="#ga1ca10930eee15e668c7f807a234ad296">More...</a><br /></td></tr>
<tr class="separator:ga1ca10930eee15e668c7f807a234ad296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6872fc258eb413ae1d9224577c0f943f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6872fc258eb413ae1d9224577c0f943f">SDRAMC_MR_MODE_DEEP_POWERDOWN</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6872fc258eb413ae1d9224577c0f943f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MR) Deep power-down mode. Enters deep power-down mode.  <a href="#ga6872fc258eb413ae1d9224577c0f943f">More...</a><br /></td></tr>
<tr class="separator:ga6872fc258eb413ae1d9224577c0f943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2beca5089dcffd6ba940bd1bdb676bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2beca5089dcffd6ba940bd1bdb676bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4fbaaa50b44ea9388e2020a879870c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos)</td></tr>
<tr class="memdesc:gaca4fbaaa50b44ea9388e2020a879870c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_TR) SDRAMC Refresh Timer Count  <a href="#gaca4fbaaa50b44ea9388e2020a879870c">More...</a><br /></td></tr>
<tr class="separator:gaca4fbaaa50b44ea9388e2020a879870c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc355de6cddf48f11461c56d1cb46c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gafc355de6cddf48f11461c56d1cb46c97">SDRAMC_TR_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)))</td></tr>
<tr class="separator:gafc355de6cddf48f11461c56d1cb46c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dc93e46bc0cf2fb176ef88a48b3d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga41dc93e46bc0cf2fb176ef88a48b3d27">SDRAMC_CR_NC_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga41dc93e46bc0cf2fb176ef88a48b3d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1797ab12602a16425aa7673061022f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1797ab12602a16425aa7673061022f49">SDRAMC_CR_NC_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_NC_Pos)</td></tr>
<tr class="memdesc:ga1797ab12602a16425aa7673061022f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Column Bits  <a href="#ga1797ab12602a16425aa7673061022f49">More...</a><br /></td></tr>
<tr class="separator:ga1797ab12602a16425aa7673061022f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a42732fa0a63d5107af0df282b0b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6a42732fa0a63d5107af0df282b0b991">SDRAMC_CR_NC_COL8</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6a42732fa0a63d5107af0df282b0b991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 8 column bits  <a href="#ga6a42732fa0a63d5107af0df282b0b991">More...</a><br /></td></tr>
<tr class="separator:ga6a42732fa0a63d5107af0df282b0b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a435ff523a39fef93816ea28f59a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf7a435ff523a39fef93816ea28f59a77">SDRAMC_CR_NC_COL9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf7a435ff523a39fef93816ea28f59a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 9 column bits  <a href="#gaf7a435ff523a39fef93816ea28f59a77">More...</a><br /></td></tr>
<tr class="separator:gaf7a435ff523a39fef93816ea28f59a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5147593b19e8e0b404ffabc5bd626cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5147593b19e8e0b404ffabc5bd626cb8">SDRAMC_CR_NC_COL10</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5147593b19e8e0b404ffabc5bd626cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 10 column bits  <a href="#ga5147593b19e8e0b404ffabc5bd626cb8">More...</a><br /></td></tr>
<tr class="separator:ga5147593b19e8e0b404ffabc5bd626cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c75bffcfadcd9979e72cec01fa1957b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3c75bffcfadcd9979e72cec01fa1957b">SDRAMC_CR_NC_COL11</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3c75bffcfadcd9979e72cec01fa1957b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 11 column bits  <a href="#ga3c75bffcfadcd9979e72cec01fa1957b">More...</a><br /></td></tr>
<tr class="separator:ga3c75bffcfadcd9979e72cec01fa1957b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1778147fa08d5e7184bcace07008b30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1778147fa08d5e7184bcace07008b30b">SDRAMC_CR_NR_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1778147fa08d5e7184bcace07008b30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3534444ef11950673112c0ca84da1607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3534444ef11950673112c0ca84da1607">SDRAMC_CR_NR_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_NR_Pos)</td></tr>
<tr class="memdesc:ga3534444ef11950673112c0ca84da1607"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Row Bits  <a href="#ga3534444ef11950673112c0ca84da1607">More...</a><br /></td></tr>
<tr class="separator:ga3534444ef11950673112c0ca84da1607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00df4e255ec24d32ee007d94abeff9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga00df4e255ec24d32ee007d94abeff9d4">SDRAMC_CR_NR_ROW11</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga00df4e255ec24d32ee007d94abeff9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 11 row bits  <a href="#ga00df4e255ec24d32ee007d94abeff9d4">More...</a><br /></td></tr>
<tr class="separator:ga00df4e255ec24d32ee007d94abeff9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4922349dfc2b0d71b5205c260039c0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4922349dfc2b0d71b5205c260039c0d9">SDRAMC_CR_NR_ROW12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4922349dfc2b0d71b5205c260039c0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 12 row bits  <a href="#ga4922349dfc2b0d71b5205c260039c0d9">More...</a><br /></td></tr>
<tr class="separator:ga4922349dfc2b0d71b5205c260039c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba863b1112fe45c0845e1b5f7ea0e971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaba863b1112fe45c0845e1b5f7ea0e971">SDRAMC_CR_NR_ROW13</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaba863b1112fe45c0845e1b5f7ea0e971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 13 row bits  <a href="#gaba863b1112fe45c0845e1b5f7ea0e971">More...</a><br /></td></tr>
<tr class="separator:gaba863b1112fe45c0845e1b5f7ea0e971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83f9d512592a007f4177d8b21aceeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa83f9d512592a007f4177d8b21aceeb9">SDRAMC_CR_NB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa83f9d512592a007f4177d8b21aceeb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Number of Banks  <a href="#gaa83f9d512592a007f4177d8b21aceeb9">More...</a><br /></td></tr>
<tr class="separator:gaa83f9d512592a007f4177d8b21aceeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c966d636598efa8ace4332cdbcea30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga09c966d636598efa8ace4332cdbcea30">SDRAMC_CR_NB_BANK2</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga09c966d636598efa8ace4332cdbcea30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 2 banks  <a href="#ga09c966d636598efa8ace4332cdbcea30">More...</a><br /></td></tr>
<tr class="separator:ga09c966d636598efa8ace4332cdbcea30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e41a7ce39344dc1935953089d10a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga09e41a7ce39344dc1935953089d10a21">SDRAMC_CR_NB_BANK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga09e41a7ce39344dc1935953089d10a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 4 banks  <a href="#ga09e41a7ce39344dc1935953089d10a21">More...</a><br /></td></tr>
<tr class="separator:ga09e41a7ce39344dc1935953089d10a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037d40cbb2c2ecb7f37a12f510dc7295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga037d40cbb2c2ecb7f37a12f510dc7295">SDRAMC_CR_CAS_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga037d40cbb2c2ecb7f37a12f510dc7295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e368b10da60b3485eee4abc3dd4037a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3e368b10da60b3485eee4abc3dd4037a">SDRAMC_CR_CAS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_CAS_Pos)</td></tr>
<tr class="memdesc:ga3e368b10da60b3485eee4abc3dd4037a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) CAS Latency  <a href="#ga3e368b10da60b3485eee4abc3dd4037a">More...</a><br /></td></tr>
<tr class="separator:ga3e368b10da60b3485eee4abc3dd4037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512aa52caf5e6b321cecb9e30094b5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga512aa52caf5e6b321cecb9e30094b5d2">SDRAMC_CR_CAS_LATENCY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga512aa52caf5e6b321cecb9e30094b5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 1 cycle CAS latency  <a href="#ga512aa52caf5e6b321cecb9e30094b5d2">More...</a><br /></td></tr>
<tr class="separator:ga512aa52caf5e6b321cecb9e30094b5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b63ae30dbc3d2139e4958f76f2ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga85b63ae30dbc3d2139e4958f76f2ebaf">SDRAMC_CR_CAS_LATENCY2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga85b63ae30dbc3d2139e4958f76f2ebaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 2 cycle CAS latency  <a href="#ga85b63ae30dbc3d2139e4958f76f2ebaf">More...</a><br /></td></tr>
<tr class="separator:ga85b63ae30dbc3d2139e4958f76f2ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc4aaf33734f3fe0f86f512d2170e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga7cc4aaf33734f3fe0f86f512d2170e19">SDRAMC_CR_CAS_LATENCY3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7cc4aaf33734f3fe0f86f512d2170e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) 3 cycle CAS latency  <a href="#ga7cc4aaf33734f3fe0f86f512d2170e19">More...</a><br /></td></tr>
<tr class="separator:ga7cc4aaf33734f3fe0f86f512d2170e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc861e1465dd27311ec35978f066d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9bc861e1465dd27311ec35978f066d51">SDRAMC_CR_DBW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga9bc861e1465dd27311ec35978f066d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Data Bus Width  <a href="#ga9bc861e1465dd27311ec35978f066d51">More...</a><br /></td></tr>
<tr class="separator:ga9bc861e1465dd27311ec35978f066d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11cbeeadb10a5ea0e812940afc6a525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab11cbeeadb10a5ea0e812940afc6a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0029b715093ee8046f1ed2d5d8fda9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TWR_Pos)</td></tr>
<tr class="memdesc:ga0029b715093ee8046f1ed2d5d8fda9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Write Recovery Delay  <a href="#ga0029b715093ee8046f1ed2d5d8fda9f3">More...</a><br /></td></tr>
<tr class="separator:ga0029b715093ee8046f1ed2d5d8fda9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3147e76e93a2925737fd1a3cc26c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8f3147e76e93a2925737fd1a3cc26c3f">SDRAMC_CR_TWR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)))</td></tr>
<tr class="separator:ga8f3147e76e93a2925737fd1a3cc26c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d7a95f3b81570c423b2f2f1ac9cf1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa7d7a95f3b81570c423b2f2f1ac9cf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e47239305c61c0c43aa8895ca8317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)</td></tr>
<tr class="memdesc:ga182e47239305c61c0c43aa8895ca8317"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle  <a href="#ga182e47239305c61c0c43aa8895ca8317">More...</a><br /></td></tr>
<tr class="separator:ga182e47239305c61c0c43aa8895ca8317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623cac6db29b9321ff334c1b70f14991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga623cac6db29b9321ff334c1b70f14991">SDRAMC_CR_TRC_TRFC</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)))</td></tr>
<tr class="separator:ga623cac6db29b9321ff334c1b70f14991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1c97a4c91fac76bf280afd5125529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gacf1c97a4c91fac76bf280afd5125529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337da762fbb5777b101154a98952b6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRP_Pos)</td></tr>
<tr class="memdesc:ga337da762fbb5777b101154a98952b6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row Precharge Delay  <a href="#ga337da762fbb5777b101154a98952b6cd">More...</a><br /></td></tr>
<tr class="separator:ga337da762fbb5777b101154a98952b6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170e2cc431a2c063a4b246776ca32bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga170e2cc431a2c063a4b246776ca32bbd">SDRAMC_CR_TRP</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)))</td></tr>
<tr class="separator:ga170e2cc431a2c063a4b246776ca32bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fedc099b6e629b8dfe27e314d882c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gac5fedc099b6e629b8dfe27e314d882c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01695ba0657dcbeed2cee9e0663cd5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos)</td></tr>
<tr class="memdesc:ga01695ba0657dcbeed2cee9e0663cd5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Row to Column Delay  <a href="#ga01695ba0657dcbeed2cee9e0663cd5f0">More...</a><br /></td></tr>
<tr class="separator:ga01695ba0657dcbeed2cee9e0663cd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf45282965293172dbedf9217d953896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabf45282965293172dbedf9217d953896">SDRAMC_CR_TRCD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)))</td></tr>
<tr class="separator:gabf45282965293172dbedf9217d953896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07627a9a4e4e505cd66d023db19f3c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga07627a9a4e4e505cd66d023db19f3c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1558efc1f40cdb97cc34153533fbbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos)</td></tr>
<tr class="memdesc:gaf1558efc1f40cdb97cc34153533fbbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Active to Precharge Delay  <a href="#gaf1558efc1f40cdb97cc34153533fbbc9">More...</a><br /></td></tr>
<tr class="separator:gaf1558efc1f40cdb97cc34153533fbbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaf5de0223bd513b2eb4c4a319cea51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacaaf5de0223bd513b2eb4c4a319cea51">SDRAMC_CR_TRAS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)))</td></tr>
<tr class="separator:gacaaf5de0223bd513b2eb4c4a319cea51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880f8043085c6f8dfbd8ca05786363d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga880f8043085c6f8dfbd8ca05786363d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469741668aba998eb63aa667c2de9aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos)</td></tr>
<tr class="memdesc:ga469741668aba998eb63aa667c2de9aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR) Exit Self Refresh to Active Delay  <a href="#ga469741668aba998eb63aa667c2de9aed">More...</a><br /></td></tr>
<tr class="separator:ga469741668aba998eb63aa667c2de9aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee765eb27a4049e7f5c3fa90baae82ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee765eb27a4049e7f5c3fa90baae82ad">SDRAMC_CR_TXSR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)))</td></tr>
<tr class="separator:gaee765eb27a4049e7f5c3fa90baae82ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe23a3739fdd74adf804a3f7a43e7263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabe23a3739fdd74adf804a3f7a43e7263">SDRAMC_LPR_LPCB_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabe23a3739fdd74adf804a3f7a43e7263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4922790f46dc0a371e4d8991b1dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga21d4922790f46dc0a371e4d8991b1dc9">SDRAMC_LPR_LPCB_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos)</td></tr>
<tr class="memdesc:ga21d4922790f46dc0a371e4d8991b1dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Low-power Configuration Bits  <a href="#ga21d4922790f46dc0a371e4d8991b1dc9">More...</a><br /></td></tr>
<tr class="separator:ga21d4922790f46dc0a371e4d8991b1dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0840e1b152c569774398b869920fecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0840e1b152c569774398b869920fecac">SDRAMC_LPR_LPCB_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0840e1b152c569774398b869920fecac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device.  <a href="#ga0840e1b152c569774398b869920fecac">More...</a><br /></td></tr>
<tr class="separator:ga0840e1b152c569774398b869920fecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaefe4b0dcfa1de94c0143c7ae9aba43a3">SDRAMC_LPR_LPCB_SELF_REFRESH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM Controller issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access.  <a href="#gaefe4b0dcfa1de94c0143c7ae9aba43a3">More...</a><br /></td></tr>
<tr class="separator:gaefe4b0dcfa1de94c0143c7ae9aba43a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195f584a9ef10e6387ceb2d9a0352b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga195f584a9ef10e6387ceb2d9a0352b38">SDRAMC_LPR_LPCB_POWER_DOWN</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga195f584a9ef10e6387ceb2d9a0352b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM Controller issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down Mode when accessed and enters it after the access.  <a href="#ga195f584a9ef10e6387ceb2d9a0352b38">More...</a><br /></td></tr>
<tr class="separator:ga195f584a9ef10e6387ceb2d9a0352b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4b932aa543dec35ca71ff76ce03824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9b4b932aa543dec35ca71ff76ce03824">SDRAMC_LPR_LPCB_DEEP_POWER_DOWN</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9b4b932aa543dec35ca71ff76ce03824"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM Controller issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM.  <a href="#ga9b4b932aa543dec35ca71ff76ce03824">More...</a><br /></td></tr>
<tr class="separator:ga9b4b932aa543dec35ca71ff76ce03824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31cf4e4d17818890f8274ec215da7b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac31cf4e4d17818890f8274ec215da7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3aac4b835376d593c61425a27da95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos)</td></tr>
<tr class="memdesc:ga1f3aac4b835376d593c61425a27da95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM)  <a href="#ga1f3aac4b835376d593c61425a27da95b">More...</a><br /></td></tr>
<tr class="separator:ga1f3aac4b835376d593c61425a27da95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3905957755600b268afb832312271df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3905957755600b268afb832312271df5">SDRAMC_LPR_PASR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)))</td></tr>
<tr class="separator:ga3905957755600b268afb832312271df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bc3953b7dba97bb2bb9e1b8c004a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf6bc3953b7dba97bb2bb9e1b8c004a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf0b78ace9992594db5b246c8d106c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos)</td></tr>
<tr class="memdesc:ga3cf0b78ace9992594db5b246c8d106c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM)  <a href="#ga3cf0b78ace9992594db5b246c8d106c5">More...</a><br /></td></tr>
<tr class="separator:ga3cf0b78ace9992594db5b246c8d106c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714cc5a0920f1c7203ecdaa9215ac382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga714cc5a0920f1c7203ecdaa9215ac382">SDRAMC_LPR_TCSR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)))</td></tr>
<tr class="separator:ga714cc5a0920f1c7203ecdaa9215ac382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c9423094e3267d46c7897a3fa4c46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga72c9423094e3267d46c7897a3fa4c46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038da98987038f17dcd8df3004cb3c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_DS_Pos)</td></tr>
<tr class="memdesc:ga038da98987038f17dcd8df3004cb3c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Drive Strength (only for low-power SDRAM)  <a href="#ga038da98987038f17dcd8df3004cb3c21">More...</a><br /></td></tr>
<tr class="separator:ga038da98987038f17dcd8df3004cb3c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1433c3d39d5adffc4a00155c53699eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1433c3d39d5adffc4a00155c53699eef">SDRAMC_LPR_DS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)))</td></tr>
<tr class="separator:ga1433c3d39d5adffc4a00155c53699eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ada37630164d82555b416fcc33d479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf4ada37630164d82555b416fcc33d479">SDRAMC_LPR_TIMEOUT_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf4ada37630164d82555b416fcc33d479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab7e41d5e31cab5b5f8cd04a0b97623f8">SDRAMC_LPR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)</td></tr>
<tr class="memdesc:gab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) Time to define when low-power mode is enable  <a href="#gab7e41d5e31cab5b5f8cd04a0b97623f8">More...</a><br /></td></tr>
<tr class="separator:gab7e41d5e31cab5b5f8cd04a0b97623f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b18dad66faaaf3f984388eb566f4204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4b18dad66faaaf3f984388eb566f4204">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4b18dad66faaaf3f984388eb566f4204"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer.  <a href="#ga4b18dad66faaaf3f984388eb566f4204">More...</a><br /></td></tr>
<tr class="separator:ga4b18dad66faaaf3f984388eb566f4204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d90280c269cf4bd0f4a3b449eb316e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga76d90280c269cf4bd0f4a3b449eb316e">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga76d90280c269cf4bd0f4a3b449eb316e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.  <a href="#ga76d90280c269cf4bd0f4a3b449eb316e">More...</a><br /></td></tr>
<tr class="separator:ga76d90280c269cf4bd0f4a3b449eb316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737b584db7f97ea868c1699ae04d128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga737b584db7f97ea868c1699ae04d128f">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga737b584db7f97ea868c1699ae04d128f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.  <a href="#ga737b584db7f97ea868c1699ae04d128f">More...</a><br /></td></tr>
<tr class="separator:ga737b584db7f97ea868c1699ae04d128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa950bc615ad0d78364e3fd8b18f4d1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa950bc615ad0d78364e3fd8b18f4d1b9">SDRAMC_IER_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa950bc615ad0d78364e3fd8b18f4d1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IER) Refresh Error Status  <a href="#gaa950bc615ad0d78364e3fd8b18f4d1b9">More...</a><br /></td></tr>
<tr class="separator:gaa950bc615ad0d78364e3fd8b18f4d1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b9934547fab4d9c3a2b9472962c58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae7b9934547fab4d9c3a2b9472962c58e">SDRAMC_IDR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae7b9934547fab4d9c3a2b9472962c58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IDR) Refresh Error Status  <a href="#gae7b9934547fab4d9c3a2b9472962c58e">More...</a><br /></td></tr>
<tr class="separator:gae7b9934547fab4d9c3a2b9472962c58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccd95650afa502e07e683effd55cef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9ccd95650afa502e07e683effd55cef5">SDRAMC_IMR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9ccd95650afa502e07e683effd55cef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_IMR) Refresh Error Status  <a href="#ga9ccd95650afa502e07e683effd55cef5">More...</a><br /></td></tr>
<tr class="separator:ga9ccd95650afa502e07e683effd55cef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd76cff3fff4cd78071707f2d4be8c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabd76cff3fff4cd78071707f2d4be8c8d">SDRAMC_ISR_RES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabd76cff3fff4cd78071707f2d4be8c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_ISR) Refresh Error Status  <a href="#gabd76cff3fff4cd78071707f2d4be8c8d">More...</a><br /></td></tr>
<tr class="separator:gabd76cff3fff4cd78071707f2d4be8c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad588404946ce7c78ff1feb2bf3d83e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad588404946ce7c78ff1feb2bf3d83e78">SDRAMC_MDR_MD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad588404946ce7c78ff1feb2bf3d83e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eddb1a81ffe147a091d483357b585b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3eddb1a81ffe147a091d483357b585b5">SDRAMC_MDR_MD_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_MDR_MD_Pos)</td></tr>
<tr class="memdesc:ga3eddb1a81ffe147a091d483357b585b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) Memory Device Type  <a href="#ga3eddb1a81ffe147a091d483357b585b5">More...</a><br /></td></tr>
<tr class="separator:ga3eddb1a81ffe147a091d483357b585b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad8e5871eb2d51b6b76b578d6ee9fac5a">SDRAMC_MDR_MD_SDRAM</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) SDRAM  <a href="#gad8e5871eb2d51b6b76b578d6ee9fac5a">More...</a><br /></td></tr>
<tr class="separator:gad8e5871eb2d51b6b76b578d6ee9fac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54634e004f87edf843872afabd377f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga54634e004f87edf843872afabd377f99">SDRAMC_MDR_MD_LPSDRAM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga54634e004f87edf843872afabd377f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_MDR) Low-power SDRAM  <a href="#ga54634e004f87edf843872afabd377f99">More...</a><br /></td></tr>
<tr class="separator:ga54634e004f87edf843872afabd377f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae24d44442433edd80da6ba1f6eb479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5ae24d44442433edd80da6ba1f6eb479">SDRAMC_CR1_NC_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5ae24d44442433edd80da6ba1f6eb479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28cf991d3f9b354925f1662aba96888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa28cf991d3f9b354925f1662aba96888">SDRAMC_CR1_NC_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_NC_Pos)</td></tr>
<tr class="memdesc:gaa28cf991d3f9b354925f1662aba96888"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Number of Column Bits  <a href="#gaa28cf991d3f9b354925f1662aba96888">More...</a><br /></td></tr>
<tr class="separator:gaa28cf991d3f9b354925f1662aba96888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0264499d21f3e6561a4342a65dd84949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0264499d21f3e6561a4342a65dd84949">SDRAMC_CR1_NC_COL8</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0264499d21f3e6561a4342a65dd84949"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 8 column bits  <a href="#ga0264499d21f3e6561a4342a65dd84949">More...</a><br /></td></tr>
<tr class="separator:ga0264499d21f3e6561a4342a65dd84949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315db28821fc85efe9afeaacd9ec07c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga315db28821fc85efe9afeaacd9ec07c4">SDRAMC_CR1_NC_COL9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga315db28821fc85efe9afeaacd9ec07c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 9 column bits  <a href="#ga315db28821fc85efe9afeaacd9ec07c4">More...</a><br /></td></tr>
<tr class="separator:ga315db28821fc85efe9afeaacd9ec07c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41e2b65b37c64ce326ae12b68b8a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad41e2b65b37c64ce326ae12b68b8a068">SDRAMC_CR1_NC_COL10</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad41e2b65b37c64ce326ae12b68b8a068"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 10 column bits  <a href="#gad41e2b65b37c64ce326ae12b68b8a068">More...</a><br /></td></tr>
<tr class="separator:gad41e2b65b37c64ce326ae12b68b8a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdc8431c5c4f748aa523d1c71acf293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1fdc8431c5c4f748aa523d1c71acf293">SDRAMC_CR1_NC_COL11</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1fdc8431c5c4f748aa523d1c71acf293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 11 column bits  <a href="#ga1fdc8431c5c4f748aa523d1c71acf293">More...</a><br /></td></tr>
<tr class="separator:ga1fdc8431c5c4f748aa523d1c71acf293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0666dbe6fa9e44c174fc111a0f17480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab0666dbe6fa9e44c174fc111a0f17480">SDRAMC_CR1_NR_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab0666dbe6fa9e44c174fc111a0f17480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8adb4ef4b7ab182ad01fc072e93afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9b8adb4ef4b7ab182ad01fc072e93afb">SDRAMC_CR1_NR_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_NR_Pos)</td></tr>
<tr class="memdesc:ga9b8adb4ef4b7ab182ad01fc072e93afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Number of Row Bits  <a href="#ga9b8adb4ef4b7ab182ad01fc072e93afb">More...</a><br /></td></tr>
<tr class="separator:ga9b8adb4ef4b7ab182ad01fc072e93afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e93cf07cf1a3b5c1e0c03a1647b588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga39e93cf07cf1a3b5c1e0c03a1647b588">SDRAMC_CR1_NR_ROW11</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga39e93cf07cf1a3b5c1e0c03a1647b588"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 11 row bits  <a href="#ga39e93cf07cf1a3b5c1e0c03a1647b588">More...</a><br /></td></tr>
<tr class="separator:ga39e93cf07cf1a3b5c1e0c03a1647b588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9346bf04eeae50c868741a2004da7844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9346bf04eeae50c868741a2004da7844">SDRAMC_CR1_NR_ROW12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga9346bf04eeae50c868741a2004da7844"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 12 row bits  <a href="#ga9346bf04eeae50c868741a2004da7844">More...</a><br /></td></tr>
<tr class="separator:ga9346bf04eeae50c868741a2004da7844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1730916f7a472be18dd0e75c752e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3c1730916f7a472be18dd0e75c752e9b">SDRAMC_CR1_NR_ROW13</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga3c1730916f7a472be18dd0e75c752e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 13 row bits  <a href="#ga3c1730916f7a472be18dd0e75c752e9b">More...</a><br /></td></tr>
<tr class="separator:ga3c1730916f7a472be18dd0e75c752e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553f9dcacc0b0c76acb70ececaf9369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga553f9dcacc0b0c76acb70ececaf9369a">SDRAMC_CR1_NB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga553f9dcacc0b0c76acb70ececaf9369a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Number of Banks  <a href="#ga553f9dcacc0b0c76acb70ececaf9369a">More...</a><br /></td></tr>
<tr class="separator:ga553f9dcacc0b0c76acb70ececaf9369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1338df4e8c6b28659b3acf34208ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3a1338df4e8c6b28659b3acf34208ce7">SDRAMC_CR1_NB_BANK2</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3a1338df4e8c6b28659b3acf34208ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 2 banks  <a href="#ga3a1338df4e8c6b28659b3acf34208ce7">More...</a><br /></td></tr>
<tr class="separator:ga3a1338df4e8c6b28659b3acf34208ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d68e1324763892a031864cfb1da506f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2d68e1324763892a031864cfb1da506f">SDRAMC_CR1_NB_BANK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga2d68e1324763892a031864cfb1da506f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 4 banks  <a href="#ga2d68e1324763892a031864cfb1da506f">More...</a><br /></td></tr>
<tr class="separator:ga2d68e1324763892a031864cfb1da506f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2556e5040229fb7fa8c298e58538b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1b2556e5040229fb7fa8c298e58538b1">SDRAMC_CR1_CAS_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1b2556e5040229fb7fa8c298e58538b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3f93490b9d79d645168a8944904e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabf3f93490b9d79d645168a8944904e95">SDRAMC_CR1_CAS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_CAS_Pos)</td></tr>
<tr class="memdesc:gabf3f93490b9d79d645168a8944904e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) CAS Latency  <a href="#gabf3f93490b9d79d645168a8944904e95">More...</a><br /></td></tr>
<tr class="separator:gabf3f93490b9d79d645168a8944904e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde600f907871d7ba385bd7578947e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacde600f907871d7ba385bd7578947e34">SDRAMC_CR1_CAS_LATENCY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacde600f907871d7ba385bd7578947e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 1 cycle CAS latency  <a href="#gacde600f907871d7ba385bd7578947e34">More...</a><br /></td></tr>
<tr class="separator:gacde600f907871d7ba385bd7578947e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a1a5258120f3a1a0bda43ab0e03b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga62a1a5258120f3a1a0bda43ab0e03b6f">SDRAMC_CR1_CAS_LATENCY2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga62a1a5258120f3a1a0bda43ab0e03b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 2 cycle CAS latency  <a href="#ga62a1a5258120f3a1a0bda43ab0e03b6f">More...</a><br /></td></tr>
<tr class="separator:ga62a1a5258120f3a1a0bda43ab0e03b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932ff8e76d95f85cfe7419006974dc99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga932ff8e76d95f85cfe7419006974dc99">SDRAMC_CR1_CAS_LATENCY3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga932ff8e76d95f85cfe7419006974dc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) 3 cycle CAS latency  <a href="#ga932ff8e76d95f85cfe7419006974dc99">More...</a><br /></td></tr>
<tr class="separator:ga932ff8e76d95f85cfe7419006974dc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a9eb79af88366ff3f7162495f73fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01a9eb79af88366ff3f7162495f73fc8">SDRAMC_CR1_DBW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga01a9eb79af88366ff3f7162495f73fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Data Bus Width  <a href="#ga01a9eb79af88366ff3f7162495f73fc8">More...</a><br /></td></tr>
<tr class="separator:ga01a9eb79af88366ff3f7162495f73fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a0e5f2f4ac887ca3449ea6bce97533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga71a0e5f2f4ac887ca3449ea6bce97533">SDRAMC_CR1_TWR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga71a0e5f2f4ac887ca3449ea6bce97533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198d93305050127b009809552ef67e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga198d93305050127b009809552ef67e12">SDRAMC_CR1_TWR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TWR_Pos)</td></tr>
<tr class="memdesc:ga198d93305050127b009809552ef67e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Write Recovery Delay  <a href="#ga198d93305050127b009809552ef67e12">More...</a><br /></td></tr>
<tr class="separator:ga198d93305050127b009809552ef67e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f825ae6c4cf063e1d10b79f28fad40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf7f825ae6c4cf063e1d10b79f28fad40">SDRAMC_CR1_TWR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga198d93305050127b009809552ef67e12">SDRAMC_CR1_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga71a0e5f2f4ac887ca3449ea6bce97533">SDRAMC_CR1_TWR_Pos</a>)))</td></tr>
<tr class="separator:gaf7f825ae6c4cf063e1d10b79f28fad40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839beb94a49cac42fe685c708f55f62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga839beb94a49cac42fe685c708f55f62b">SDRAMC_CR1_TRC_TRFC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga839beb94a49cac42fe685c708f55f62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3e04118b1d9d1e7f7b804b49230e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee3e04118b1d9d1e7f7b804b49230e52">SDRAMC_CR1_TRC_TRFC_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos)</td></tr>
<tr class="memdesc:gaee3e04118b1d9d1e7f7b804b49230e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Row Cycle Delay and Row Refresh Cycle  <a href="#gaee3e04118b1d9d1e7f7b804b49230e52">More...</a><br /></td></tr>
<tr class="separator:gaee3e04118b1d9d1e7f7b804b49230e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8bb79f39ce465b1e9d2684c6a9bd4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf8bb79f39ce465b1e9d2684c6a9bd4a1">SDRAMC_CR1_TRC_TRFC</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee3e04118b1d9d1e7f7b804b49230e52">SDRAMC_CR1_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga839beb94a49cac42fe685c708f55f62b">SDRAMC_CR1_TRC_TRFC_Pos</a>)))</td></tr>
<tr class="separator:gaf8bb79f39ce465b1e9d2684c6a9bd4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98c575e61f71443bed3b960047ae0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae98c575e61f71443bed3b960047ae0ba">SDRAMC_CR1_TRP_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae98c575e61f71443bed3b960047ae0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebddde793950f191f7611ab3b2efd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaeebddde793950f191f7611ab3b2efd59">SDRAMC_CR1_TRP_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRP_Pos)</td></tr>
<tr class="memdesc:gaeebddde793950f191f7611ab3b2efd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Row Precharge Delay  <a href="#gaeebddde793950f191f7611ab3b2efd59">More...</a><br /></td></tr>
<tr class="separator:gaeebddde793950f191f7611ab3b2efd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9b7c36257cfc72627504d23d1bab02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0b9b7c36257cfc72627504d23d1bab02">SDRAMC_CR1_TRP</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaeebddde793950f191f7611ab3b2efd59">SDRAMC_CR1_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae98c575e61f71443bed3b960047ae0ba">SDRAMC_CR1_TRP_Pos</a>)))</td></tr>
<tr class="separator:ga0b9b7c36257cfc72627504d23d1bab02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5284f3dd8d054019436cbe7b18b4e341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5284f3dd8d054019436cbe7b18b4e341">SDRAMC_CR1_TRCD_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga5284f3dd8d054019436cbe7b18b4e341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a63d37bee39fba59959ab09e7173857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8a63d37bee39fba59959ab09e7173857">SDRAMC_CR1_TRCD_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRCD_Pos)</td></tr>
<tr class="memdesc:ga8a63d37bee39fba59959ab09e7173857"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Row to Column Delay  <a href="#ga8a63d37bee39fba59959ab09e7173857">More...</a><br /></td></tr>
<tr class="separator:ga8a63d37bee39fba59959ab09e7173857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac090413278d12355b97a6026521b02a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac090413278d12355b97a6026521b02a4">SDRAMC_CR1_TRCD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8a63d37bee39fba59959ab09e7173857">SDRAMC_CR1_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5284f3dd8d054019436cbe7b18b4e341">SDRAMC_CR1_TRCD_Pos</a>)))</td></tr>
<tr class="separator:gac090413278d12355b97a6026521b02a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aff4ae88f2d950a94819beb39553ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5aff4ae88f2d950a94819beb39553ea3">SDRAMC_CR1_TRAS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5aff4ae88f2d950a94819beb39553ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e238d6286031ca4b293d5abf54ddeeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4e238d6286031ca4b293d5abf54ddeeb">SDRAMC_CR1_TRAS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRAS_Pos)</td></tr>
<tr class="memdesc:ga4e238d6286031ca4b293d5abf54ddeeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Active to Precharge Delay  <a href="#ga4e238d6286031ca4b293d5abf54ddeeb">More...</a><br /></td></tr>
<tr class="separator:ga4e238d6286031ca4b293d5abf54ddeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf39b635b18892079bdef98ca8917076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf39b635b18892079bdef98ca8917076">SDRAMC_CR1_TRAS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4e238d6286031ca4b293d5abf54ddeeb">SDRAMC_CR1_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5aff4ae88f2d950a94819beb39553ea3">SDRAMC_CR1_TRAS_Pos</a>)))</td></tr>
<tr class="separator:gacf39b635b18892079bdef98ca8917076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bc1408102093bf333aa7994d278cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga73bc1408102093bf333aa7994d278cd7">SDRAMC_CR1_TXSR_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga73bc1408102093bf333aa7994d278cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1289fa05938a0310dbee2257d7008d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2e1289fa05938a0310dbee2257d7008d">SDRAMC_CR1_TXSR_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TXSR_Pos)</td></tr>
<tr class="memdesc:ga2e1289fa05938a0310dbee2257d7008d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_CR1) Exit Self Refresh to Active Delay  <a href="#ga2e1289fa05938a0310dbee2257d7008d">More...</a><br /></td></tr>
<tr class="separator:ga2e1289fa05938a0310dbee2257d7008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e71254afa31db8e87d6a9f520d450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga920e71254afa31db8e87d6a9f520d450">SDRAMC_CR1_TXSR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2e1289fa05938a0310dbee2257d7008d">SDRAMC_CR1_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga73bc1408102093bf333aa7994d278cd7">SDRAMC_CR1_TXSR_Pos</a>)))</td></tr>
<tr class="separator:ga920e71254afa31db8e87d6a9f520d450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665c2b909e7ffd6918ba820562db84f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga665c2b909e7ffd6918ba820562db84f5">SDRAMC_OCMS_SDR_SE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga665c2b909e7ffd6918ba820562db84f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable  <a href="#ga665c2b909e7ffd6918ba820562db84f5">More...</a><br /></td></tr>
<tr class="separator:ga665c2b909e7ffd6918ba820562db84f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR SDRAM Controller </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gacde600f907871d7ba385bd7578947e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde600f907871d7ba385bd7578947e34">&#9670;&nbsp;</a></span>SDRAMC_CR1_CAS_LATENCY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_CAS_LATENCY1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 1 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00165">165</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga62a1a5258120f3a1a0bda43ab0e03b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62a1a5258120f3a1a0bda43ab0e03b6f">&#9670;&nbsp;</a></span>SDRAMC_CR1_CAS_LATENCY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_CAS_LATENCY2&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 2 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00166">166</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga932ff8e76d95f85cfe7419006974dc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932ff8e76d95f85cfe7419006974dc99">&#9670;&nbsp;</a></span>SDRAMC_CR1_CAS_LATENCY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_CAS_LATENCY3&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 3 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00167">167</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gabf3f93490b9d79d645168a8944904e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3f93490b9d79d645168a8944904e95">&#9670;&nbsp;</a></span>SDRAMC_CR1_CAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_CAS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_CAS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) CAS Latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00164">164</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1b2556e5040229fb7fa8c298e58538b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b2556e5040229fb7fa8c298e58538b1">&#9670;&nbsp;</a></span>SDRAMC_CR1_CAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_CAS_Pos&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00163">163</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga01a9eb79af88366ff3f7162495f73fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a9eb79af88366ff3f7162495f73fc8">&#9670;&nbsp;</a></span>SDRAMC_CR1_DBW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_DBW&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Data Bus Width </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00168">168</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga553f9dcacc0b0c76acb70ececaf9369a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga553f9dcacc0b0c76acb70ececaf9369a">&#9670;&nbsp;</a></span>SDRAMC_CR1_NB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NB&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Number of Banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00160">160</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3a1338df4e8c6b28659b3acf34208ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1338df4e8c6b28659b3acf34208ce7">&#9670;&nbsp;</a></span>SDRAMC_CR1_NB_BANK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NB_BANK2&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 2 banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00161">161</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga2d68e1324763892a031864cfb1da506f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d68e1324763892a031864cfb1da506f">&#9670;&nbsp;</a></span>SDRAMC_CR1_NB_BANK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NB_BANK4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 4 banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00162">162</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gad41e2b65b37c64ce326ae12b68b8a068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad41e2b65b37c64ce326ae12b68b8a068">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_COL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_COL10&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 10 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00153">153</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1fdc8431c5c4f748aa523d1c71acf293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fdc8431c5c4f748aa523d1c71acf293">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_COL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_COL11&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 11 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00154">154</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga0264499d21f3e6561a4342a65dd84949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0264499d21f3e6561a4342a65dd84949">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_COL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_COL8&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 8 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00151">151</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga315db28821fc85efe9afeaacd9ec07c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315db28821fc85efe9afeaacd9ec07c4">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_COL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_COL9&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 9 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00152">152</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaa28cf991d3f9b354925f1662aba96888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28cf991d3f9b354925f1662aba96888">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_NC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Number of Column Bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00150">150</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga5ae24d44442433edd80da6ba1f6eb479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae24d44442433edd80da6ba1f6eb479">&#9670;&nbsp;</a></span>SDRAMC_CR1_NC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NC_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00149">149</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga9b8adb4ef4b7ab182ad01fc072e93afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b8adb4ef4b7ab182ad01fc072e93afb">&#9670;&nbsp;</a></span>SDRAMC_CR1_NR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NR_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR1_NR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Number of Row Bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00156">156</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gab0666dbe6fa9e44c174fc111a0f17480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0666dbe6fa9e44c174fc111a0f17480">&#9670;&nbsp;</a></span>SDRAMC_CR1_NR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NR_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00155">155</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga39e93cf07cf1a3b5c1e0c03a1647b588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e93cf07cf1a3b5c1e0c03a1647b588">&#9670;&nbsp;</a></span>SDRAMC_CR1_NR_ROW11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NR_ROW11&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 11 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00157">157</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga9346bf04eeae50c868741a2004da7844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9346bf04eeae50c868741a2004da7844">&#9670;&nbsp;</a></span>SDRAMC_CR1_NR_ROW12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NR_ROW12&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 12 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00158">158</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3c1730916f7a472be18dd0e75c752e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1730916f7a472be18dd0e75c752e9b">&#9670;&nbsp;</a></span>SDRAMC_CR1_NR_ROW13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_NR_ROW13&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) 13 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00159">159</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gacf39b635b18892079bdef98ca8917076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf39b635b18892079bdef98ca8917076">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4e238d6286031ca4b293d5abf54ddeeb">SDRAMC_CR1_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5aff4ae88f2d950a94819beb39553ea3">SDRAMC_CR1_TRAS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00183">183</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga4e238d6286031ca4b293d5abf54ddeeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e238d6286031ca4b293d5abf54ddeeb">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRAS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRAS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Active to Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00182">182</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga5aff4ae88f2d950a94819beb39553ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aff4ae88f2d950a94819beb39553ea3">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRAS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00181">181</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf8bb79f39ce465b1e9d2684c6a9bd4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8bb79f39ce465b1e9d2684c6a9bd4a1">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRC_TRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRC_TRFC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee3e04118b1d9d1e7f7b804b49230e52">SDRAMC_CR1_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga839beb94a49cac42fe685c708f55f62b">SDRAMC_CR1_TRC_TRFC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00174">174</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaee3e04118b1d9d1e7f7b804b49230e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3e04118b1d9d1e7f7b804b49230e52">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRC_TRFC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRC_TRFC_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Row Cycle Delay and Row Refresh Cycle </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00173">173</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga839beb94a49cac42fe685c708f55f62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga839beb94a49cac42fe685c708f55f62b">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRC_TRFC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRC_TRFC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00172">172</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gac090413278d12355b97a6026521b02a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac090413278d12355b97a6026521b02a4">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8a63d37bee39fba59959ab09e7173857">SDRAMC_CR1_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5284f3dd8d054019436cbe7b18b4e341">SDRAMC_CR1_TRCD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00180">180</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga8a63d37bee39fba59959ab09e7173857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a63d37bee39fba59959ab09e7173857">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRCD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRCD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRCD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Row to Column Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00179">179</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga5284f3dd8d054019436cbe7b18b4e341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5284f3dd8d054019436cbe7b18b4e341">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRCD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRCD_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00178">178</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga0b9b7c36257cfc72627504d23d1bab02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9b7c36257cfc72627504d23d1bab02">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaeebddde793950f191f7611ab3b2efd59">SDRAMC_CR1_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae98c575e61f71443bed3b960047ae0ba">SDRAMC_CR1_TRP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00177">177</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaeebddde793950f191f7611ab3b2efd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeebddde793950f191f7611ab3b2efd59">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRP_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TRP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Row Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00176">176</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gae98c575e61f71443bed3b960047ae0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae98c575e61f71443bed3b960047ae0ba">&#9670;&nbsp;</a></span>SDRAMC_CR1_TRP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TRP_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00175">175</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf7f825ae6c4cf063e1d10b79f28fad40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f825ae6c4cf063e1d10b79f28fad40">&#9670;&nbsp;</a></span>SDRAMC_CR1_TWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga198d93305050127b009809552ef67e12">SDRAMC_CR1_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga71a0e5f2f4ac887ca3449ea6bce97533">SDRAMC_CR1_TWR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00171">171</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga198d93305050127b009809552ef67e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198d93305050127b009809552ef67e12">&#9670;&nbsp;</a></span>SDRAMC_CR1_TWR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TWR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TWR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Write Recovery Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00170">170</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga71a0e5f2f4ac887ca3449ea6bce97533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a0e5f2f4ac887ca3449ea6bce97533">&#9670;&nbsp;</a></span>SDRAMC_CR1_TWR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TWR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00169">169</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga920e71254afa31db8e87d6a9f520d450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920e71254afa31db8e87d6a9f520d450">&#9670;&nbsp;</a></span>SDRAMC_CR1_TXSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TXSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2e1289fa05938a0310dbee2257d7008d">SDRAMC_CR1_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga73bc1408102093bf333aa7994d278cd7">SDRAMC_CR1_TXSR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00186">186</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga2e1289fa05938a0310dbee2257d7008d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e1289fa05938a0310dbee2257d7008d">&#9670;&nbsp;</a></span>SDRAMC_CR1_TXSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TXSR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR1_TXSR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR1) Exit Self Refresh to Active Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00185">185</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga73bc1408102093bf333aa7994d278cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73bc1408102093bf333aa7994d278cd7">&#9670;&nbsp;</a></span>SDRAMC_CR1_TXSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR1_TXSR_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00184">184</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga512aa52caf5e6b321cecb9e30094b5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512aa52caf5e6b321cecb9e30094b5d2">&#9670;&nbsp;</a></span>SDRAMC_CR_CAS_LATENCY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 1 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00092">92</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga85b63ae30dbc3d2139e4958f76f2ebaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85b63ae30dbc3d2139e4958f76f2ebaf">&#9670;&nbsp;</a></span>SDRAMC_CR_CAS_LATENCY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY2&#160;&#160;&#160;(0x2u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 2 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00093">93</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga7cc4aaf33734f3fe0f86f512d2170e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc4aaf33734f3fe0f86f512d2170e19">&#9670;&nbsp;</a></span>SDRAMC_CR_CAS_LATENCY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_LATENCY3&#160;&#160;&#160;(0x3u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 3 cycle CAS latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00094">94</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3e368b10da60b3485eee4abc3dd4037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e368b10da60b3485eee4abc3dd4037a">&#9670;&nbsp;</a></span>SDRAMC_CR_CAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_CAS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) CAS Latency </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00091">91</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga037d40cbb2c2ecb7f37a12f510dc7295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037d40cbb2c2ecb7f37a12f510dc7295">&#9670;&nbsp;</a></span>SDRAMC_CR_CAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_CAS_Pos&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00090">90</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga9bc861e1465dd27311ec35978f066d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc861e1465dd27311ec35978f066d51">&#9670;&nbsp;</a></span>SDRAMC_CR_DBW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_DBW&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Data Bus Width </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00095">95</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaa83f9d512592a007f4177d8b21aceeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa83f9d512592a007f4177d8b21aceeb9">&#9670;&nbsp;</a></span>SDRAMC_CR_NB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00087">87</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga09c966d636598efa8ace4332cdbcea30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c966d636598efa8ace4332cdbcea30">&#9670;&nbsp;</a></span>SDRAMC_CR_NB_BANK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB_BANK2&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 2 banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00088">88</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga09e41a7ce39344dc1935953089d10a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e41a7ce39344dc1935953089d10a21">&#9670;&nbsp;</a></span>SDRAMC_CR_NB_BANK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NB_BANK4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 4 banks </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00089">89</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga5147593b19e8e0b404ffabc5bd626cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5147593b19e8e0b404ffabc5bd626cb8">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_COL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL10&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 10 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00080">80</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3c75bffcfadcd9979e72cec01fa1957b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c75bffcfadcd9979e72cec01fa1957b">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_COL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL11&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 11 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00081">81</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga6a42732fa0a63d5107af0df282b0b991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a42732fa0a63d5107af0df282b0b991">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_COL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL8&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 8 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00078">78</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf7a435ff523a39fef93816ea28f59a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a435ff523a39fef93816ea28f59a77">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_COL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_COL9&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 9 column bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00079">79</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1797ab12602a16425aa7673061022f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1797ab12602a16425aa7673061022f49">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_NC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Column Bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00077">77</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga41dc93e46bc0cf2fb176ef88a48b3d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41dc93e46bc0cf2fb176ef88a48b3d27">&#9670;&nbsp;</a></span>SDRAMC_CR_NC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NC_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00076">76</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3534444ef11950673112c0ca84da1607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3534444ef11950673112c0ca84da1607">&#9670;&nbsp;</a></span>SDRAMC_CR_NR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_CR_NR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Number of Row Bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00083">83</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1778147fa08d5e7184bcace07008b30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1778147fa08d5e7184bcace07008b30b">&#9670;&nbsp;</a></span>SDRAMC_CR_NR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00082">82</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga00df4e255ec24d32ee007d94abeff9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00df4e255ec24d32ee007d94abeff9d4">&#9670;&nbsp;</a></span>SDRAMC_CR_NR_ROW11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW11&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 11 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00084">84</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga4922349dfc2b0d71b5205c260039c0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4922349dfc2b0d71b5205c260039c0d9">&#9670;&nbsp;</a></span>SDRAMC_CR_NR_ROW12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW12&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 12 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00085">85</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaba863b1112fe45c0845e1b5f7ea0e971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba863b1112fe45c0845e1b5f7ea0e971">&#9670;&nbsp;</a></span>SDRAMC_CR_NR_ROW13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_NR_ROW13&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) 13 row bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00086">86</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gacaaf5de0223bd513b2eb4c4a319cea51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaaf5de0223bd513b2eb4c4a319cea51">&#9670;&nbsp;</a></span>SDRAMC_CR_TRAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga07627a9a4e4e505cd66d023db19f3c7f">SDRAMC_CR_TRAS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00110">110</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf1558efc1f40cdb97cc34153533fbbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1558efc1f40cdb97cc34153533fbbc9">&#9670;&nbsp;</a></span>SDRAMC_CR_TRAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Active to Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00109">109</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga07627a9a4e4e505cd66d023db19f3c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07627a9a4e4e505cd66d023db19f3c7f">&#9670;&nbsp;</a></span>SDRAMC_CR_TRAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRAS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00108">108</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga623cac6db29b9321ff334c1b70f14991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga623cac6db29b9321ff334c1b70f14991">&#9670;&nbsp;</a></span>SDRAMC_CR_TRC_TRFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">SDRAMC_CR_TRC_TRFC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00101">101</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga182e47239305c61c0c43aa8895ca8317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182e47239305c61c0c43aa8895ca8317">&#9670;&nbsp;</a></span>SDRAMC_CR_TRC_TRFC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00100">100</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaa7d7a95f3b81570c423b2f2f1ac9cf1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">&#9670;&nbsp;</a></span>SDRAMC_CR_TRC_TRFC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRC_TRFC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00099">99</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gabf45282965293172dbedf9217d953896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf45282965293172dbedf9217d953896">&#9670;&nbsp;</a></span>SDRAMC_CR_TRCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac5fedc099b6e629b8dfe27e314d882c7">SDRAMC_CR_TRCD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00107">107</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga01695ba0657dcbeed2cee9e0663cd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01695ba0657dcbeed2cee9e0663cd5f0">&#9670;&nbsp;</a></span>SDRAMC_CR_TRCD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row to Column Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00106">106</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gac5fedc099b6e629b8dfe27e314d882c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5fedc099b6e629b8dfe27e314d882c7">&#9670;&nbsp;</a></span>SDRAMC_CR_TRCD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRCD_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00105">105</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga170e2cc431a2c063a4b246776ca32bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170e2cc431a2c063a4b246776ca32bbd">&#9670;&nbsp;</a></span>SDRAMC_CR_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf1c97a4c91fac76bf280afd5125529a">SDRAMC_CR_TRP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00104">104</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga337da762fbb5777b101154a98952b6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337da762fbb5777b101154a98952b6cd">&#9670;&nbsp;</a></span>SDRAMC_CR_TRP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TRP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Row Precharge Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00103">103</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gacf1c97a4c91fac76bf280afd5125529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf1c97a4c91fac76bf280afd5125529a">&#9670;&nbsp;</a></span>SDRAMC_CR_TRP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TRP_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00102">102</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga8f3147e76e93a2925737fd1a3cc26c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f3147e76e93a2925737fd1a3cc26c3f">&#9670;&nbsp;</a></span>SDRAMC_CR_TWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab11cbeeadb10a5ea0e812940afc6a525">SDRAMC_CR_TWR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00098">98</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga0029b715093ee8046f1ed2d5d8fda9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0029b715093ee8046f1ed2d5d8fda9f3">&#9670;&nbsp;</a></span>SDRAMC_CR_TWR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TWR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Write Recovery Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00097">97</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gab11cbeeadb10a5ea0e812940afc6a525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab11cbeeadb10a5ea0e812940afc6a525">&#9670;&nbsp;</a></span>SDRAMC_CR_TWR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TWR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00096">96</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaee765eb27a4049e7f5c3fa90baae82ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee765eb27a4049e7f5c3fa90baae82ad">&#9670;&nbsp;</a></span>SDRAMC_CR_TXSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga880f8043085c6f8dfbd8ca05786363d1">SDRAMC_CR_TXSR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00113">113</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga469741668aba998eb63aa667c2de9aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga469741668aba998eb63aa667c2de9aed">&#9670;&nbsp;</a></span>SDRAMC_CR_TXSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_CR) Exit Self Refresh to Active Delay </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00112">112</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga880f8043085c6f8dfbd8ca05786363d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga880f8043085c6f8dfbd8ca05786363d1">&#9670;&nbsp;</a></span>SDRAMC_CR_TXSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_CR_TXSR_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00111">111</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gae7b9934547fab4d9c3a2b9472962c58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b9934547fab4d9c3a2b9472962c58e">&#9670;&nbsp;</a></span>SDRAMC_IDR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IDR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IDR) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00138">138</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaa950bc615ad0d78364e3fd8b18f4d1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa950bc615ad0d78364e3fd8b18f4d1b9">&#9670;&nbsp;</a></span>SDRAMC_IER_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IER_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IER) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00136">136</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga9ccd95650afa502e07e683effd55cef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ccd95650afa502e07e683effd55cef5">&#9670;&nbsp;</a></span>SDRAMC_IMR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_IMR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_IMR) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00140">140</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gabd76cff3fff4cd78071707f2d4be8c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd76cff3fff4cd78071707f2d4be8c8d">&#9670;&nbsp;</a></span>SDRAMC_ISR_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_ISR_RES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_ISR) Refresh Error Status </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00142">142</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1433c3d39d5adffc4a00155c53699eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1433c3d39d5adffc4a00155c53699eef">&#9670;&nbsp;</a></span>SDRAMC_LPR_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga72c9423094e3267d46c7897a3fa4c46f">SDRAMC_LPR_DS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00129">129</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga038da98987038f17dcd8df3004cb3c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038da98987038f17dcd8df3004cb3c21">&#9670;&nbsp;</a></span>SDRAMC_LPR_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_DS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Drive Strength (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00128">128</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga72c9423094e3267d46c7897a3fa4c46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c9423094e3267d46c7897a3fa4c46f">&#9670;&nbsp;</a></span>SDRAMC_LPR_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_DS_Pos&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00127">127</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga9b4b932aa543dec35ca71ff76ce03824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b4b932aa543dec35ca71ff76ce03824">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_DEEP_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_DEEP_POWER_DOWN&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM Controller issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00120">120</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga0840e1b152c569774398b869920fecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0840e1b152c569774398b869920fecac">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00117">117</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga21d4922790f46dc0a371e4d8991b1dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d4922790f46dc0a371e4d8991b1dc9">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Low-power Configuration Bits </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00116">116</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gabe23a3739fdd74adf804a3f7a43e7263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe23a3739fdd74adf804a3f7a43e7263">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00115">115</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga195f584a9ef10e6387ceb2d9a0352b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195f584a9ef10e6387ceb2d9a0352b38">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_POWER_DOWN&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM Controller issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down Mode when accessed and enters it after the access. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00119">119</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaefe4b0dcfa1de94c0143c7ae9aba43a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe4b0dcfa1de94c0143c7ae9aba43a3">&#9670;&nbsp;</a></span>SDRAMC_LPR_LPCB_SELF_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_LPCB_SELF_REFRESH&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM Controller issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00118">118</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3905957755600b268afb832312271df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3905957755600b268afb832312271df5">&#9670;&nbsp;</a></span>SDRAMC_LPR_PASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac31cf4e4d17818890f8274ec215da7b7">SDRAMC_LPR_PASR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00123">123</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1f3aac4b835376d593c61425a27da95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f3aac4b835376d593c61425a27da95b">&#9670;&nbsp;</a></span>SDRAMC_LPR_PASR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00122">122</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gac31cf4e4d17818890f8274ec215da7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31cf4e4d17818890f8274ec215da7b7">&#9670;&nbsp;</a></span>SDRAMC_LPR_PASR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_PASR_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00121">121</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga714cc5a0920f1c7203ecdaa9215ac382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga714cc5a0920f1c7203ecdaa9215ac382">&#9670;&nbsp;</a></span>SDRAMC_LPR_TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf6bc3953b7dba97bb2bb9e1b8c004a66">SDRAMC_LPR_TCSR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00126">126</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3cf0b78ace9992594db5b246c8d106c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf0b78ace9992594db5b246c8d106c5">&#9670;&nbsp;</a></span>SDRAMC_LPR_TCSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM) </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00125">125</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf6bc3953b7dba97bb2bb9e1b8c004a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bc3953b7dba97bb2bb9e1b8c004a66">&#9670;&nbsp;</a></span>SDRAMC_LPR_TCSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TCSR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00124">124</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga4b18dad66faaaf3f984388eb566f4204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b18dad66faaaf3f984388eb566f4204">&#9670;&nbsp;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00132">132</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga737b584db7f97ea868c1699ae04d128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga737b584db7f97ea868c1699ae04d128f">&#9670;&nbsp;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00134">134</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga76d90280c269cf4bd0f4a3b449eb316e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d90280c269cf4bd0f4a3b449eb316e">&#9670;&nbsp;</a></span>SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00133">133</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gab7e41d5e31cab5b5f8cd04a0b97623f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e41d5e31cab5b5f8cd04a0b97623f8">&#9670;&nbsp;</a></span>SDRAMC_LPR_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_LPR) Time to define when low-power mode is enable </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00131">131</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaf4ada37630164d82555b416fcc33d479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ada37630164d82555b416fcc33d479">&#9670;&nbsp;</a></span>SDRAMC_LPR_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_LPR_TIMEOUT_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00130">130</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga54634e004f87edf843872afabd377f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54634e004f87edf843872afabd377f99">&#9670;&nbsp;</a></span>SDRAMC_MDR_MD_LPSDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_LPSDRAM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) Low-power SDRAM </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00147">147</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga3eddb1a81ffe147a091d483357b585b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eddb1a81ffe147a091d483357b585b5">&#9670;&nbsp;</a></span>SDRAMC_MDR_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_Msk&#160;&#160;&#160;(0x3u &lt;&lt; SDRAMC_MDR_MD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) Memory Device Type </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00145">145</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gad588404946ce7c78ff1feb2bf3d83e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad588404946ce7c78ff1feb2bf3d83e78">&#9670;&nbsp;</a></span>SDRAMC_MDR_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00144">144</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gad8e5871eb2d51b6b76b578d6ee9fac5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e5871eb2d51b6b76b578d6ee9fac5a">&#9670;&nbsp;</a></span>SDRAMC_MDR_MD_SDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MDR_MD_SDRAM&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MDR) SDRAM </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00146">146</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaba1d17ced40da09fb053ffdc01ba3371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1d17ced40da09fb053ffdc01ba3371">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_ALLBANKS_PRECHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_ALLBANKS_PRECHARGE&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAM Controller issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00066">66</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga41dfbb10fec9b1a9904dd3fce69713df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41dfbb10fec9b1a9904dd3fce69713df">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_AUTO_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_AUTO_REFRESH&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAM Controller issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle. Previously, an "All Banks Precharge" command must be issued. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00068">68</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga6872fc258eb413ae1d9224577c0f943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6872fc258eb413ae1d9224577c0f943f">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_DEEP_POWERDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_DEEP_POWERDOWN&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) Deep power-down mode. Enters deep power-down mode. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00070">70</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga1ca10930eee15e668c7f807a234ad296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca10930eee15e668c7f807a234ad296">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_EXT_LOAD_MODEREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_EXT_LOAD_MODEREG&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAM Controller issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the "Extended Load Mode Register" command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00069">69</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga6160e388cd7337dba8671ed252fdacb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6160e388cd7337dba8671ed252fdacb0">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_LOAD_MODEREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_LOAD_MODEREG&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAM Controller issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00067">67</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gacdaa60492ad3d7bd04418bc59565bae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdaa60492ad3d7bd04418bc59565bae0">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SDRAMC_MR_MODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) SDRAMC Command Mode </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00063">63</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga82e6fe3eaee26b352b8a8315c6204ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e6fe3eaee26b352b8a8315c6204ae9">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_NOP&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) The SDRAM Controller issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00065">65</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga0c4706f6a74025d5616e1571c4714f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4706f6a74025d5616e1571c4714f48">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_MR) Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00064">64</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga7b83413d76755c787d191f8d7932aae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b83413d76755c787d191f8d7932aae5">&#9670;&nbsp;</a></span>SDRAMC_MR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_MR_MODE_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00062">62</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga665c2b909e7ffd6918ba820562db84f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665c2b909e7ffd6918ba820562db84f5">&#9670;&nbsp;</a></span>SDRAMC_OCMS_SDR_SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_OCMS_SDR_SE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00188">188</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gafc355de6cddf48f11461c56d1cb46c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc355de6cddf48f11461c56d1cb46c97">&#9670;&nbsp;</a></span>SDRAMC_TR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2beca5089dcffd6ba940bd1bdb676bc6">SDRAMC_TR_COUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00074">74</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="gaca4fbaaa50b44ea9388e2020a879870c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4fbaaa50b44ea9388e2020a879870c">&#9670;&nbsp;</a></span>SDRAMC_TR_COUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC_TR) SDRAMC Refresh Timer Count </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00073">73</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="ga2beca5089dcffd6ba940bd1bdb676bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2beca5089dcffd6ba940bd1bdb676bc6">&#9670;&nbsp;</a></span>SDRAMC_TR_COUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_TR_COUNT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00072">72</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:48 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
