
CAN_US_without_capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000387c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800393c  0800393c  0001393c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039ac  080039ac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080039ac  080039ac  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039ac  080039ac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039ac  080039ac  000139ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039b0  080039b0  000139b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080039b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  2000000c  080039c0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  080039c0  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5f8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a99  00000000  00000000  0002a62c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002c0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002cb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c32  00000000  00000000  0002d480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf9f  00000000  00000000  000460b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f117  00000000  00000000  00052051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e1168  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000262c  00000000  00000000  000e11bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003924 	.word	0x08003924

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003924 	.word	0x08003924

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_f2uiz>:
 8000220:	219e      	movs	r1, #158	; 0x9e
 8000222:	b510      	push	{r4, lr}
 8000224:	05c9      	lsls	r1, r1, #23
 8000226:	1c04      	adds	r4, r0, #0
 8000228:	f000 ff3e 	bl	80010a8 <__aeabi_fcmpge>
 800022c:	2800      	cmp	r0, #0
 800022e:	d103      	bne.n	8000238 <__aeabi_f2uiz+0x18>
 8000230:	1c20      	adds	r0, r4, #0
 8000232:	f000 fb71 	bl	8000918 <__aeabi_f2iz>
 8000236:	bd10      	pop	{r4, pc}
 8000238:	219e      	movs	r1, #158	; 0x9e
 800023a:	1c20      	adds	r0, r4, #0
 800023c:	05c9      	lsls	r1, r1, #23
 800023e:	f000 f9a3 	bl	8000588 <__aeabi_fsub>
 8000242:	f000 fb69 	bl	8000918 <__aeabi_f2iz>
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	061b      	lsls	r3, r3, #24
 800024a:	469c      	mov	ip, r3
 800024c:	4460      	add	r0, ip
 800024e:	e7f2      	b.n	8000236 <__aeabi_f2uiz+0x16>

08000250 <__aeabi_fadd>:
 8000250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000252:	4646      	mov	r6, r8
 8000254:	46d6      	mov	lr, sl
 8000256:	464f      	mov	r7, r9
 8000258:	024d      	lsls	r5, r1, #9
 800025a:	0242      	lsls	r2, r0, #9
 800025c:	b5c0      	push	{r6, r7, lr}
 800025e:	0a52      	lsrs	r2, r2, #9
 8000260:	0a6e      	lsrs	r6, r5, #9
 8000262:	0047      	lsls	r7, r0, #1
 8000264:	46b0      	mov	r8, r6
 8000266:	0e3f      	lsrs	r7, r7, #24
 8000268:	004e      	lsls	r6, r1, #1
 800026a:	0fc4      	lsrs	r4, r0, #31
 800026c:	00d0      	lsls	r0, r2, #3
 800026e:	4694      	mov	ip, r2
 8000270:	003b      	movs	r3, r7
 8000272:	4682      	mov	sl, r0
 8000274:	0e36      	lsrs	r6, r6, #24
 8000276:	0fc9      	lsrs	r1, r1, #31
 8000278:	09ad      	lsrs	r5, r5, #6
 800027a:	428c      	cmp	r4, r1
 800027c:	d06d      	beq.n	800035a <__aeabi_fadd+0x10a>
 800027e:	1bb8      	subs	r0, r7, r6
 8000280:	4681      	mov	r9, r0
 8000282:	2800      	cmp	r0, #0
 8000284:	dd4d      	ble.n	8000322 <__aeabi_fadd+0xd2>
 8000286:	2e00      	cmp	r6, #0
 8000288:	d100      	bne.n	800028c <__aeabi_fadd+0x3c>
 800028a:	e088      	b.n	800039e <__aeabi_fadd+0x14e>
 800028c:	2fff      	cmp	r7, #255	; 0xff
 800028e:	d05a      	beq.n	8000346 <__aeabi_fadd+0xf6>
 8000290:	2380      	movs	r3, #128	; 0x80
 8000292:	04db      	lsls	r3, r3, #19
 8000294:	431d      	orrs	r5, r3
 8000296:	464b      	mov	r3, r9
 8000298:	2201      	movs	r2, #1
 800029a:	2b1b      	cmp	r3, #27
 800029c:	dc0a      	bgt.n	80002b4 <__aeabi_fadd+0x64>
 800029e:	002b      	movs	r3, r5
 80002a0:	464a      	mov	r2, r9
 80002a2:	4649      	mov	r1, r9
 80002a4:	40d3      	lsrs	r3, r2
 80002a6:	2220      	movs	r2, #32
 80002a8:	1a52      	subs	r2, r2, r1
 80002aa:	4095      	lsls	r5, r2
 80002ac:	002a      	movs	r2, r5
 80002ae:	1e55      	subs	r5, r2, #1
 80002b0:	41aa      	sbcs	r2, r5
 80002b2:	431a      	orrs	r2, r3
 80002b4:	4653      	mov	r3, sl
 80002b6:	1a9a      	subs	r2, r3, r2
 80002b8:	0153      	lsls	r3, r2, #5
 80002ba:	d400      	bmi.n	80002be <__aeabi_fadd+0x6e>
 80002bc:	e0b9      	b.n	8000432 <__aeabi_fadd+0x1e2>
 80002be:	0192      	lsls	r2, r2, #6
 80002c0:	0996      	lsrs	r6, r2, #6
 80002c2:	0030      	movs	r0, r6
 80002c4:	f000 fefa 	bl	80010bc <__clzsi2>
 80002c8:	3805      	subs	r0, #5
 80002ca:	4086      	lsls	r6, r0
 80002cc:	4287      	cmp	r7, r0
 80002ce:	dd00      	ble.n	80002d2 <__aeabi_fadd+0x82>
 80002d0:	e0d4      	b.n	800047c <__aeabi_fadd+0x22c>
 80002d2:	0033      	movs	r3, r6
 80002d4:	1bc7      	subs	r7, r0, r7
 80002d6:	2020      	movs	r0, #32
 80002d8:	3701      	adds	r7, #1
 80002da:	40fb      	lsrs	r3, r7
 80002dc:	1bc7      	subs	r7, r0, r7
 80002de:	40be      	lsls	r6, r7
 80002e0:	0032      	movs	r2, r6
 80002e2:	1e56      	subs	r6, r2, #1
 80002e4:	41b2      	sbcs	r2, r6
 80002e6:	2700      	movs	r7, #0
 80002e8:	431a      	orrs	r2, r3
 80002ea:	0753      	lsls	r3, r2, #29
 80002ec:	d004      	beq.n	80002f8 <__aeabi_fadd+0xa8>
 80002ee:	230f      	movs	r3, #15
 80002f0:	4013      	ands	r3, r2
 80002f2:	2b04      	cmp	r3, #4
 80002f4:	d000      	beq.n	80002f8 <__aeabi_fadd+0xa8>
 80002f6:	3204      	adds	r2, #4
 80002f8:	0153      	lsls	r3, r2, #5
 80002fa:	d400      	bmi.n	80002fe <__aeabi_fadd+0xae>
 80002fc:	e09c      	b.n	8000438 <__aeabi_fadd+0x1e8>
 80002fe:	1c7b      	adds	r3, r7, #1
 8000300:	2ffe      	cmp	r7, #254	; 0xfe
 8000302:	d100      	bne.n	8000306 <__aeabi_fadd+0xb6>
 8000304:	e09a      	b.n	800043c <__aeabi_fadd+0x1ec>
 8000306:	0192      	lsls	r2, r2, #6
 8000308:	0a52      	lsrs	r2, r2, #9
 800030a:	4694      	mov	ip, r2
 800030c:	b2db      	uxtb	r3, r3
 800030e:	05d8      	lsls	r0, r3, #23
 8000310:	4663      	mov	r3, ip
 8000312:	07e4      	lsls	r4, r4, #31
 8000314:	4318      	orrs	r0, r3
 8000316:	4320      	orrs	r0, r4
 8000318:	bce0      	pop	{r5, r6, r7}
 800031a:	46ba      	mov	sl, r7
 800031c:	46b1      	mov	r9, r6
 800031e:	46a8      	mov	r8, r5
 8000320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000322:	2800      	cmp	r0, #0
 8000324:	d049      	beq.n	80003ba <__aeabi_fadd+0x16a>
 8000326:	1bf3      	subs	r3, r6, r7
 8000328:	2f00      	cmp	r7, #0
 800032a:	d000      	beq.n	800032e <__aeabi_fadd+0xde>
 800032c:	e0b6      	b.n	800049c <__aeabi_fadd+0x24c>
 800032e:	4652      	mov	r2, sl
 8000330:	2a00      	cmp	r2, #0
 8000332:	d060      	beq.n	80003f6 <__aeabi_fadd+0x1a6>
 8000334:	3b01      	subs	r3, #1
 8000336:	2b00      	cmp	r3, #0
 8000338:	d100      	bne.n	800033c <__aeabi_fadd+0xec>
 800033a:	e0fc      	b.n	8000536 <__aeabi_fadd+0x2e6>
 800033c:	2eff      	cmp	r6, #255	; 0xff
 800033e:	d000      	beq.n	8000342 <__aeabi_fadd+0xf2>
 8000340:	e0b4      	b.n	80004ac <__aeabi_fadd+0x25c>
 8000342:	000c      	movs	r4, r1
 8000344:	4642      	mov	r2, r8
 8000346:	2a00      	cmp	r2, #0
 8000348:	d078      	beq.n	800043c <__aeabi_fadd+0x1ec>
 800034a:	2080      	movs	r0, #128	; 0x80
 800034c:	03c0      	lsls	r0, r0, #15
 800034e:	4310      	orrs	r0, r2
 8000350:	0242      	lsls	r2, r0, #9
 8000352:	0a53      	lsrs	r3, r2, #9
 8000354:	469c      	mov	ip, r3
 8000356:	23ff      	movs	r3, #255	; 0xff
 8000358:	e7d9      	b.n	800030e <__aeabi_fadd+0xbe>
 800035a:	1bb9      	subs	r1, r7, r6
 800035c:	2900      	cmp	r1, #0
 800035e:	dd71      	ble.n	8000444 <__aeabi_fadd+0x1f4>
 8000360:	2e00      	cmp	r6, #0
 8000362:	d03f      	beq.n	80003e4 <__aeabi_fadd+0x194>
 8000364:	2fff      	cmp	r7, #255	; 0xff
 8000366:	d0ee      	beq.n	8000346 <__aeabi_fadd+0xf6>
 8000368:	2380      	movs	r3, #128	; 0x80
 800036a:	04db      	lsls	r3, r3, #19
 800036c:	431d      	orrs	r5, r3
 800036e:	2201      	movs	r2, #1
 8000370:	291b      	cmp	r1, #27
 8000372:	dc07      	bgt.n	8000384 <__aeabi_fadd+0x134>
 8000374:	002a      	movs	r2, r5
 8000376:	2320      	movs	r3, #32
 8000378:	40ca      	lsrs	r2, r1
 800037a:	1a59      	subs	r1, r3, r1
 800037c:	408d      	lsls	r5, r1
 800037e:	1e6b      	subs	r3, r5, #1
 8000380:	419d      	sbcs	r5, r3
 8000382:	432a      	orrs	r2, r5
 8000384:	4452      	add	r2, sl
 8000386:	0153      	lsls	r3, r2, #5
 8000388:	d553      	bpl.n	8000432 <__aeabi_fadd+0x1e2>
 800038a:	3701      	adds	r7, #1
 800038c:	2fff      	cmp	r7, #255	; 0xff
 800038e:	d055      	beq.n	800043c <__aeabi_fadd+0x1ec>
 8000390:	2301      	movs	r3, #1
 8000392:	497b      	ldr	r1, [pc, #492]	; (8000580 <__aeabi_fadd+0x330>)
 8000394:	4013      	ands	r3, r2
 8000396:	0852      	lsrs	r2, r2, #1
 8000398:	400a      	ands	r2, r1
 800039a:	431a      	orrs	r2, r3
 800039c:	e7a5      	b.n	80002ea <__aeabi_fadd+0x9a>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d02c      	beq.n	80003fc <__aeabi_fadd+0x1ac>
 80003a2:	2301      	movs	r3, #1
 80003a4:	425b      	negs	r3, r3
 80003a6:	469c      	mov	ip, r3
 80003a8:	44e1      	add	r9, ip
 80003aa:	464b      	mov	r3, r9
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d100      	bne.n	80003b2 <__aeabi_fadd+0x162>
 80003b0:	e0ad      	b.n	800050e <__aeabi_fadd+0x2be>
 80003b2:	2fff      	cmp	r7, #255	; 0xff
 80003b4:	d000      	beq.n	80003b8 <__aeabi_fadd+0x168>
 80003b6:	e76e      	b.n	8000296 <__aeabi_fadd+0x46>
 80003b8:	e7c5      	b.n	8000346 <__aeabi_fadd+0xf6>
 80003ba:	20fe      	movs	r0, #254	; 0xfe
 80003bc:	1c7e      	adds	r6, r7, #1
 80003be:	4230      	tst	r0, r6
 80003c0:	d160      	bne.n	8000484 <__aeabi_fadd+0x234>
 80003c2:	2f00      	cmp	r7, #0
 80003c4:	d000      	beq.n	80003c8 <__aeabi_fadd+0x178>
 80003c6:	e093      	b.n	80004f0 <__aeabi_fadd+0x2a0>
 80003c8:	4652      	mov	r2, sl
 80003ca:	2a00      	cmp	r2, #0
 80003cc:	d100      	bne.n	80003d0 <__aeabi_fadd+0x180>
 80003ce:	e0b6      	b.n	800053e <__aeabi_fadd+0x2ee>
 80003d0:	2d00      	cmp	r5, #0
 80003d2:	d09c      	beq.n	800030e <__aeabi_fadd+0xbe>
 80003d4:	1b52      	subs	r2, r2, r5
 80003d6:	0150      	lsls	r0, r2, #5
 80003d8:	d400      	bmi.n	80003dc <__aeabi_fadd+0x18c>
 80003da:	e0c3      	b.n	8000564 <__aeabi_fadd+0x314>
 80003dc:	4653      	mov	r3, sl
 80003de:	000c      	movs	r4, r1
 80003e0:	1aea      	subs	r2, r5, r3
 80003e2:	e782      	b.n	80002ea <__aeabi_fadd+0x9a>
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d009      	beq.n	80003fc <__aeabi_fadd+0x1ac>
 80003e8:	3901      	subs	r1, #1
 80003ea:	2900      	cmp	r1, #0
 80003ec:	d100      	bne.n	80003f0 <__aeabi_fadd+0x1a0>
 80003ee:	e08b      	b.n	8000508 <__aeabi_fadd+0x2b8>
 80003f0:	2fff      	cmp	r7, #255	; 0xff
 80003f2:	d1bc      	bne.n	800036e <__aeabi_fadd+0x11e>
 80003f4:	e7a7      	b.n	8000346 <__aeabi_fadd+0xf6>
 80003f6:	000c      	movs	r4, r1
 80003f8:	4642      	mov	r2, r8
 80003fa:	0037      	movs	r7, r6
 80003fc:	2fff      	cmp	r7, #255	; 0xff
 80003fe:	d0a2      	beq.n	8000346 <__aeabi_fadd+0xf6>
 8000400:	0252      	lsls	r2, r2, #9
 8000402:	0a53      	lsrs	r3, r2, #9
 8000404:	469c      	mov	ip, r3
 8000406:	b2fb      	uxtb	r3, r7
 8000408:	e781      	b.n	800030e <__aeabi_fadd+0xbe>
 800040a:	21fe      	movs	r1, #254	; 0xfe
 800040c:	3701      	adds	r7, #1
 800040e:	4239      	tst	r1, r7
 8000410:	d165      	bne.n	80004de <__aeabi_fadd+0x28e>
 8000412:	2b00      	cmp	r3, #0
 8000414:	d17e      	bne.n	8000514 <__aeabi_fadd+0x2c4>
 8000416:	2800      	cmp	r0, #0
 8000418:	d100      	bne.n	800041c <__aeabi_fadd+0x1cc>
 800041a:	e0aa      	b.n	8000572 <__aeabi_fadd+0x322>
 800041c:	2d00      	cmp	r5, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_fadd+0x1d2>
 8000420:	e775      	b.n	800030e <__aeabi_fadd+0xbe>
 8000422:	002a      	movs	r2, r5
 8000424:	4452      	add	r2, sl
 8000426:	2700      	movs	r7, #0
 8000428:	0153      	lsls	r3, r2, #5
 800042a:	d502      	bpl.n	8000432 <__aeabi_fadd+0x1e2>
 800042c:	4b55      	ldr	r3, [pc, #340]	; (8000584 <__aeabi_fadd+0x334>)
 800042e:	3701      	adds	r7, #1
 8000430:	401a      	ands	r2, r3
 8000432:	0753      	lsls	r3, r2, #29
 8000434:	d000      	beq.n	8000438 <__aeabi_fadd+0x1e8>
 8000436:	e75a      	b.n	80002ee <__aeabi_fadd+0x9e>
 8000438:	08d2      	lsrs	r2, r2, #3
 800043a:	e7df      	b.n	80003fc <__aeabi_fadd+0x1ac>
 800043c:	2200      	movs	r2, #0
 800043e:	23ff      	movs	r3, #255	; 0xff
 8000440:	4694      	mov	ip, r2
 8000442:	e764      	b.n	800030e <__aeabi_fadd+0xbe>
 8000444:	2900      	cmp	r1, #0
 8000446:	d0e0      	beq.n	800040a <__aeabi_fadd+0x1ba>
 8000448:	1bf3      	subs	r3, r6, r7
 800044a:	2f00      	cmp	r7, #0
 800044c:	d03e      	beq.n	80004cc <__aeabi_fadd+0x27c>
 800044e:	2eff      	cmp	r6, #255	; 0xff
 8000450:	d100      	bne.n	8000454 <__aeabi_fadd+0x204>
 8000452:	e777      	b.n	8000344 <__aeabi_fadd+0xf4>
 8000454:	2280      	movs	r2, #128	; 0x80
 8000456:	0001      	movs	r1, r0
 8000458:	04d2      	lsls	r2, r2, #19
 800045a:	4311      	orrs	r1, r2
 800045c:	468a      	mov	sl, r1
 800045e:	2201      	movs	r2, #1
 8000460:	2b1b      	cmp	r3, #27
 8000462:	dc08      	bgt.n	8000476 <__aeabi_fadd+0x226>
 8000464:	4652      	mov	r2, sl
 8000466:	2120      	movs	r1, #32
 8000468:	4650      	mov	r0, sl
 800046a:	40da      	lsrs	r2, r3
 800046c:	1acb      	subs	r3, r1, r3
 800046e:	4098      	lsls	r0, r3
 8000470:	1e43      	subs	r3, r0, #1
 8000472:	4198      	sbcs	r0, r3
 8000474:	4302      	orrs	r2, r0
 8000476:	0037      	movs	r7, r6
 8000478:	1952      	adds	r2, r2, r5
 800047a:	e784      	b.n	8000386 <__aeabi_fadd+0x136>
 800047c:	4a41      	ldr	r2, [pc, #260]	; (8000584 <__aeabi_fadd+0x334>)
 800047e:	1a3f      	subs	r7, r7, r0
 8000480:	4032      	ands	r2, r6
 8000482:	e732      	b.n	80002ea <__aeabi_fadd+0x9a>
 8000484:	4653      	mov	r3, sl
 8000486:	1b5e      	subs	r6, r3, r5
 8000488:	0173      	lsls	r3, r6, #5
 800048a:	d42d      	bmi.n	80004e8 <__aeabi_fadd+0x298>
 800048c:	2e00      	cmp	r6, #0
 800048e:	d000      	beq.n	8000492 <__aeabi_fadd+0x242>
 8000490:	e717      	b.n	80002c2 <__aeabi_fadd+0x72>
 8000492:	2200      	movs	r2, #0
 8000494:	2400      	movs	r4, #0
 8000496:	2300      	movs	r3, #0
 8000498:	4694      	mov	ip, r2
 800049a:	e738      	b.n	800030e <__aeabi_fadd+0xbe>
 800049c:	2eff      	cmp	r6, #255	; 0xff
 800049e:	d100      	bne.n	80004a2 <__aeabi_fadd+0x252>
 80004a0:	e74f      	b.n	8000342 <__aeabi_fadd+0xf2>
 80004a2:	2280      	movs	r2, #128	; 0x80
 80004a4:	4650      	mov	r0, sl
 80004a6:	04d2      	lsls	r2, r2, #19
 80004a8:	4310      	orrs	r0, r2
 80004aa:	4682      	mov	sl, r0
 80004ac:	2201      	movs	r2, #1
 80004ae:	2b1b      	cmp	r3, #27
 80004b0:	dc08      	bgt.n	80004c4 <__aeabi_fadd+0x274>
 80004b2:	4652      	mov	r2, sl
 80004b4:	2420      	movs	r4, #32
 80004b6:	4650      	mov	r0, sl
 80004b8:	40da      	lsrs	r2, r3
 80004ba:	1ae3      	subs	r3, r4, r3
 80004bc:	4098      	lsls	r0, r3
 80004be:	1e43      	subs	r3, r0, #1
 80004c0:	4198      	sbcs	r0, r3
 80004c2:	4302      	orrs	r2, r0
 80004c4:	000c      	movs	r4, r1
 80004c6:	0037      	movs	r7, r6
 80004c8:	1aaa      	subs	r2, r5, r2
 80004ca:	e6f5      	b.n	80002b8 <__aeabi_fadd+0x68>
 80004cc:	2800      	cmp	r0, #0
 80004ce:	d093      	beq.n	80003f8 <__aeabi_fadd+0x1a8>
 80004d0:	3b01      	subs	r3, #1
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d04f      	beq.n	8000576 <__aeabi_fadd+0x326>
 80004d6:	2eff      	cmp	r6, #255	; 0xff
 80004d8:	d1c1      	bne.n	800045e <__aeabi_fadd+0x20e>
 80004da:	4642      	mov	r2, r8
 80004dc:	e733      	b.n	8000346 <__aeabi_fadd+0xf6>
 80004de:	2fff      	cmp	r7, #255	; 0xff
 80004e0:	d0ac      	beq.n	800043c <__aeabi_fadd+0x1ec>
 80004e2:	4455      	add	r5, sl
 80004e4:	086a      	lsrs	r2, r5, #1
 80004e6:	e7a4      	b.n	8000432 <__aeabi_fadd+0x1e2>
 80004e8:	4653      	mov	r3, sl
 80004ea:	000c      	movs	r4, r1
 80004ec:	1aee      	subs	r6, r5, r3
 80004ee:	e6e8      	b.n	80002c2 <__aeabi_fadd+0x72>
 80004f0:	4653      	mov	r3, sl
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d128      	bne.n	8000548 <__aeabi_fadd+0x2f8>
 80004f6:	2d00      	cmp	r5, #0
 80004f8:	d000      	beq.n	80004fc <__aeabi_fadd+0x2ac>
 80004fa:	e722      	b.n	8000342 <__aeabi_fadd+0xf2>
 80004fc:	2380      	movs	r3, #128	; 0x80
 80004fe:	03db      	lsls	r3, r3, #15
 8000500:	469c      	mov	ip, r3
 8000502:	2400      	movs	r4, #0
 8000504:	23ff      	movs	r3, #255	; 0xff
 8000506:	e702      	b.n	800030e <__aeabi_fadd+0xbe>
 8000508:	002a      	movs	r2, r5
 800050a:	4452      	add	r2, sl
 800050c:	e73b      	b.n	8000386 <__aeabi_fadd+0x136>
 800050e:	4653      	mov	r3, sl
 8000510:	1b5a      	subs	r2, r3, r5
 8000512:	e6d1      	b.n	80002b8 <__aeabi_fadd+0x68>
 8000514:	2800      	cmp	r0, #0
 8000516:	d100      	bne.n	800051a <__aeabi_fadd+0x2ca>
 8000518:	e714      	b.n	8000344 <__aeabi_fadd+0xf4>
 800051a:	2d00      	cmp	r5, #0
 800051c:	d100      	bne.n	8000520 <__aeabi_fadd+0x2d0>
 800051e:	e712      	b.n	8000346 <__aeabi_fadd+0xf6>
 8000520:	2380      	movs	r3, #128	; 0x80
 8000522:	03db      	lsls	r3, r3, #15
 8000524:	421a      	tst	r2, r3
 8000526:	d100      	bne.n	800052a <__aeabi_fadd+0x2da>
 8000528:	e70d      	b.n	8000346 <__aeabi_fadd+0xf6>
 800052a:	4641      	mov	r1, r8
 800052c:	4219      	tst	r1, r3
 800052e:	d000      	beq.n	8000532 <__aeabi_fadd+0x2e2>
 8000530:	e709      	b.n	8000346 <__aeabi_fadd+0xf6>
 8000532:	4642      	mov	r2, r8
 8000534:	e707      	b.n	8000346 <__aeabi_fadd+0xf6>
 8000536:	000c      	movs	r4, r1
 8000538:	0037      	movs	r7, r6
 800053a:	1aaa      	subs	r2, r5, r2
 800053c:	e6bc      	b.n	80002b8 <__aeabi_fadd+0x68>
 800053e:	2d00      	cmp	r5, #0
 8000540:	d013      	beq.n	800056a <__aeabi_fadd+0x31a>
 8000542:	000c      	movs	r4, r1
 8000544:	46c4      	mov	ip, r8
 8000546:	e6e2      	b.n	800030e <__aeabi_fadd+0xbe>
 8000548:	2d00      	cmp	r5, #0
 800054a:	d100      	bne.n	800054e <__aeabi_fadd+0x2fe>
 800054c:	e6fb      	b.n	8000346 <__aeabi_fadd+0xf6>
 800054e:	2380      	movs	r3, #128	; 0x80
 8000550:	03db      	lsls	r3, r3, #15
 8000552:	421a      	tst	r2, r3
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x308>
 8000556:	e6f6      	b.n	8000346 <__aeabi_fadd+0xf6>
 8000558:	4640      	mov	r0, r8
 800055a:	4218      	tst	r0, r3
 800055c:	d000      	beq.n	8000560 <__aeabi_fadd+0x310>
 800055e:	e6f2      	b.n	8000346 <__aeabi_fadd+0xf6>
 8000560:	000c      	movs	r4, r1
 8000562:	e6ef      	b.n	8000344 <__aeabi_fadd+0xf4>
 8000564:	2a00      	cmp	r2, #0
 8000566:	d000      	beq.n	800056a <__aeabi_fadd+0x31a>
 8000568:	e763      	b.n	8000432 <__aeabi_fadd+0x1e2>
 800056a:	2200      	movs	r2, #0
 800056c:	2400      	movs	r4, #0
 800056e:	4694      	mov	ip, r2
 8000570:	e6cd      	b.n	800030e <__aeabi_fadd+0xbe>
 8000572:	46c4      	mov	ip, r8
 8000574:	e6cb      	b.n	800030e <__aeabi_fadd+0xbe>
 8000576:	002a      	movs	r2, r5
 8000578:	0037      	movs	r7, r6
 800057a:	4452      	add	r2, sl
 800057c:	e703      	b.n	8000386 <__aeabi_fadd+0x136>
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	7dffffff 	.word	0x7dffffff
 8000584:	fbffffff 	.word	0xfbffffff

08000588 <__aeabi_fsub>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	4646      	mov	r6, r8
 800058c:	46d6      	mov	lr, sl
 800058e:	464f      	mov	r7, r9
 8000590:	0243      	lsls	r3, r0, #9
 8000592:	0a5b      	lsrs	r3, r3, #9
 8000594:	00da      	lsls	r2, r3, #3
 8000596:	4694      	mov	ip, r2
 8000598:	024a      	lsls	r2, r1, #9
 800059a:	b5c0      	push	{r6, r7, lr}
 800059c:	0044      	lsls	r4, r0, #1
 800059e:	0a56      	lsrs	r6, r2, #9
 80005a0:	1c05      	adds	r5, r0, #0
 80005a2:	46b0      	mov	r8, r6
 80005a4:	0e24      	lsrs	r4, r4, #24
 80005a6:	004e      	lsls	r6, r1, #1
 80005a8:	0992      	lsrs	r2, r2, #6
 80005aa:	001f      	movs	r7, r3
 80005ac:	0020      	movs	r0, r4
 80005ae:	4692      	mov	sl, r2
 80005b0:	0fed      	lsrs	r5, r5, #31
 80005b2:	0e36      	lsrs	r6, r6, #24
 80005b4:	0fc9      	lsrs	r1, r1, #31
 80005b6:	2eff      	cmp	r6, #255	; 0xff
 80005b8:	d100      	bne.n	80005bc <__aeabi_fsub+0x34>
 80005ba:	e07f      	b.n	80006bc <__aeabi_fsub+0x134>
 80005bc:	2201      	movs	r2, #1
 80005be:	4051      	eors	r1, r2
 80005c0:	428d      	cmp	r5, r1
 80005c2:	d051      	beq.n	8000668 <__aeabi_fsub+0xe0>
 80005c4:	1ba2      	subs	r2, r4, r6
 80005c6:	4691      	mov	r9, r2
 80005c8:	2a00      	cmp	r2, #0
 80005ca:	dc00      	bgt.n	80005ce <__aeabi_fsub+0x46>
 80005cc:	e07e      	b.n	80006cc <__aeabi_fsub+0x144>
 80005ce:	2e00      	cmp	r6, #0
 80005d0:	d100      	bne.n	80005d4 <__aeabi_fsub+0x4c>
 80005d2:	e099      	b.n	8000708 <__aeabi_fsub+0x180>
 80005d4:	2cff      	cmp	r4, #255	; 0xff
 80005d6:	d100      	bne.n	80005da <__aeabi_fsub+0x52>
 80005d8:	e08c      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80005da:	2380      	movs	r3, #128	; 0x80
 80005dc:	4652      	mov	r2, sl
 80005de:	04db      	lsls	r3, r3, #19
 80005e0:	431a      	orrs	r2, r3
 80005e2:	4692      	mov	sl, r2
 80005e4:	464a      	mov	r2, r9
 80005e6:	2301      	movs	r3, #1
 80005e8:	2a1b      	cmp	r2, #27
 80005ea:	dc08      	bgt.n	80005fe <__aeabi_fsub+0x76>
 80005ec:	4653      	mov	r3, sl
 80005ee:	2120      	movs	r1, #32
 80005f0:	40d3      	lsrs	r3, r2
 80005f2:	1a89      	subs	r1, r1, r2
 80005f4:	4652      	mov	r2, sl
 80005f6:	408a      	lsls	r2, r1
 80005f8:	1e51      	subs	r1, r2, #1
 80005fa:	418a      	sbcs	r2, r1
 80005fc:	4313      	orrs	r3, r2
 80005fe:	4662      	mov	r2, ip
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	015a      	lsls	r2, r3, #5
 8000604:	d400      	bmi.n	8000608 <__aeabi_fsub+0x80>
 8000606:	e0f3      	b.n	80007f0 <__aeabi_fsub+0x268>
 8000608:	019b      	lsls	r3, r3, #6
 800060a:	099e      	lsrs	r6, r3, #6
 800060c:	0030      	movs	r0, r6
 800060e:	f000 fd55 	bl	80010bc <__clzsi2>
 8000612:	3805      	subs	r0, #5
 8000614:	4086      	lsls	r6, r0
 8000616:	4284      	cmp	r4, r0
 8000618:	dd00      	ble.n	800061c <__aeabi_fsub+0x94>
 800061a:	e0f7      	b.n	800080c <__aeabi_fsub+0x284>
 800061c:	0032      	movs	r2, r6
 800061e:	1b04      	subs	r4, r0, r4
 8000620:	2020      	movs	r0, #32
 8000622:	3401      	adds	r4, #1
 8000624:	40e2      	lsrs	r2, r4
 8000626:	1b04      	subs	r4, r0, r4
 8000628:	40a6      	lsls	r6, r4
 800062a:	0033      	movs	r3, r6
 800062c:	1e5e      	subs	r6, r3, #1
 800062e:	41b3      	sbcs	r3, r6
 8000630:	2400      	movs	r4, #0
 8000632:	4313      	orrs	r3, r2
 8000634:	075a      	lsls	r2, r3, #29
 8000636:	d004      	beq.n	8000642 <__aeabi_fsub+0xba>
 8000638:	220f      	movs	r2, #15
 800063a:	401a      	ands	r2, r3
 800063c:	2a04      	cmp	r2, #4
 800063e:	d000      	beq.n	8000642 <__aeabi_fsub+0xba>
 8000640:	3304      	adds	r3, #4
 8000642:	015a      	lsls	r2, r3, #5
 8000644:	d400      	bmi.n	8000648 <__aeabi_fsub+0xc0>
 8000646:	e0d6      	b.n	80007f6 <__aeabi_fsub+0x26e>
 8000648:	1c62      	adds	r2, r4, #1
 800064a:	2cfe      	cmp	r4, #254	; 0xfe
 800064c:	d100      	bne.n	8000650 <__aeabi_fsub+0xc8>
 800064e:	e0da      	b.n	8000806 <__aeabi_fsub+0x27e>
 8000650:	019b      	lsls	r3, r3, #6
 8000652:	0a5f      	lsrs	r7, r3, #9
 8000654:	b2d0      	uxtb	r0, r2
 8000656:	05c0      	lsls	r0, r0, #23
 8000658:	4338      	orrs	r0, r7
 800065a:	07ed      	lsls	r5, r5, #31
 800065c:	4328      	orrs	r0, r5
 800065e:	bce0      	pop	{r5, r6, r7}
 8000660:	46ba      	mov	sl, r7
 8000662:	46b1      	mov	r9, r6
 8000664:	46a8      	mov	r8, r5
 8000666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000668:	1ba2      	subs	r2, r4, r6
 800066a:	4691      	mov	r9, r2
 800066c:	2a00      	cmp	r2, #0
 800066e:	dd63      	ble.n	8000738 <__aeabi_fsub+0x1b0>
 8000670:	2e00      	cmp	r6, #0
 8000672:	d100      	bne.n	8000676 <__aeabi_fsub+0xee>
 8000674:	e099      	b.n	80007aa <__aeabi_fsub+0x222>
 8000676:	2cff      	cmp	r4, #255	; 0xff
 8000678:	d03c      	beq.n	80006f4 <__aeabi_fsub+0x16c>
 800067a:	2380      	movs	r3, #128	; 0x80
 800067c:	4652      	mov	r2, sl
 800067e:	04db      	lsls	r3, r3, #19
 8000680:	431a      	orrs	r2, r3
 8000682:	4692      	mov	sl, r2
 8000684:	464a      	mov	r2, r9
 8000686:	2301      	movs	r3, #1
 8000688:	2a1b      	cmp	r2, #27
 800068a:	dc08      	bgt.n	800069e <__aeabi_fsub+0x116>
 800068c:	4653      	mov	r3, sl
 800068e:	2120      	movs	r1, #32
 8000690:	40d3      	lsrs	r3, r2
 8000692:	1a89      	subs	r1, r1, r2
 8000694:	4652      	mov	r2, sl
 8000696:	408a      	lsls	r2, r1
 8000698:	1e51      	subs	r1, r2, #1
 800069a:	418a      	sbcs	r2, r1
 800069c:	4313      	orrs	r3, r2
 800069e:	4463      	add	r3, ip
 80006a0:	015a      	lsls	r2, r3, #5
 80006a2:	d400      	bmi.n	80006a6 <__aeabi_fsub+0x11e>
 80006a4:	e0a4      	b.n	80007f0 <__aeabi_fsub+0x268>
 80006a6:	3401      	adds	r4, #1
 80006a8:	2cff      	cmp	r4, #255	; 0xff
 80006aa:	d100      	bne.n	80006ae <__aeabi_fsub+0x126>
 80006ac:	e0ab      	b.n	8000806 <__aeabi_fsub+0x27e>
 80006ae:	2201      	movs	r2, #1
 80006b0:	4997      	ldr	r1, [pc, #604]	; (8000910 <__aeabi_fsub+0x388>)
 80006b2:	401a      	ands	r2, r3
 80006b4:	085b      	lsrs	r3, r3, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	4313      	orrs	r3, r2
 80006ba:	e7bb      	b.n	8000634 <__aeabi_fsub+0xac>
 80006bc:	2a00      	cmp	r2, #0
 80006be:	d032      	beq.n	8000726 <__aeabi_fsub+0x19e>
 80006c0:	428d      	cmp	r5, r1
 80006c2:	d035      	beq.n	8000730 <__aeabi_fsub+0x1a8>
 80006c4:	22ff      	movs	r2, #255	; 0xff
 80006c6:	4252      	negs	r2, r2
 80006c8:	4691      	mov	r9, r2
 80006ca:	44a1      	add	r9, r4
 80006cc:	464a      	mov	r2, r9
 80006ce:	2a00      	cmp	r2, #0
 80006d0:	d051      	beq.n	8000776 <__aeabi_fsub+0x1ee>
 80006d2:	1b30      	subs	r0, r6, r4
 80006d4:	2c00      	cmp	r4, #0
 80006d6:	d000      	beq.n	80006da <__aeabi_fsub+0x152>
 80006d8:	e09c      	b.n	8000814 <__aeabi_fsub+0x28c>
 80006da:	4663      	mov	r3, ip
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d100      	bne.n	80006e2 <__aeabi_fsub+0x15a>
 80006e0:	e0df      	b.n	80008a2 <__aeabi_fsub+0x31a>
 80006e2:	3801      	subs	r0, #1
 80006e4:	2800      	cmp	r0, #0
 80006e6:	d100      	bne.n	80006ea <__aeabi_fsub+0x162>
 80006e8:	e0f7      	b.n	80008da <__aeabi_fsub+0x352>
 80006ea:	2eff      	cmp	r6, #255	; 0xff
 80006ec:	d000      	beq.n	80006f0 <__aeabi_fsub+0x168>
 80006ee:	e099      	b.n	8000824 <__aeabi_fsub+0x29c>
 80006f0:	000d      	movs	r5, r1
 80006f2:	4643      	mov	r3, r8
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d100      	bne.n	80006fa <__aeabi_fsub+0x172>
 80006f8:	e085      	b.n	8000806 <__aeabi_fsub+0x27e>
 80006fa:	2780      	movs	r7, #128	; 0x80
 80006fc:	03ff      	lsls	r7, r7, #15
 80006fe:	431f      	orrs	r7, r3
 8000700:	027f      	lsls	r7, r7, #9
 8000702:	20ff      	movs	r0, #255	; 0xff
 8000704:	0a7f      	lsrs	r7, r7, #9
 8000706:	e7a6      	b.n	8000656 <__aeabi_fsub+0xce>
 8000708:	4652      	mov	r2, sl
 800070a:	2a00      	cmp	r2, #0
 800070c:	d074      	beq.n	80007f8 <__aeabi_fsub+0x270>
 800070e:	2201      	movs	r2, #1
 8000710:	4252      	negs	r2, r2
 8000712:	4690      	mov	r8, r2
 8000714:	44c1      	add	r9, r8
 8000716:	464a      	mov	r2, r9
 8000718:	2a00      	cmp	r2, #0
 800071a:	d100      	bne.n	800071e <__aeabi_fsub+0x196>
 800071c:	e0c8      	b.n	80008b0 <__aeabi_fsub+0x328>
 800071e:	2cff      	cmp	r4, #255	; 0xff
 8000720:	d000      	beq.n	8000724 <__aeabi_fsub+0x19c>
 8000722:	e75f      	b.n	80005e4 <__aeabi_fsub+0x5c>
 8000724:	e7e6      	b.n	80006f4 <__aeabi_fsub+0x16c>
 8000726:	2201      	movs	r2, #1
 8000728:	4051      	eors	r1, r2
 800072a:	42a9      	cmp	r1, r5
 800072c:	d000      	beq.n	8000730 <__aeabi_fsub+0x1a8>
 800072e:	e749      	b.n	80005c4 <__aeabi_fsub+0x3c>
 8000730:	22ff      	movs	r2, #255	; 0xff
 8000732:	4252      	negs	r2, r2
 8000734:	4691      	mov	r9, r2
 8000736:	44a1      	add	r9, r4
 8000738:	464a      	mov	r2, r9
 800073a:	2a00      	cmp	r2, #0
 800073c:	d043      	beq.n	80007c6 <__aeabi_fsub+0x23e>
 800073e:	1b31      	subs	r1, r6, r4
 8000740:	2c00      	cmp	r4, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fsub+0x1be>
 8000744:	e08c      	b.n	8000860 <__aeabi_fsub+0x2d8>
 8000746:	2eff      	cmp	r6, #255	; 0xff
 8000748:	d100      	bne.n	800074c <__aeabi_fsub+0x1c4>
 800074a:	e092      	b.n	8000872 <__aeabi_fsub+0x2ea>
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	4662      	mov	r2, ip
 8000750:	04db      	lsls	r3, r3, #19
 8000752:	431a      	orrs	r2, r3
 8000754:	4694      	mov	ip, r2
 8000756:	2301      	movs	r3, #1
 8000758:	291b      	cmp	r1, #27
 800075a:	dc09      	bgt.n	8000770 <__aeabi_fsub+0x1e8>
 800075c:	2020      	movs	r0, #32
 800075e:	4663      	mov	r3, ip
 8000760:	4662      	mov	r2, ip
 8000762:	40cb      	lsrs	r3, r1
 8000764:	1a41      	subs	r1, r0, r1
 8000766:	408a      	lsls	r2, r1
 8000768:	0011      	movs	r1, r2
 800076a:	1e48      	subs	r0, r1, #1
 800076c:	4181      	sbcs	r1, r0
 800076e:	430b      	orrs	r3, r1
 8000770:	0034      	movs	r4, r6
 8000772:	4453      	add	r3, sl
 8000774:	e794      	b.n	80006a0 <__aeabi_fsub+0x118>
 8000776:	22fe      	movs	r2, #254	; 0xfe
 8000778:	1c66      	adds	r6, r4, #1
 800077a:	4232      	tst	r2, r6
 800077c:	d164      	bne.n	8000848 <__aeabi_fsub+0x2c0>
 800077e:	2c00      	cmp	r4, #0
 8000780:	d000      	beq.n	8000784 <__aeabi_fsub+0x1fc>
 8000782:	e082      	b.n	800088a <__aeabi_fsub+0x302>
 8000784:	4663      	mov	r3, ip
 8000786:	2b00      	cmp	r3, #0
 8000788:	d100      	bne.n	800078c <__aeabi_fsub+0x204>
 800078a:	e0ab      	b.n	80008e4 <__aeabi_fsub+0x35c>
 800078c:	4653      	mov	r3, sl
 800078e:	2b00      	cmp	r3, #0
 8000790:	d100      	bne.n	8000794 <__aeabi_fsub+0x20c>
 8000792:	e760      	b.n	8000656 <__aeabi_fsub+0xce>
 8000794:	4663      	mov	r3, ip
 8000796:	4652      	mov	r2, sl
 8000798:	1a9b      	subs	r3, r3, r2
 800079a:	015a      	lsls	r2, r3, #5
 800079c:	d400      	bmi.n	80007a0 <__aeabi_fsub+0x218>
 800079e:	e0aa      	b.n	80008f6 <__aeabi_fsub+0x36e>
 80007a0:	4663      	mov	r3, ip
 80007a2:	4652      	mov	r2, sl
 80007a4:	000d      	movs	r5, r1
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	e744      	b.n	8000634 <__aeabi_fsub+0xac>
 80007aa:	4652      	mov	r2, sl
 80007ac:	2a00      	cmp	r2, #0
 80007ae:	d023      	beq.n	80007f8 <__aeabi_fsub+0x270>
 80007b0:	2201      	movs	r2, #1
 80007b2:	4252      	negs	r2, r2
 80007b4:	4690      	mov	r8, r2
 80007b6:	44c1      	add	r9, r8
 80007b8:	464a      	mov	r2, r9
 80007ba:	2a00      	cmp	r2, #0
 80007bc:	d075      	beq.n	80008aa <__aeabi_fsub+0x322>
 80007be:	2cff      	cmp	r4, #255	; 0xff
 80007c0:	d000      	beq.n	80007c4 <__aeabi_fsub+0x23c>
 80007c2:	e75f      	b.n	8000684 <__aeabi_fsub+0xfc>
 80007c4:	e796      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80007c6:	26fe      	movs	r6, #254	; 0xfe
 80007c8:	3401      	adds	r4, #1
 80007ca:	4226      	tst	r6, r4
 80007cc:	d153      	bne.n	8000876 <__aeabi_fsub+0x2ee>
 80007ce:	2800      	cmp	r0, #0
 80007d0:	d172      	bne.n	80008b8 <__aeabi_fsub+0x330>
 80007d2:	4663      	mov	r3, ip
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d100      	bne.n	80007da <__aeabi_fsub+0x252>
 80007d8:	e093      	b.n	8000902 <__aeabi_fsub+0x37a>
 80007da:	4653      	mov	r3, sl
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d100      	bne.n	80007e2 <__aeabi_fsub+0x25a>
 80007e0:	e739      	b.n	8000656 <__aeabi_fsub+0xce>
 80007e2:	4463      	add	r3, ip
 80007e4:	2400      	movs	r4, #0
 80007e6:	015a      	lsls	r2, r3, #5
 80007e8:	d502      	bpl.n	80007f0 <__aeabi_fsub+0x268>
 80007ea:	4a4a      	ldr	r2, [pc, #296]	; (8000914 <__aeabi_fsub+0x38c>)
 80007ec:	3401      	adds	r4, #1
 80007ee:	4013      	ands	r3, r2
 80007f0:	075a      	lsls	r2, r3, #29
 80007f2:	d000      	beq.n	80007f6 <__aeabi_fsub+0x26e>
 80007f4:	e720      	b.n	8000638 <__aeabi_fsub+0xb0>
 80007f6:	08db      	lsrs	r3, r3, #3
 80007f8:	2cff      	cmp	r4, #255	; 0xff
 80007fa:	d100      	bne.n	80007fe <__aeabi_fsub+0x276>
 80007fc:	e77a      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80007fe:	025b      	lsls	r3, r3, #9
 8000800:	0a5f      	lsrs	r7, r3, #9
 8000802:	b2e0      	uxtb	r0, r4
 8000804:	e727      	b.n	8000656 <__aeabi_fsub+0xce>
 8000806:	20ff      	movs	r0, #255	; 0xff
 8000808:	2700      	movs	r7, #0
 800080a:	e724      	b.n	8000656 <__aeabi_fsub+0xce>
 800080c:	4b41      	ldr	r3, [pc, #260]	; (8000914 <__aeabi_fsub+0x38c>)
 800080e:	1a24      	subs	r4, r4, r0
 8000810:	4033      	ands	r3, r6
 8000812:	e70f      	b.n	8000634 <__aeabi_fsub+0xac>
 8000814:	2eff      	cmp	r6, #255	; 0xff
 8000816:	d100      	bne.n	800081a <__aeabi_fsub+0x292>
 8000818:	e76a      	b.n	80006f0 <__aeabi_fsub+0x168>
 800081a:	2380      	movs	r3, #128	; 0x80
 800081c:	4662      	mov	r2, ip
 800081e:	04db      	lsls	r3, r3, #19
 8000820:	431a      	orrs	r2, r3
 8000822:	4694      	mov	ip, r2
 8000824:	2301      	movs	r3, #1
 8000826:	281b      	cmp	r0, #27
 8000828:	dc09      	bgt.n	800083e <__aeabi_fsub+0x2b6>
 800082a:	2420      	movs	r4, #32
 800082c:	4663      	mov	r3, ip
 800082e:	4662      	mov	r2, ip
 8000830:	40c3      	lsrs	r3, r0
 8000832:	1a20      	subs	r0, r4, r0
 8000834:	4082      	lsls	r2, r0
 8000836:	0010      	movs	r0, r2
 8000838:	1e44      	subs	r4, r0, #1
 800083a:	41a0      	sbcs	r0, r4
 800083c:	4303      	orrs	r3, r0
 800083e:	4652      	mov	r2, sl
 8000840:	000d      	movs	r5, r1
 8000842:	0034      	movs	r4, r6
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	e6dc      	b.n	8000602 <__aeabi_fsub+0x7a>
 8000848:	4663      	mov	r3, ip
 800084a:	4652      	mov	r2, sl
 800084c:	1a9e      	subs	r6, r3, r2
 800084e:	0173      	lsls	r3, r6, #5
 8000850:	d417      	bmi.n	8000882 <__aeabi_fsub+0x2fa>
 8000852:	2e00      	cmp	r6, #0
 8000854:	d000      	beq.n	8000858 <__aeabi_fsub+0x2d0>
 8000856:	e6d9      	b.n	800060c <__aeabi_fsub+0x84>
 8000858:	2500      	movs	r5, #0
 800085a:	2000      	movs	r0, #0
 800085c:	2700      	movs	r7, #0
 800085e:	e6fa      	b.n	8000656 <__aeabi_fsub+0xce>
 8000860:	4663      	mov	r3, ip
 8000862:	2b00      	cmp	r3, #0
 8000864:	d044      	beq.n	80008f0 <__aeabi_fsub+0x368>
 8000866:	3901      	subs	r1, #1
 8000868:	2900      	cmp	r1, #0
 800086a:	d04c      	beq.n	8000906 <__aeabi_fsub+0x37e>
 800086c:	2eff      	cmp	r6, #255	; 0xff
 800086e:	d000      	beq.n	8000872 <__aeabi_fsub+0x2ea>
 8000870:	e771      	b.n	8000756 <__aeabi_fsub+0x1ce>
 8000872:	4643      	mov	r3, r8
 8000874:	e73e      	b.n	80006f4 <__aeabi_fsub+0x16c>
 8000876:	2cff      	cmp	r4, #255	; 0xff
 8000878:	d0c5      	beq.n	8000806 <__aeabi_fsub+0x27e>
 800087a:	4652      	mov	r2, sl
 800087c:	4462      	add	r2, ip
 800087e:	0853      	lsrs	r3, r2, #1
 8000880:	e7b6      	b.n	80007f0 <__aeabi_fsub+0x268>
 8000882:	4663      	mov	r3, ip
 8000884:	000d      	movs	r5, r1
 8000886:	1ad6      	subs	r6, r2, r3
 8000888:	e6c0      	b.n	800060c <__aeabi_fsub+0x84>
 800088a:	4662      	mov	r2, ip
 800088c:	2a00      	cmp	r2, #0
 800088e:	d116      	bne.n	80008be <__aeabi_fsub+0x336>
 8000890:	4653      	mov	r3, sl
 8000892:	2b00      	cmp	r3, #0
 8000894:	d000      	beq.n	8000898 <__aeabi_fsub+0x310>
 8000896:	e72b      	b.n	80006f0 <__aeabi_fsub+0x168>
 8000898:	2780      	movs	r7, #128	; 0x80
 800089a:	2500      	movs	r5, #0
 800089c:	20ff      	movs	r0, #255	; 0xff
 800089e:	03ff      	lsls	r7, r7, #15
 80008a0:	e6d9      	b.n	8000656 <__aeabi_fsub+0xce>
 80008a2:	000d      	movs	r5, r1
 80008a4:	4643      	mov	r3, r8
 80008a6:	0034      	movs	r4, r6
 80008a8:	e7a6      	b.n	80007f8 <__aeabi_fsub+0x270>
 80008aa:	4653      	mov	r3, sl
 80008ac:	4463      	add	r3, ip
 80008ae:	e6f7      	b.n	80006a0 <__aeabi_fsub+0x118>
 80008b0:	4663      	mov	r3, ip
 80008b2:	4652      	mov	r2, sl
 80008b4:	1a9b      	subs	r3, r3, r2
 80008b6:	e6a4      	b.n	8000602 <__aeabi_fsub+0x7a>
 80008b8:	4662      	mov	r2, ip
 80008ba:	2a00      	cmp	r2, #0
 80008bc:	d0d9      	beq.n	8000872 <__aeabi_fsub+0x2ea>
 80008be:	4652      	mov	r2, sl
 80008c0:	2a00      	cmp	r2, #0
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fsub+0x33e>
 80008c4:	e716      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80008c6:	2280      	movs	r2, #128	; 0x80
 80008c8:	03d2      	lsls	r2, r2, #15
 80008ca:	4213      	tst	r3, r2
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fsub+0x348>
 80008ce:	e711      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80008d0:	4640      	mov	r0, r8
 80008d2:	4210      	tst	r0, r2
 80008d4:	d000      	beq.n	80008d8 <__aeabi_fsub+0x350>
 80008d6:	e70d      	b.n	80006f4 <__aeabi_fsub+0x16c>
 80008d8:	e70a      	b.n	80006f0 <__aeabi_fsub+0x168>
 80008da:	4652      	mov	r2, sl
 80008dc:	000d      	movs	r5, r1
 80008de:	0034      	movs	r4, r6
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	e68e      	b.n	8000602 <__aeabi_fsub+0x7a>
 80008e4:	4653      	mov	r3, sl
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d008      	beq.n	80008fc <__aeabi_fsub+0x374>
 80008ea:	000d      	movs	r5, r1
 80008ec:	4647      	mov	r7, r8
 80008ee:	e6b2      	b.n	8000656 <__aeabi_fsub+0xce>
 80008f0:	4643      	mov	r3, r8
 80008f2:	0034      	movs	r4, r6
 80008f4:	e780      	b.n	80007f8 <__aeabi_fsub+0x270>
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d000      	beq.n	80008fc <__aeabi_fsub+0x374>
 80008fa:	e779      	b.n	80007f0 <__aeabi_fsub+0x268>
 80008fc:	2500      	movs	r5, #0
 80008fe:	2700      	movs	r7, #0
 8000900:	e6a9      	b.n	8000656 <__aeabi_fsub+0xce>
 8000902:	4647      	mov	r7, r8
 8000904:	e6a7      	b.n	8000656 <__aeabi_fsub+0xce>
 8000906:	4653      	mov	r3, sl
 8000908:	0034      	movs	r4, r6
 800090a:	4463      	add	r3, ip
 800090c:	e6c8      	b.n	80006a0 <__aeabi_fsub+0x118>
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	7dffffff 	.word	0x7dffffff
 8000914:	fbffffff 	.word	0xfbffffff

08000918 <__aeabi_f2iz>:
 8000918:	0241      	lsls	r1, r0, #9
 800091a:	0042      	lsls	r2, r0, #1
 800091c:	0fc3      	lsrs	r3, r0, #31
 800091e:	0a49      	lsrs	r1, r1, #9
 8000920:	2000      	movs	r0, #0
 8000922:	0e12      	lsrs	r2, r2, #24
 8000924:	2a7e      	cmp	r2, #126	; 0x7e
 8000926:	d903      	bls.n	8000930 <__aeabi_f2iz+0x18>
 8000928:	2a9d      	cmp	r2, #157	; 0x9d
 800092a:	d902      	bls.n	8000932 <__aeabi_f2iz+0x1a>
 800092c:	4a09      	ldr	r2, [pc, #36]	; (8000954 <__aeabi_f2iz+0x3c>)
 800092e:	1898      	adds	r0, r3, r2
 8000930:	4770      	bx	lr
 8000932:	2080      	movs	r0, #128	; 0x80
 8000934:	0400      	lsls	r0, r0, #16
 8000936:	4301      	orrs	r1, r0
 8000938:	2a95      	cmp	r2, #149	; 0x95
 800093a:	dc07      	bgt.n	800094c <__aeabi_f2iz+0x34>
 800093c:	2096      	movs	r0, #150	; 0x96
 800093e:	1a82      	subs	r2, r0, r2
 8000940:	40d1      	lsrs	r1, r2
 8000942:	4248      	negs	r0, r1
 8000944:	2b00      	cmp	r3, #0
 8000946:	d1f3      	bne.n	8000930 <__aeabi_f2iz+0x18>
 8000948:	0008      	movs	r0, r1
 800094a:	e7f1      	b.n	8000930 <__aeabi_f2iz+0x18>
 800094c:	3a96      	subs	r2, #150	; 0x96
 800094e:	4091      	lsls	r1, r2
 8000950:	e7f7      	b.n	8000942 <__aeabi_f2iz+0x2a>
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	7fffffff 	.word	0x7fffffff

08000958 <__aeabi_ui2f>:
 8000958:	b570      	push	{r4, r5, r6, lr}
 800095a:	1e05      	subs	r5, r0, #0
 800095c:	d00e      	beq.n	800097c <__aeabi_ui2f+0x24>
 800095e:	f000 fbad 	bl	80010bc <__clzsi2>
 8000962:	239e      	movs	r3, #158	; 0x9e
 8000964:	0004      	movs	r4, r0
 8000966:	1a1b      	subs	r3, r3, r0
 8000968:	2b96      	cmp	r3, #150	; 0x96
 800096a:	dc0c      	bgt.n	8000986 <__aeabi_ui2f+0x2e>
 800096c:	2808      	cmp	r0, #8
 800096e:	dd01      	ble.n	8000974 <__aeabi_ui2f+0x1c>
 8000970:	3c08      	subs	r4, #8
 8000972:	40a5      	lsls	r5, r4
 8000974:	026d      	lsls	r5, r5, #9
 8000976:	0a6d      	lsrs	r5, r5, #9
 8000978:	b2d8      	uxtb	r0, r3
 800097a:	e001      	b.n	8000980 <__aeabi_ui2f+0x28>
 800097c:	2000      	movs	r0, #0
 800097e:	2500      	movs	r5, #0
 8000980:	05c0      	lsls	r0, r0, #23
 8000982:	4328      	orrs	r0, r5
 8000984:	bd70      	pop	{r4, r5, r6, pc}
 8000986:	2b99      	cmp	r3, #153	; 0x99
 8000988:	dd09      	ble.n	800099e <__aeabi_ui2f+0x46>
 800098a:	0002      	movs	r2, r0
 800098c:	0029      	movs	r1, r5
 800098e:	321b      	adds	r2, #27
 8000990:	4091      	lsls	r1, r2
 8000992:	1e4a      	subs	r2, r1, #1
 8000994:	4191      	sbcs	r1, r2
 8000996:	2205      	movs	r2, #5
 8000998:	1a12      	subs	r2, r2, r0
 800099a:	40d5      	lsrs	r5, r2
 800099c:	430d      	orrs	r5, r1
 800099e:	2c05      	cmp	r4, #5
 80009a0:	dd01      	ble.n	80009a6 <__aeabi_ui2f+0x4e>
 80009a2:	1f62      	subs	r2, r4, #5
 80009a4:	4095      	lsls	r5, r2
 80009a6:	0029      	movs	r1, r5
 80009a8:	4e08      	ldr	r6, [pc, #32]	; (80009cc <__aeabi_ui2f+0x74>)
 80009aa:	4031      	ands	r1, r6
 80009ac:	076a      	lsls	r2, r5, #29
 80009ae:	d009      	beq.n	80009c4 <__aeabi_ui2f+0x6c>
 80009b0:	200f      	movs	r0, #15
 80009b2:	4028      	ands	r0, r5
 80009b4:	2804      	cmp	r0, #4
 80009b6:	d005      	beq.n	80009c4 <__aeabi_ui2f+0x6c>
 80009b8:	3104      	adds	r1, #4
 80009ba:	014a      	lsls	r2, r1, #5
 80009bc:	d502      	bpl.n	80009c4 <__aeabi_ui2f+0x6c>
 80009be:	239f      	movs	r3, #159	; 0x9f
 80009c0:	4031      	ands	r1, r6
 80009c2:	1b1b      	subs	r3, r3, r4
 80009c4:	0189      	lsls	r1, r1, #6
 80009c6:	0a4d      	lsrs	r5, r1, #9
 80009c8:	b2d8      	uxtb	r0, r3
 80009ca:	e7d9      	b.n	8000980 <__aeabi_ui2f+0x28>
 80009cc:	fbffffff 	.word	0xfbffffff

080009d0 <__aeabi_dmul>:
 80009d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009d2:	4657      	mov	r7, sl
 80009d4:	464e      	mov	r6, r9
 80009d6:	4645      	mov	r5, r8
 80009d8:	46de      	mov	lr, fp
 80009da:	b5e0      	push	{r5, r6, r7, lr}
 80009dc:	4698      	mov	r8, r3
 80009de:	030c      	lsls	r4, r1, #12
 80009e0:	004b      	lsls	r3, r1, #1
 80009e2:	0006      	movs	r6, r0
 80009e4:	4692      	mov	sl, r2
 80009e6:	b087      	sub	sp, #28
 80009e8:	0b24      	lsrs	r4, r4, #12
 80009ea:	0d5b      	lsrs	r3, r3, #21
 80009ec:	0fcf      	lsrs	r7, r1, #31
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d06c      	beq.n	8000acc <__aeabi_dmul+0xfc>
 80009f2:	4add      	ldr	r2, [pc, #884]	; (8000d68 <__aeabi_dmul+0x398>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d100      	bne.n	80009fa <__aeabi_dmul+0x2a>
 80009f8:	e086      	b.n	8000b08 <__aeabi_dmul+0x138>
 80009fa:	0f42      	lsrs	r2, r0, #29
 80009fc:	00e4      	lsls	r4, r4, #3
 80009fe:	4314      	orrs	r4, r2
 8000a00:	2280      	movs	r2, #128	; 0x80
 8000a02:	0412      	lsls	r2, r2, #16
 8000a04:	4314      	orrs	r4, r2
 8000a06:	4ad9      	ldr	r2, [pc, #868]	; (8000d6c <__aeabi_dmul+0x39c>)
 8000a08:	00c5      	lsls	r5, r0, #3
 8000a0a:	4694      	mov	ip, r2
 8000a0c:	4463      	add	r3, ip
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	2300      	movs	r3, #0
 8000a12:	4699      	mov	r9, r3
 8000a14:	469b      	mov	fp, r3
 8000a16:	4643      	mov	r3, r8
 8000a18:	4642      	mov	r2, r8
 8000a1a:	031e      	lsls	r6, r3, #12
 8000a1c:	0fd2      	lsrs	r2, r2, #31
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	4650      	mov	r0, sl
 8000a22:	4690      	mov	r8, r2
 8000a24:	0b36      	lsrs	r6, r6, #12
 8000a26:	0d5b      	lsrs	r3, r3, #21
 8000a28:	d100      	bne.n	8000a2c <__aeabi_dmul+0x5c>
 8000a2a:	e078      	b.n	8000b1e <__aeabi_dmul+0x14e>
 8000a2c:	4ace      	ldr	r2, [pc, #824]	; (8000d68 <__aeabi_dmul+0x398>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d01d      	beq.n	8000a6e <__aeabi_dmul+0x9e>
 8000a32:	49ce      	ldr	r1, [pc, #824]	; (8000d6c <__aeabi_dmul+0x39c>)
 8000a34:	0f42      	lsrs	r2, r0, #29
 8000a36:	468c      	mov	ip, r1
 8000a38:	9900      	ldr	r1, [sp, #0]
 8000a3a:	4463      	add	r3, ip
 8000a3c:	00f6      	lsls	r6, r6, #3
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4316      	orrs	r6, r2
 8000a42:	2280      	movs	r2, #128	; 0x80
 8000a44:	449c      	add	ip, r3
 8000a46:	0412      	lsls	r2, r2, #16
 8000a48:	4663      	mov	r3, ip
 8000a4a:	4316      	orrs	r6, r2
 8000a4c:	00c2      	lsls	r2, r0, #3
 8000a4e:	2000      	movs	r0, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	9900      	ldr	r1, [sp, #0]
 8000a54:	4643      	mov	r3, r8
 8000a56:	3101      	adds	r1, #1
 8000a58:	468c      	mov	ip, r1
 8000a5a:	4649      	mov	r1, r9
 8000a5c:	407b      	eors	r3, r7
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	290f      	cmp	r1, #15
 8000a62:	d900      	bls.n	8000a66 <__aeabi_dmul+0x96>
 8000a64:	e07e      	b.n	8000b64 <__aeabi_dmul+0x194>
 8000a66:	4bc2      	ldr	r3, [pc, #776]	; (8000d70 <__aeabi_dmul+0x3a0>)
 8000a68:	0089      	lsls	r1, r1, #2
 8000a6a:	5859      	ldr	r1, [r3, r1]
 8000a6c:	468f      	mov	pc, r1
 8000a6e:	4652      	mov	r2, sl
 8000a70:	9b00      	ldr	r3, [sp, #0]
 8000a72:	4332      	orrs	r2, r6
 8000a74:	d000      	beq.n	8000a78 <__aeabi_dmul+0xa8>
 8000a76:	e156      	b.n	8000d26 <__aeabi_dmul+0x356>
 8000a78:	49bb      	ldr	r1, [pc, #748]	; (8000d68 <__aeabi_dmul+0x398>)
 8000a7a:	2600      	movs	r6, #0
 8000a7c:	468c      	mov	ip, r1
 8000a7e:	4463      	add	r3, ip
 8000a80:	4649      	mov	r1, r9
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	2302      	movs	r3, #2
 8000a86:	4319      	orrs	r1, r3
 8000a88:	4689      	mov	r9, r1
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	e7e1      	b.n	8000a52 <__aeabi_dmul+0x82>
 8000a8e:	4643      	mov	r3, r8
 8000a90:	9301      	str	r3, [sp, #4]
 8000a92:	0034      	movs	r4, r6
 8000a94:	0015      	movs	r5, r2
 8000a96:	4683      	mov	fp, r0
 8000a98:	465b      	mov	r3, fp
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d05e      	beq.n	8000b5c <__aeabi_dmul+0x18c>
 8000a9e:	2b03      	cmp	r3, #3
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_dmul+0xd4>
 8000aa2:	e1f3      	b.n	8000e8c <__aeabi_dmul+0x4bc>
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d000      	beq.n	8000aaa <__aeabi_dmul+0xda>
 8000aa8:	e118      	b.n	8000cdc <__aeabi_dmul+0x30c>
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2400      	movs	r4, #0
 8000aae:	2500      	movs	r5, #0
 8000ab0:	9b01      	ldr	r3, [sp, #4]
 8000ab2:	0512      	lsls	r2, r2, #20
 8000ab4:	4322      	orrs	r2, r4
 8000ab6:	07db      	lsls	r3, r3, #31
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	0028      	movs	r0, r5
 8000abc:	0011      	movs	r1, r2
 8000abe:	b007      	add	sp, #28
 8000ac0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ac2:	46bb      	mov	fp, r7
 8000ac4:	46b2      	mov	sl, r6
 8000ac6:	46a9      	mov	r9, r5
 8000ac8:	46a0      	mov	r8, r4
 8000aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000acc:	0025      	movs	r5, r4
 8000ace:	4305      	orrs	r5, r0
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_dmul+0x104>
 8000ad2:	e141      	b.n	8000d58 <__aeabi_dmul+0x388>
 8000ad4:	2c00      	cmp	r4, #0
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dmul+0x10a>
 8000ad8:	e1ad      	b.n	8000e36 <__aeabi_dmul+0x466>
 8000ada:	0020      	movs	r0, r4
 8000adc:	f000 faee 	bl	80010bc <__clzsi2>
 8000ae0:	0001      	movs	r1, r0
 8000ae2:	0002      	movs	r2, r0
 8000ae4:	390b      	subs	r1, #11
 8000ae6:	231d      	movs	r3, #29
 8000ae8:	0010      	movs	r0, r2
 8000aea:	1a5b      	subs	r3, r3, r1
 8000aec:	0031      	movs	r1, r6
 8000aee:	0035      	movs	r5, r6
 8000af0:	3808      	subs	r0, #8
 8000af2:	4084      	lsls	r4, r0
 8000af4:	40d9      	lsrs	r1, r3
 8000af6:	4085      	lsls	r5, r0
 8000af8:	430c      	orrs	r4, r1
 8000afa:	489e      	ldr	r0, [pc, #632]	; (8000d74 <__aeabi_dmul+0x3a4>)
 8000afc:	1a83      	subs	r3, r0, r2
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	2300      	movs	r3, #0
 8000b02:	4699      	mov	r9, r3
 8000b04:	469b      	mov	fp, r3
 8000b06:	e786      	b.n	8000a16 <__aeabi_dmul+0x46>
 8000b08:	0005      	movs	r5, r0
 8000b0a:	4325      	orrs	r5, r4
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_dmul+0x140>
 8000b0e:	e11c      	b.n	8000d4a <__aeabi_dmul+0x37a>
 8000b10:	2208      	movs	r2, #8
 8000b12:	9300      	str	r3, [sp, #0]
 8000b14:	2302      	movs	r3, #2
 8000b16:	2400      	movs	r4, #0
 8000b18:	4691      	mov	r9, r2
 8000b1a:	469b      	mov	fp, r3
 8000b1c:	e77b      	b.n	8000a16 <__aeabi_dmul+0x46>
 8000b1e:	4652      	mov	r2, sl
 8000b20:	4332      	orrs	r2, r6
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dmul+0x156>
 8000b24:	e10a      	b.n	8000d3c <__aeabi_dmul+0x36c>
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d100      	bne.n	8000b2c <__aeabi_dmul+0x15c>
 8000b2a:	e176      	b.n	8000e1a <__aeabi_dmul+0x44a>
 8000b2c:	0030      	movs	r0, r6
 8000b2e:	f000 fac5 	bl	80010bc <__clzsi2>
 8000b32:	0002      	movs	r2, r0
 8000b34:	3a0b      	subs	r2, #11
 8000b36:	231d      	movs	r3, #29
 8000b38:	0001      	movs	r1, r0
 8000b3a:	1a9b      	subs	r3, r3, r2
 8000b3c:	4652      	mov	r2, sl
 8000b3e:	3908      	subs	r1, #8
 8000b40:	40da      	lsrs	r2, r3
 8000b42:	408e      	lsls	r6, r1
 8000b44:	4316      	orrs	r6, r2
 8000b46:	4652      	mov	r2, sl
 8000b48:	408a      	lsls	r2, r1
 8000b4a:	9b00      	ldr	r3, [sp, #0]
 8000b4c:	4989      	ldr	r1, [pc, #548]	; (8000d74 <__aeabi_dmul+0x3a4>)
 8000b4e:	1a18      	subs	r0, r3, r0
 8000b50:	0003      	movs	r3, r0
 8000b52:	468c      	mov	ip, r1
 8000b54:	4463      	add	r3, ip
 8000b56:	2000      	movs	r0, #0
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	e77a      	b.n	8000a52 <__aeabi_dmul+0x82>
 8000b5c:	2400      	movs	r4, #0
 8000b5e:	2500      	movs	r5, #0
 8000b60:	4a81      	ldr	r2, [pc, #516]	; (8000d68 <__aeabi_dmul+0x398>)
 8000b62:	e7a5      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000b64:	0c2f      	lsrs	r7, r5, #16
 8000b66:	042d      	lsls	r5, r5, #16
 8000b68:	0c2d      	lsrs	r5, r5, #16
 8000b6a:	002b      	movs	r3, r5
 8000b6c:	0c11      	lsrs	r1, r2, #16
 8000b6e:	0412      	lsls	r2, r2, #16
 8000b70:	0c12      	lsrs	r2, r2, #16
 8000b72:	4353      	muls	r3, r2
 8000b74:	4698      	mov	r8, r3
 8000b76:	0013      	movs	r3, r2
 8000b78:	0028      	movs	r0, r5
 8000b7a:	437b      	muls	r3, r7
 8000b7c:	4699      	mov	r9, r3
 8000b7e:	4348      	muls	r0, r1
 8000b80:	4448      	add	r0, r9
 8000b82:	4683      	mov	fp, r0
 8000b84:	4640      	mov	r0, r8
 8000b86:	000b      	movs	r3, r1
 8000b88:	0c00      	lsrs	r0, r0, #16
 8000b8a:	4682      	mov	sl, r0
 8000b8c:	4658      	mov	r0, fp
 8000b8e:	437b      	muls	r3, r7
 8000b90:	4450      	add	r0, sl
 8000b92:	9302      	str	r3, [sp, #8]
 8000b94:	4581      	cmp	r9, r0
 8000b96:	d906      	bls.n	8000ba6 <__aeabi_dmul+0x1d6>
 8000b98:	469a      	mov	sl, r3
 8000b9a:	2380      	movs	r3, #128	; 0x80
 8000b9c:	025b      	lsls	r3, r3, #9
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	44ca      	add	sl, r9
 8000ba2:	4653      	mov	r3, sl
 8000ba4:	9302      	str	r3, [sp, #8]
 8000ba6:	0c03      	lsrs	r3, r0, #16
 8000ba8:	469b      	mov	fp, r3
 8000baa:	4643      	mov	r3, r8
 8000bac:	041b      	lsls	r3, r3, #16
 8000bae:	0400      	lsls	r0, r0, #16
 8000bb0:	0c1b      	lsrs	r3, r3, #16
 8000bb2:	4698      	mov	r8, r3
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	4443      	add	r3, r8
 8000bb8:	9304      	str	r3, [sp, #16]
 8000bba:	0c33      	lsrs	r3, r6, #16
 8000bbc:	4699      	mov	r9, r3
 8000bbe:	002b      	movs	r3, r5
 8000bc0:	0436      	lsls	r6, r6, #16
 8000bc2:	0c36      	lsrs	r6, r6, #16
 8000bc4:	4373      	muls	r3, r6
 8000bc6:	4698      	mov	r8, r3
 8000bc8:	0033      	movs	r3, r6
 8000bca:	437b      	muls	r3, r7
 8000bcc:	469a      	mov	sl, r3
 8000bce:	464b      	mov	r3, r9
 8000bd0:	435d      	muls	r5, r3
 8000bd2:	435f      	muls	r7, r3
 8000bd4:	4643      	mov	r3, r8
 8000bd6:	4455      	add	r5, sl
 8000bd8:	0c18      	lsrs	r0, r3, #16
 8000bda:	1940      	adds	r0, r0, r5
 8000bdc:	4582      	cmp	sl, r0
 8000bde:	d903      	bls.n	8000be8 <__aeabi_dmul+0x218>
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	025b      	lsls	r3, r3, #9
 8000be4:	469a      	mov	sl, r3
 8000be6:	4457      	add	r7, sl
 8000be8:	0c05      	lsrs	r5, r0, #16
 8000bea:	19eb      	adds	r3, r5, r7
 8000bec:	9305      	str	r3, [sp, #20]
 8000bee:	4643      	mov	r3, r8
 8000bf0:	041d      	lsls	r5, r3, #16
 8000bf2:	0c2d      	lsrs	r5, r5, #16
 8000bf4:	0400      	lsls	r0, r0, #16
 8000bf6:	1940      	adds	r0, r0, r5
 8000bf8:	0c25      	lsrs	r5, r4, #16
 8000bfa:	0424      	lsls	r4, r4, #16
 8000bfc:	0c24      	lsrs	r4, r4, #16
 8000bfe:	0027      	movs	r7, r4
 8000c00:	4357      	muls	r7, r2
 8000c02:	436a      	muls	r2, r5
 8000c04:	4690      	mov	r8, r2
 8000c06:	002a      	movs	r2, r5
 8000c08:	0c3b      	lsrs	r3, r7, #16
 8000c0a:	469a      	mov	sl, r3
 8000c0c:	434a      	muls	r2, r1
 8000c0e:	4361      	muls	r1, r4
 8000c10:	4441      	add	r1, r8
 8000c12:	4451      	add	r1, sl
 8000c14:	4483      	add	fp, r0
 8000c16:	4588      	cmp	r8, r1
 8000c18:	d903      	bls.n	8000c22 <__aeabi_dmul+0x252>
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	025b      	lsls	r3, r3, #9
 8000c1e:	4698      	mov	r8, r3
 8000c20:	4442      	add	r2, r8
 8000c22:	043f      	lsls	r7, r7, #16
 8000c24:	0c0b      	lsrs	r3, r1, #16
 8000c26:	0c3f      	lsrs	r7, r7, #16
 8000c28:	0409      	lsls	r1, r1, #16
 8000c2a:	19c9      	adds	r1, r1, r7
 8000c2c:	0027      	movs	r7, r4
 8000c2e:	4698      	mov	r8, r3
 8000c30:	464b      	mov	r3, r9
 8000c32:	4377      	muls	r7, r6
 8000c34:	435c      	muls	r4, r3
 8000c36:	436e      	muls	r6, r5
 8000c38:	435d      	muls	r5, r3
 8000c3a:	0c3b      	lsrs	r3, r7, #16
 8000c3c:	4699      	mov	r9, r3
 8000c3e:	19a4      	adds	r4, r4, r6
 8000c40:	444c      	add	r4, r9
 8000c42:	4442      	add	r2, r8
 8000c44:	9503      	str	r5, [sp, #12]
 8000c46:	42a6      	cmp	r6, r4
 8000c48:	d904      	bls.n	8000c54 <__aeabi_dmul+0x284>
 8000c4a:	2380      	movs	r3, #128	; 0x80
 8000c4c:	025b      	lsls	r3, r3, #9
 8000c4e:	4698      	mov	r8, r3
 8000c50:	4445      	add	r5, r8
 8000c52:	9503      	str	r5, [sp, #12]
 8000c54:	9b02      	ldr	r3, [sp, #8]
 8000c56:	043f      	lsls	r7, r7, #16
 8000c58:	445b      	add	r3, fp
 8000c5a:	001e      	movs	r6, r3
 8000c5c:	4283      	cmp	r3, r0
 8000c5e:	4180      	sbcs	r0, r0
 8000c60:	0423      	lsls	r3, r4, #16
 8000c62:	4698      	mov	r8, r3
 8000c64:	9b05      	ldr	r3, [sp, #20]
 8000c66:	0c3f      	lsrs	r7, r7, #16
 8000c68:	4447      	add	r7, r8
 8000c6a:	4698      	mov	r8, r3
 8000c6c:	1876      	adds	r6, r6, r1
 8000c6e:	428e      	cmp	r6, r1
 8000c70:	4189      	sbcs	r1, r1
 8000c72:	4447      	add	r7, r8
 8000c74:	4240      	negs	r0, r0
 8000c76:	183d      	adds	r5, r7, r0
 8000c78:	46a8      	mov	r8, r5
 8000c7a:	4693      	mov	fp, r2
 8000c7c:	4249      	negs	r1, r1
 8000c7e:	468a      	mov	sl, r1
 8000c80:	44c3      	add	fp, r8
 8000c82:	429f      	cmp	r7, r3
 8000c84:	41bf      	sbcs	r7, r7
 8000c86:	4580      	cmp	r8, r0
 8000c88:	4180      	sbcs	r0, r0
 8000c8a:	9b03      	ldr	r3, [sp, #12]
 8000c8c:	44da      	add	sl, fp
 8000c8e:	4698      	mov	r8, r3
 8000c90:	4653      	mov	r3, sl
 8000c92:	4240      	negs	r0, r0
 8000c94:	427f      	negs	r7, r7
 8000c96:	4307      	orrs	r7, r0
 8000c98:	0c24      	lsrs	r4, r4, #16
 8000c9a:	4593      	cmp	fp, r2
 8000c9c:	4192      	sbcs	r2, r2
 8000c9e:	458a      	cmp	sl, r1
 8000ca0:	4189      	sbcs	r1, r1
 8000ca2:	193f      	adds	r7, r7, r4
 8000ca4:	0ddc      	lsrs	r4, r3, #23
 8000ca6:	9b04      	ldr	r3, [sp, #16]
 8000ca8:	0275      	lsls	r5, r6, #9
 8000caa:	431d      	orrs	r5, r3
 8000cac:	1e68      	subs	r0, r5, #1
 8000cae:	4185      	sbcs	r5, r0
 8000cb0:	4653      	mov	r3, sl
 8000cb2:	4252      	negs	r2, r2
 8000cb4:	4249      	negs	r1, r1
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	18bf      	adds	r7, r7, r2
 8000cba:	4447      	add	r7, r8
 8000cbc:	0df6      	lsrs	r6, r6, #23
 8000cbe:	027f      	lsls	r7, r7, #9
 8000cc0:	4335      	orrs	r5, r6
 8000cc2:	025a      	lsls	r2, r3, #9
 8000cc4:	433c      	orrs	r4, r7
 8000cc6:	4315      	orrs	r5, r2
 8000cc8:	01fb      	lsls	r3, r7, #7
 8000cca:	d400      	bmi.n	8000cce <__aeabi_dmul+0x2fe>
 8000ccc:	e0c1      	b.n	8000e52 <__aeabi_dmul+0x482>
 8000cce:	2101      	movs	r1, #1
 8000cd0:	086a      	lsrs	r2, r5, #1
 8000cd2:	400d      	ands	r5, r1
 8000cd4:	4315      	orrs	r5, r2
 8000cd6:	07e2      	lsls	r2, r4, #31
 8000cd8:	4315      	orrs	r5, r2
 8000cda:	0864      	lsrs	r4, r4, #1
 8000cdc:	4926      	ldr	r1, [pc, #152]	; (8000d78 <__aeabi_dmul+0x3a8>)
 8000cde:	4461      	add	r1, ip
 8000ce0:	2900      	cmp	r1, #0
 8000ce2:	dd56      	ble.n	8000d92 <__aeabi_dmul+0x3c2>
 8000ce4:	076b      	lsls	r3, r5, #29
 8000ce6:	d009      	beq.n	8000cfc <__aeabi_dmul+0x32c>
 8000ce8:	220f      	movs	r2, #15
 8000cea:	402a      	ands	r2, r5
 8000cec:	2a04      	cmp	r2, #4
 8000cee:	d005      	beq.n	8000cfc <__aeabi_dmul+0x32c>
 8000cf0:	1d2a      	adds	r2, r5, #4
 8000cf2:	42aa      	cmp	r2, r5
 8000cf4:	41ad      	sbcs	r5, r5
 8000cf6:	426d      	negs	r5, r5
 8000cf8:	1964      	adds	r4, r4, r5
 8000cfa:	0015      	movs	r5, r2
 8000cfc:	01e3      	lsls	r3, r4, #7
 8000cfe:	d504      	bpl.n	8000d0a <__aeabi_dmul+0x33a>
 8000d00:	2180      	movs	r1, #128	; 0x80
 8000d02:	4a1e      	ldr	r2, [pc, #120]	; (8000d7c <__aeabi_dmul+0x3ac>)
 8000d04:	00c9      	lsls	r1, r1, #3
 8000d06:	4014      	ands	r4, r2
 8000d08:	4461      	add	r1, ip
 8000d0a:	4a1d      	ldr	r2, [pc, #116]	; (8000d80 <__aeabi_dmul+0x3b0>)
 8000d0c:	4291      	cmp	r1, r2
 8000d0e:	dd00      	ble.n	8000d12 <__aeabi_dmul+0x342>
 8000d10:	e724      	b.n	8000b5c <__aeabi_dmul+0x18c>
 8000d12:	0762      	lsls	r2, r4, #29
 8000d14:	08ed      	lsrs	r5, r5, #3
 8000d16:	0264      	lsls	r4, r4, #9
 8000d18:	0549      	lsls	r1, r1, #21
 8000d1a:	4315      	orrs	r5, r2
 8000d1c:	0b24      	lsrs	r4, r4, #12
 8000d1e:	0d4a      	lsrs	r2, r1, #21
 8000d20:	e6c6      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000d22:	9701      	str	r7, [sp, #4]
 8000d24:	e6b8      	b.n	8000a98 <__aeabi_dmul+0xc8>
 8000d26:	4a10      	ldr	r2, [pc, #64]	; (8000d68 <__aeabi_dmul+0x398>)
 8000d28:	2003      	movs	r0, #3
 8000d2a:	4694      	mov	ip, r2
 8000d2c:	4463      	add	r3, ip
 8000d2e:	464a      	mov	r2, r9
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	2303      	movs	r3, #3
 8000d34:	431a      	orrs	r2, r3
 8000d36:	4691      	mov	r9, r2
 8000d38:	4652      	mov	r2, sl
 8000d3a:	e68a      	b.n	8000a52 <__aeabi_dmul+0x82>
 8000d3c:	4649      	mov	r1, r9
 8000d3e:	2301      	movs	r3, #1
 8000d40:	4319      	orrs	r1, r3
 8000d42:	4689      	mov	r9, r1
 8000d44:	2600      	movs	r6, #0
 8000d46:	2001      	movs	r0, #1
 8000d48:	e683      	b.n	8000a52 <__aeabi_dmul+0x82>
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2303      	movs	r3, #3
 8000d50:	0005      	movs	r5, r0
 8000d52:	4691      	mov	r9, r2
 8000d54:	469b      	mov	fp, r3
 8000d56:	e65e      	b.n	8000a16 <__aeabi_dmul+0x46>
 8000d58:	2304      	movs	r3, #4
 8000d5a:	4699      	mov	r9, r3
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	2400      	movs	r4, #0
 8000d64:	469b      	mov	fp, r3
 8000d66:	e656      	b.n	8000a16 <__aeabi_dmul+0x46>
 8000d68:	000007ff 	.word	0x000007ff
 8000d6c:	fffffc01 	.word	0xfffffc01
 8000d70:	0800395c 	.word	0x0800395c
 8000d74:	fffffc0d 	.word	0xfffffc0d
 8000d78:	000003ff 	.word	0x000003ff
 8000d7c:	feffffff 	.word	0xfeffffff
 8000d80:	000007fe 	.word	0x000007fe
 8000d84:	2300      	movs	r3, #0
 8000d86:	2480      	movs	r4, #128	; 0x80
 8000d88:	2500      	movs	r5, #0
 8000d8a:	4a44      	ldr	r2, [pc, #272]	; (8000e9c <__aeabi_dmul+0x4cc>)
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	0324      	lsls	r4, r4, #12
 8000d90:	e68e      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000d92:	2001      	movs	r0, #1
 8000d94:	1a40      	subs	r0, r0, r1
 8000d96:	2838      	cmp	r0, #56	; 0x38
 8000d98:	dd00      	ble.n	8000d9c <__aeabi_dmul+0x3cc>
 8000d9a:	e686      	b.n	8000aaa <__aeabi_dmul+0xda>
 8000d9c:	281f      	cmp	r0, #31
 8000d9e:	dd5b      	ble.n	8000e58 <__aeabi_dmul+0x488>
 8000da0:	221f      	movs	r2, #31
 8000da2:	0023      	movs	r3, r4
 8000da4:	4252      	negs	r2, r2
 8000da6:	1a51      	subs	r1, r2, r1
 8000da8:	40cb      	lsrs	r3, r1
 8000daa:	0019      	movs	r1, r3
 8000dac:	2820      	cmp	r0, #32
 8000dae:	d003      	beq.n	8000db8 <__aeabi_dmul+0x3e8>
 8000db0:	4a3b      	ldr	r2, [pc, #236]	; (8000ea0 <__aeabi_dmul+0x4d0>)
 8000db2:	4462      	add	r2, ip
 8000db4:	4094      	lsls	r4, r2
 8000db6:	4325      	orrs	r5, r4
 8000db8:	1e6a      	subs	r2, r5, #1
 8000dba:	4195      	sbcs	r5, r2
 8000dbc:	002a      	movs	r2, r5
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	2107      	movs	r1, #7
 8000dc2:	000d      	movs	r5, r1
 8000dc4:	2400      	movs	r4, #0
 8000dc6:	4015      	ands	r5, r2
 8000dc8:	4211      	tst	r1, r2
 8000dca:	d05b      	beq.n	8000e84 <__aeabi_dmul+0x4b4>
 8000dcc:	210f      	movs	r1, #15
 8000dce:	2400      	movs	r4, #0
 8000dd0:	4011      	ands	r1, r2
 8000dd2:	2904      	cmp	r1, #4
 8000dd4:	d053      	beq.n	8000e7e <__aeabi_dmul+0x4ae>
 8000dd6:	1d11      	adds	r1, r2, #4
 8000dd8:	4291      	cmp	r1, r2
 8000dda:	4192      	sbcs	r2, r2
 8000ddc:	4252      	negs	r2, r2
 8000dde:	18a4      	adds	r4, r4, r2
 8000de0:	000a      	movs	r2, r1
 8000de2:	0223      	lsls	r3, r4, #8
 8000de4:	d54b      	bpl.n	8000e7e <__aeabi_dmul+0x4ae>
 8000de6:	2201      	movs	r2, #1
 8000de8:	2400      	movs	r4, #0
 8000dea:	2500      	movs	r5, #0
 8000dec:	e660      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000dee:	2380      	movs	r3, #128	; 0x80
 8000df0:	031b      	lsls	r3, r3, #12
 8000df2:	421c      	tst	r4, r3
 8000df4:	d009      	beq.n	8000e0a <__aeabi_dmul+0x43a>
 8000df6:	421e      	tst	r6, r3
 8000df8:	d107      	bne.n	8000e0a <__aeabi_dmul+0x43a>
 8000dfa:	4333      	orrs	r3, r6
 8000dfc:	031c      	lsls	r4, r3, #12
 8000dfe:	4643      	mov	r3, r8
 8000e00:	0015      	movs	r5, r2
 8000e02:	0b24      	lsrs	r4, r4, #12
 8000e04:	4a25      	ldr	r2, [pc, #148]	; (8000e9c <__aeabi_dmul+0x4cc>)
 8000e06:	9301      	str	r3, [sp, #4]
 8000e08:	e652      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000e0a:	2280      	movs	r2, #128	; 0x80
 8000e0c:	0312      	lsls	r2, r2, #12
 8000e0e:	4314      	orrs	r4, r2
 8000e10:	0324      	lsls	r4, r4, #12
 8000e12:	4a22      	ldr	r2, [pc, #136]	; (8000e9c <__aeabi_dmul+0x4cc>)
 8000e14:	0b24      	lsrs	r4, r4, #12
 8000e16:	9701      	str	r7, [sp, #4]
 8000e18:	e64a      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000e1a:	f000 f94f 	bl	80010bc <__clzsi2>
 8000e1e:	0003      	movs	r3, r0
 8000e20:	001a      	movs	r2, r3
 8000e22:	3215      	adds	r2, #21
 8000e24:	3020      	adds	r0, #32
 8000e26:	2a1c      	cmp	r2, #28
 8000e28:	dc00      	bgt.n	8000e2c <__aeabi_dmul+0x45c>
 8000e2a:	e684      	b.n	8000b36 <__aeabi_dmul+0x166>
 8000e2c:	4656      	mov	r6, sl
 8000e2e:	3b08      	subs	r3, #8
 8000e30:	2200      	movs	r2, #0
 8000e32:	409e      	lsls	r6, r3
 8000e34:	e689      	b.n	8000b4a <__aeabi_dmul+0x17a>
 8000e36:	f000 f941 	bl	80010bc <__clzsi2>
 8000e3a:	0001      	movs	r1, r0
 8000e3c:	0002      	movs	r2, r0
 8000e3e:	3115      	adds	r1, #21
 8000e40:	3220      	adds	r2, #32
 8000e42:	291c      	cmp	r1, #28
 8000e44:	dc00      	bgt.n	8000e48 <__aeabi_dmul+0x478>
 8000e46:	e64e      	b.n	8000ae6 <__aeabi_dmul+0x116>
 8000e48:	0034      	movs	r4, r6
 8000e4a:	3808      	subs	r0, #8
 8000e4c:	2500      	movs	r5, #0
 8000e4e:	4084      	lsls	r4, r0
 8000e50:	e653      	b.n	8000afa <__aeabi_dmul+0x12a>
 8000e52:	9b00      	ldr	r3, [sp, #0]
 8000e54:	469c      	mov	ip, r3
 8000e56:	e741      	b.n	8000cdc <__aeabi_dmul+0x30c>
 8000e58:	4912      	ldr	r1, [pc, #72]	; (8000ea4 <__aeabi_dmul+0x4d4>)
 8000e5a:	0022      	movs	r2, r4
 8000e5c:	4461      	add	r1, ip
 8000e5e:	002e      	movs	r6, r5
 8000e60:	408d      	lsls	r5, r1
 8000e62:	408a      	lsls	r2, r1
 8000e64:	40c6      	lsrs	r6, r0
 8000e66:	1e69      	subs	r1, r5, #1
 8000e68:	418d      	sbcs	r5, r1
 8000e6a:	4332      	orrs	r2, r6
 8000e6c:	432a      	orrs	r2, r5
 8000e6e:	40c4      	lsrs	r4, r0
 8000e70:	0753      	lsls	r3, r2, #29
 8000e72:	d0b6      	beq.n	8000de2 <__aeabi_dmul+0x412>
 8000e74:	210f      	movs	r1, #15
 8000e76:	4011      	ands	r1, r2
 8000e78:	2904      	cmp	r1, #4
 8000e7a:	d1ac      	bne.n	8000dd6 <__aeabi_dmul+0x406>
 8000e7c:	e7b1      	b.n	8000de2 <__aeabi_dmul+0x412>
 8000e7e:	0765      	lsls	r5, r4, #29
 8000e80:	0264      	lsls	r4, r4, #9
 8000e82:	0b24      	lsrs	r4, r4, #12
 8000e84:	08d2      	lsrs	r2, r2, #3
 8000e86:	4315      	orrs	r5, r2
 8000e88:	2200      	movs	r2, #0
 8000e8a:	e611      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000e8c:	2280      	movs	r2, #128	; 0x80
 8000e8e:	0312      	lsls	r2, r2, #12
 8000e90:	4314      	orrs	r4, r2
 8000e92:	0324      	lsls	r4, r4, #12
 8000e94:	4a01      	ldr	r2, [pc, #4]	; (8000e9c <__aeabi_dmul+0x4cc>)
 8000e96:	0b24      	lsrs	r4, r4, #12
 8000e98:	e60a      	b.n	8000ab0 <__aeabi_dmul+0xe0>
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	000007ff 	.word	0x000007ff
 8000ea0:	0000043e 	.word	0x0000043e
 8000ea4:	0000041e 	.word	0x0000041e

08000ea8 <__aeabi_f2d>:
 8000ea8:	b570      	push	{r4, r5, r6, lr}
 8000eaa:	0043      	lsls	r3, r0, #1
 8000eac:	0246      	lsls	r6, r0, #9
 8000eae:	0fc4      	lsrs	r4, r0, #31
 8000eb0:	20fe      	movs	r0, #254	; 0xfe
 8000eb2:	0e1b      	lsrs	r3, r3, #24
 8000eb4:	1c59      	adds	r1, r3, #1
 8000eb6:	0a75      	lsrs	r5, r6, #9
 8000eb8:	4208      	tst	r0, r1
 8000eba:	d00c      	beq.n	8000ed6 <__aeabi_f2d+0x2e>
 8000ebc:	22e0      	movs	r2, #224	; 0xe0
 8000ebe:	0092      	lsls	r2, r2, #2
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	076d      	lsls	r5, r5, #29
 8000ec4:	0b36      	lsrs	r6, r6, #12
 8000ec6:	4463      	add	r3, ip
 8000ec8:	051b      	lsls	r3, r3, #20
 8000eca:	4333      	orrs	r3, r6
 8000ecc:	07e4      	lsls	r4, r4, #31
 8000ece:	4323      	orrs	r3, r4
 8000ed0:	0028      	movs	r0, r5
 8000ed2:	0019      	movs	r1, r3
 8000ed4:	bd70      	pop	{r4, r5, r6, pc}
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d114      	bne.n	8000f04 <__aeabi_f2d+0x5c>
 8000eda:	2d00      	cmp	r5, #0
 8000edc:	d01b      	beq.n	8000f16 <__aeabi_f2d+0x6e>
 8000ede:	0028      	movs	r0, r5
 8000ee0:	f000 f8ec 	bl	80010bc <__clzsi2>
 8000ee4:	280a      	cmp	r0, #10
 8000ee6:	dc1c      	bgt.n	8000f22 <__aeabi_f2d+0x7a>
 8000ee8:	230b      	movs	r3, #11
 8000eea:	002a      	movs	r2, r5
 8000eec:	1a1b      	subs	r3, r3, r0
 8000eee:	40da      	lsrs	r2, r3
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	3315      	adds	r3, #21
 8000ef4:	409d      	lsls	r5, r3
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <__aeabi_f2d+0x88>)
 8000ef8:	0312      	lsls	r2, r2, #12
 8000efa:	1a1b      	subs	r3, r3, r0
 8000efc:	055b      	lsls	r3, r3, #21
 8000efe:	0b16      	lsrs	r6, r2, #12
 8000f00:	0d5b      	lsrs	r3, r3, #21
 8000f02:	e7e1      	b.n	8000ec8 <__aeabi_f2d+0x20>
 8000f04:	2d00      	cmp	r5, #0
 8000f06:	d009      	beq.n	8000f1c <__aeabi_f2d+0x74>
 8000f08:	0b32      	lsrs	r2, r6, #12
 8000f0a:	2680      	movs	r6, #128	; 0x80
 8000f0c:	0336      	lsls	r6, r6, #12
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <__aeabi_f2d+0x8c>)
 8000f10:	076d      	lsls	r5, r5, #29
 8000f12:	4316      	orrs	r6, r2
 8000f14:	e7d8      	b.n	8000ec8 <__aeabi_f2d+0x20>
 8000f16:	2300      	movs	r3, #0
 8000f18:	2600      	movs	r6, #0
 8000f1a:	e7d5      	b.n	8000ec8 <__aeabi_f2d+0x20>
 8000f1c:	2600      	movs	r6, #0
 8000f1e:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <__aeabi_f2d+0x8c>)
 8000f20:	e7d2      	b.n	8000ec8 <__aeabi_f2d+0x20>
 8000f22:	0003      	movs	r3, r0
 8000f24:	002a      	movs	r2, r5
 8000f26:	3b0b      	subs	r3, #11
 8000f28:	409a      	lsls	r2, r3
 8000f2a:	2500      	movs	r5, #0
 8000f2c:	e7e3      	b.n	8000ef6 <__aeabi_f2d+0x4e>
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	00000389 	.word	0x00000389
 8000f34:	000007ff 	.word	0x000007ff

08000f38 <__aeabi_d2f>:
 8000f38:	0002      	movs	r2, r0
 8000f3a:	004b      	lsls	r3, r1, #1
 8000f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f3e:	0308      	lsls	r0, r1, #12
 8000f40:	0d5b      	lsrs	r3, r3, #21
 8000f42:	4e3d      	ldr	r6, [pc, #244]	; (8001038 <__aeabi_d2f+0x100>)
 8000f44:	0fcc      	lsrs	r4, r1, #31
 8000f46:	0a40      	lsrs	r0, r0, #9
 8000f48:	0f51      	lsrs	r1, r2, #29
 8000f4a:	1c5f      	adds	r7, r3, #1
 8000f4c:	4308      	orrs	r0, r1
 8000f4e:	00d5      	lsls	r5, r2, #3
 8000f50:	4237      	tst	r7, r6
 8000f52:	d00a      	beq.n	8000f6a <__aeabi_d2f+0x32>
 8000f54:	4939      	ldr	r1, [pc, #228]	; (800103c <__aeabi_d2f+0x104>)
 8000f56:	185e      	adds	r6, r3, r1
 8000f58:	2efe      	cmp	r6, #254	; 0xfe
 8000f5a:	dd16      	ble.n	8000f8a <__aeabi_d2f+0x52>
 8000f5c:	23ff      	movs	r3, #255	; 0xff
 8000f5e:	2100      	movs	r1, #0
 8000f60:	05db      	lsls	r3, r3, #23
 8000f62:	430b      	orrs	r3, r1
 8000f64:	07e0      	lsls	r0, r4, #31
 8000f66:	4318      	orrs	r0, r3
 8000f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d106      	bne.n	8000f7c <__aeabi_d2f+0x44>
 8000f6e:	4328      	orrs	r0, r5
 8000f70:	d027      	beq.n	8000fc2 <__aeabi_d2f+0x8a>
 8000f72:	2105      	movs	r1, #5
 8000f74:	0189      	lsls	r1, r1, #6
 8000f76:	0a49      	lsrs	r1, r1, #9
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	e7f1      	b.n	8000f60 <__aeabi_d2f+0x28>
 8000f7c:	4305      	orrs	r5, r0
 8000f7e:	d0ed      	beq.n	8000f5c <__aeabi_d2f+0x24>
 8000f80:	2180      	movs	r1, #128	; 0x80
 8000f82:	03c9      	lsls	r1, r1, #15
 8000f84:	23ff      	movs	r3, #255	; 0xff
 8000f86:	4301      	orrs	r1, r0
 8000f88:	e7ea      	b.n	8000f60 <__aeabi_d2f+0x28>
 8000f8a:	2e00      	cmp	r6, #0
 8000f8c:	dd1c      	ble.n	8000fc8 <__aeabi_d2f+0x90>
 8000f8e:	0192      	lsls	r2, r2, #6
 8000f90:	0011      	movs	r1, r2
 8000f92:	1e4a      	subs	r2, r1, #1
 8000f94:	4191      	sbcs	r1, r2
 8000f96:	00c0      	lsls	r0, r0, #3
 8000f98:	0f6d      	lsrs	r5, r5, #29
 8000f9a:	4301      	orrs	r1, r0
 8000f9c:	4329      	orrs	r1, r5
 8000f9e:	074b      	lsls	r3, r1, #29
 8000fa0:	d048      	beq.n	8001034 <__aeabi_d2f+0xfc>
 8000fa2:	230f      	movs	r3, #15
 8000fa4:	400b      	ands	r3, r1
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	d000      	beq.n	8000fac <__aeabi_d2f+0x74>
 8000faa:	3104      	adds	r1, #4
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	04db      	lsls	r3, r3, #19
 8000fb0:	400b      	ands	r3, r1
 8000fb2:	d03f      	beq.n	8001034 <__aeabi_d2f+0xfc>
 8000fb4:	1c72      	adds	r2, r6, #1
 8000fb6:	2efe      	cmp	r6, #254	; 0xfe
 8000fb8:	d0d0      	beq.n	8000f5c <__aeabi_d2f+0x24>
 8000fba:	0189      	lsls	r1, r1, #6
 8000fbc:	0a49      	lsrs	r1, r1, #9
 8000fbe:	b2d3      	uxtb	r3, r2
 8000fc0:	e7ce      	b.n	8000f60 <__aeabi_d2f+0x28>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	e7cb      	b.n	8000f60 <__aeabi_d2f+0x28>
 8000fc8:	0032      	movs	r2, r6
 8000fca:	3217      	adds	r2, #23
 8000fcc:	db22      	blt.n	8001014 <__aeabi_d2f+0xdc>
 8000fce:	2180      	movs	r1, #128	; 0x80
 8000fd0:	221e      	movs	r2, #30
 8000fd2:	0409      	lsls	r1, r1, #16
 8000fd4:	4308      	orrs	r0, r1
 8000fd6:	1b92      	subs	r2, r2, r6
 8000fd8:	2a1f      	cmp	r2, #31
 8000fda:	dd1d      	ble.n	8001018 <__aeabi_d2f+0xe0>
 8000fdc:	2102      	movs	r1, #2
 8000fde:	4249      	negs	r1, r1
 8000fe0:	1b8e      	subs	r6, r1, r6
 8000fe2:	0001      	movs	r1, r0
 8000fe4:	40f1      	lsrs	r1, r6
 8000fe6:	000e      	movs	r6, r1
 8000fe8:	2a20      	cmp	r2, #32
 8000fea:	d004      	beq.n	8000ff6 <__aeabi_d2f+0xbe>
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <__aeabi_d2f+0x108>)
 8000fee:	4694      	mov	ip, r2
 8000ff0:	4463      	add	r3, ip
 8000ff2:	4098      	lsls	r0, r3
 8000ff4:	4305      	orrs	r5, r0
 8000ff6:	0029      	movs	r1, r5
 8000ff8:	1e4d      	subs	r5, r1, #1
 8000ffa:	41a9      	sbcs	r1, r5
 8000ffc:	4331      	orrs	r1, r6
 8000ffe:	2600      	movs	r6, #0
 8001000:	074b      	lsls	r3, r1, #29
 8001002:	d1ce      	bne.n	8000fa2 <__aeabi_d2f+0x6a>
 8001004:	2080      	movs	r0, #128	; 0x80
 8001006:	000b      	movs	r3, r1
 8001008:	04c0      	lsls	r0, r0, #19
 800100a:	2201      	movs	r2, #1
 800100c:	4003      	ands	r3, r0
 800100e:	4201      	tst	r1, r0
 8001010:	d1d3      	bne.n	8000fba <__aeabi_d2f+0x82>
 8001012:	e7af      	b.n	8000f74 <__aeabi_d2f+0x3c>
 8001014:	2300      	movs	r3, #0
 8001016:	e7ac      	b.n	8000f72 <__aeabi_d2f+0x3a>
 8001018:	490a      	ldr	r1, [pc, #40]	; (8001044 <__aeabi_d2f+0x10c>)
 800101a:	468c      	mov	ip, r1
 800101c:	0029      	movs	r1, r5
 800101e:	4463      	add	r3, ip
 8001020:	40d1      	lsrs	r1, r2
 8001022:	409d      	lsls	r5, r3
 8001024:	000a      	movs	r2, r1
 8001026:	0029      	movs	r1, r5
 8001028:	4098      	lsls	r0, r3
 800102a:	1e4d      	subs	r5, r1, #1
 800102c:	41a9      	sbcs	r1, r5
 800102e:	4301      	orrs	r1, r0
 8001030:	4311      	orrs	r1, r2
 8001032:	e7e4      	b.n	8000ffe <__aeabi_d2f+0xc6>
 8001034:	0033      	movs	r3, r6
 8001036:	e79d      	b.n	8000f74 <__aeabi_d2f+0x3c>
 8001038:	000007fe 	.word	0x000007fe
 800103c:	fffffc80 	.word	0xfffffc80
 8001040:	fffffca2 	.word	0xfffffca2
 8001044:	fffffc82 	.word	0xfffffc82

08001048 <__aeabi_cfrcmple>:
 8001048:	4684      	mov	ip, r0
 800104a:	1c08      	adds	r0, r1, #0
 800104c:	4661      	mov	r1, ip
 800104e:	e7ff      	b.n	8001050 <__aeabi_cfcmpeq>

08001050 <__aeabi_cfcmpeq>:
 8001050:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001052:	f000 f8c5 	bl	80011e0 <__lesf2>
 8001056:	2800      	cmp	r0, #0
 8001058:	d401      	bmi.n	800105e <__aeabi_cfcmpeq+0xe>
 800105a:	2100      	movs	r1, #0
 800105c:	42c8      	cmn	r0, r1
 800105e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001060 <__aeabi_fcmpeq>:
 8001060:	b510      	push	{r4, lr}
 8001062:	f000 f849 	bl	80010f8 <__eqsf2>
 8001066:	4240      	negs	r0, r0
 8001068:	3001      	adds	r0, #1
 800106a:	bd10      	pop	{r4, pc}

0800106c <__aeabi_fcmplt>:
 800106c:	b510      	push	{r4, lr}
 800106e:	f000 f8b7 	bl	80011e0 <__lesf2>
 8001072:	2800      	cmp	r0, #0
 8001074:	db01      	blt.n	800107a <__aeabi_fcmplt+0xe>
 8001076:	2000      	movs	r0, #0
 8001078:	bd10      	pop	{r4, pc}
 800107a:	2001      	movs	r0, #1
 800107c:	bd10      	pop	{r4, pc}
 800107e:	46c0      	nop			; (mov r8, r8)

08001080 <__aeabi_fcmple>:
 8001080:	b510      	push	{r4, lr}
 8001082:	f000 f8ad 	bl	80011e0 <__lesf2>
 8001086:	2800      	cmp	r0, #0
 8001088:	dd01      	ble.n	800108e <__aeabi_fcmple+0xe>
 800108a:	2000      	movs	r0, #0
 800108c:	bd10      	pop	{r4, pc}
 800108e:	2001      	movs	r0, #1
 8001090:	bd10      	pop	{r4, pc}
 8001092:	46c0      	nop			; (mov r8, r8)

08001094 <__aeabi_fcmpgt>:
 8001094:	b510      	push	{r4, lr}
 8001096:	f000 f857 	bl	8001148 <__gesf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	dc01      	bgt.n	80010a2 <__aeabi_fcmpgt+0xe>
 800109e:	2000      	movs	r0, #0
 80010a0:	bd10      	pop	{r4, pc}
 80010a2:	2001      	movs	r0, #1
 80010a4:	bd10      	pop	{r4, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)

080010a8 <__aeabi_fcmpge>:
 80010a8:	b510      	push	{r4, lr}
 80010aa:	f000 f84d 	bl	8001148 <__gesf2>
 80010ae:	2800      	cmp	r0, #0
 80010b0:	da01      	bge.n	80010b6 <__aeabi_fcmpge+0xe>
 80010b2:	2000      	movs	r0, #0
 80010b4:	bd10      	pop	{r4, pc}
 80010b6:	2001      	movs	r0, #1
 80010b8:	bd10      	pop	{r4, pc}
 80010ba:	46c0      	nop			; (mov r8, r8)

080010bc <__clzsi2>:
 80010bc:	211c      	movs	r1, #28
 80010be:	2301      	movs	r3, #1
 80010c0:	041b      	lsls	r3, r3, #16
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d301      	bcc.n	80010ca <__clzsi2+0xe>
 80010c6:	0c00      	lsrs	r0, r0, #16
 80010c8:	3910      	subs	r1, #16
 80010ca:	0a1b      	lsrs	r3, r3, #8
 80010cc:	4298      	cmp	r0, r3
 80010ce:	d301      	bcc.n	80010d4 <__clzsi2+0x18>
 80010d0:	0a00      	lsrs	r0, r0, #8
 80010d2:	3908      	subs	r1, #8
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	4298      	cmp	r0, r3
 80010d8:	d301      	bcc.n	80010de <__clzsi2+0x22>
 80010da:	0900      	lsrs	r0, r0, #4
 80010dc:	3904      	subs	r1, #4
 80010de:	a202      	add	r2, pc, #8	; (adr r2, 80010e8 <__clzsi2+0x2c>)
 80010e0:	5c10      	ldrb	r0, [r2, r0]
 80010e2:	1840      	adds	r0, r0, r1
 80010e4:	4770      	bx	lr
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	02020304 	.word	0x02020304
 80010ec:	01010101 	.word	0x01010101
	...

080010f8 <__eqsf2>:
 80010f8:	b570      	push	{r4, r5, r6, lr}
 80010fa:	0042      	lsls	r2, r0, #1
 80010fc:	024e      	lsls	r6, r1, #9
 80010fe:	004c      	lsls	r4, r1, #1
 8001100:	0245      	lsls	r5, r0, #9
 8001102:	0a6d      	lsrs	r5, r5, #9
 8001104:	0e12      	lsrs	r2, r2, #24
 8001106:	0fc3      	lsrs	r3, r0, #31
 8001108:	0a76      	lsrs	r6, r6, #9
 800110a:	0e24      	lsrs	r4, r4, #24
 800110c:	0fc9      	lsrs	r1, r1, #31
 800110e:	2aff      	cmp	r2, #255	; 0xff
 8001110:	d00f      	beq.n	8001132 <__eqsf2+0x3a>
 8001112:	2cff      	cmp	r4, #255	; 0xff
 8001114:	d011      	beq.n	800113a <__eqsf2+0x42>
 8001116:	2001      	movs	r0, #1
 8001118:	42a2      	cmp	r2, r4
 800111a:	d000      	beq.n	800111e <__eqsf2+0x26>
 800111c:	bd70      	pop	{r4, r5, r6, pc}
 800111e:	42b5      	cmp	r5, r6
 8001120:	d1fc      	bne.n	800111c <__eqsf2+0x24>
 8001122:	428b      	cmp	r3, r1
 8001124:	d00d      	beq.n	8001142 <__eqsf2+0x4a>
 8001126:	2a00      	cmp	r2, #0
 8001128:	d1f8      	bne.n	800111c <__eqsf2+0x24>
 800112a:	0028      	movs	r0, r5
 800112c:	1e45      	subs	r5, r0, #1
 800112e:	41a8      	sbcs	r0, r5
 8001130:	e7f4      	b.n	800111c <__eqsf2+0x24>
 8001132:	2001      	movs	r0, #1
 8001134:	2d00      	cmp	r5, #0
 8001136:	d1f1      	bne.n	800111c <__eqsf2+0x24>
 8001138:	e7eb      	b.n	8001112 <__eqsf2+0x1a>
 800113a:	2001      	movs	r0, #1
 800113c:	2e00      	cmp	r6, #0
 800113e:	d1ed      	bne.n	800111c <__eqsf2+0x24>
 8001140:	e7e9      	b.n	8001116 <__eqsf2+0x1e>
 8001142:	2000      	movs	r0, #0
 8001144:	e7ea      	b.n	800111c <__eqsf2+0x24>
 8001146:	46c0      	nop			; (mov r8, r8)

08001148 <__gesf2>:
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	0042      	lsls	r2, r0, #1
 800114c:	0246      	lsls	r6, r0, #9
 800114e:	024d      	lsls	r5, r1, #9
 8001150:	004c      	lsls	r4, r1, #1
 8001152:	0fc3      	lsrs	r3, r0, #31
 8001154:	0a76      	lsrs	r6, r6, #9
 8001156:	0e12      	lsrs	r2, r2, #24
 8001158:	0a6d      	lsrs	r5, r5, #9
 800115a:	0e24      	lsrs	r4, r4, #24
 800115c:	0fc8      	lsrs	r0, r1, #31
 800115e:	2aff      	cmp	r2, #255	; 0xff
 8001160:	d01f      	beq.n	80011a2 <__gesf2+0x5a>
 8001162:	2cff      	cmp	r4, #255	; 0xff
 8001164:	d010      	beq.n	8001188 <__gesf2+0x40>
 8001166:	2a00      	cmp	r2, #0
 8001168:	d11f      	bne.n	80011aa <__gesf2+0x62>
 800116a:	4271      	negs	r1, r6
 800116c:	4171      	adcs	r1, r6
 800116e:	2c00      	cmp	r4, #0
 8001170:	d101      	bne.n	8001176 <__gesf2+0x2e>
 8001172:	2d00      	cmp	r5, #0
 8001174:	d01e      	beq.n	80011b4 <__gesf2+0x6c>
 8001176:	2900      	cmp	r1, #0
 8001178:	d10e      	bne.n	8001198 <__gesf2+0x50>
 800117a:	4283      	cmp	r3, r0
 800117c:	d01e      	beq.n	80011bc <__gesf2+0x74>
 800117e:	2102      	movs	r1, #2
 8001180:	1e58      	subs	r0, r3, #1
 8001182:	4008      	ands	r0, r1
 8001184:	3801      	subs	r0, #1
 8001186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001188:	2d00      	cmp	r5, #0
 800118a:	d126      	bne.n	80011da <__gesf2+0x92>
 800118c:	2a00      	cmp	r2, #0
 800118e:	d1f4      	bne.n	800117a <__gesf2+0x32>
 8001190:	4271      	negs	r1, r6
 8001192:	4171      	adcs	r1, r6
 8001194:	2900      	cmp	r1, #0
 8001196:	d0f0      	beq.n	800117a <__gesf2+0x32>
 8001198:	2800      	cmp	r0, #0
 800119a:	d1f4      	bne.n	8001186 <__gesf2+0x3e>
 800119c:	2001      	movs	r0, #1
 800119e:	4240      	negs	r0, r0
 80011a0:	e7f1      	b.n	8001186 <__gesf2+0x3e>
 80011a2:	2e00      	cmp	r6, #0
 80011a4:	d119      	bne.n	80011da <__gesf2+0x92>
 80011a6:	2cff      	cmp	r4, #255	; 0xff
 80011a8:	d0ee      	beq.n	8001188 <__gesf2+0x40>
 80011aa:	2c00      	cmp	r4, #0
 80011ac:	d1e5      	bne.n	800117a <__gesf2+0x32>
 80011ae:	2d00      	cmp	r5, #0
 80011b0:	d1e3      	bne.n	800117a <__gesf2+0x32>
 80011b2:	e7e4      	b.n	800117e <__gesf2+0x36>
 80011b4:	2000      	movs	r0, #0
 80011b6:	2e00      	cmp	r6, #0
 80011b8:	d0e5      	beq.n	8001186 <__gesf2+0x3e>
 80011ba:	e7e0      	b.n	800117e <__gesf2+0x36>
 80011bc:	42a2      	cmp	r2, r4
 80011be:	dc05      	bgt.n	80011cc <__gesf2+0x84>
 80011c0:	dbea      	blt.n	8001198 <__gesf2+0x50>
 80011c2:	42ae      	cmp	r6, r5
 80011c4:	d802      	bhi.n	80011cc <__gesf2+0x84>
 80011c6:	d3e7      	bcc.n	8001198 <__gesf2+0x50>
 80011c8:	2000      	movs	r0, #0
 80011ca:	e7dc      	b.n	8001186 <__gesf2+0x3e>
 80011cc:	4241      	negs	r1, r0
 80011ce:	4141      	adcs	r1, r0
 80011d0:	4248      	negs	r0, r1
 80011d2:	2102      	movs	r1, #2
 80011d4:	4008      	ands	r0, r1
 80011d6:	3801      	subs	r0, #1
 80011d8:	e7d5      	b.n	8001186 <__gesf2+0x3e>
 80011da:	2002      	movs	r0, #2
 80011dc:	4240      	negs	r0, r0
 80011de:	e7d2      	b.n	8001186 <__gesf2+0x3e>

080011e0 <__lesf2>:
 80011e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e2:	0042      	lsls	r2, r0, #1
 80011e4:	0246      	lsls	r6, r0, #9
 80011e6:	024d      	lsls	r5, r1, #9
 80011e8:	004c      	lsls	r4, r1, #1
 80011ea:	0fc3      	lsrs	r3, r0, #31
 80011ec:	0a76      	lsrs	r6, r6, #9
 80011ee:	0e12      	lsrs	r2, r2, #24
 80011f0:	0a6d      	lsrs	r5, r5, #9
 80011f2:	0e24      	lsrs	r4, r4, #24
 80011f4:	0fc8      	lsrs	r0, r1, #31
 80011f6:	2aff      	cmp	r2, #255	; 0xff
 80011f8:	d00d      	beq.n	8001216 <__lesf2+0x36>
 80011fa:	2cff      	cmp	r4, #255	; 0xff
 80011fc:	d00f      	beq.n	800121e <__lesf2+0x3e>
 80011fe:	2a00      	cmp	r2, #0
 8001200:	d123      	bne.n	800124a <__lesf2+0x6a>
 8001202:	4271      	negs	r1, r6
 8001204:	4171      	adcs	r1, r6
 8001206:	2c00      	cmp	r4, #0
 8001208:	d10f      	bne.n	800122a <__lesf2+0x4a>
 800120a:	2d00      	cmp	r5, #0
 800120c:	d10d      	bne.n	800122a <__lesf2+0x4a>
 800120e:	2000      	movs	r0, #0
 8001210:	2e00      	cmp	r6, #0
 8001212:	d014      	beq.n	800123e <__lesf2+0x5e>
 8001214:	e00d      	b.n	8001232 <__lesf2+0x52>
 8001216:	2e00      	cmp	r6, #0
 8001218:	d110      	bne.n	800123c <__lesf2+0x5c>
 800121a:	2cff      	cmp	r4, #255	; 0xff
 800121c:	d115      	bne.n	800124a <__lesf2+0x6a>
 800121e:	2d00      	cmp	r5, #0
 8001220:	d10c      	bne.n	800123c <__lesf2+0x5c>
 8001222:	2a00      	cmp	r2, #0
 8001224:	d103      	bne.n	800122e <__lesf2+0x4e>
 8001226:	4271      	negs	r1, r6
 8001228:	4171      	adcs	r1, r6
 800122a:	2900      	cmp	r1, #0
 800122c:	d108      	bne.n	8001240 <__lesf2+0x60>
 800122e:	4283      	cmp	r3, r0
 8001230:	d010      	beq.n	8001254 <__lesf2+0x74>
 8001232:	2102      	movs	r1, #2
 8001234:	1e58      	subs	r0, r3, #1
 8001236:	4008      	ands	r0, r1
 8001238:	3801      	subs	r0, #1
 800123a:	e000      	b.n	800123e <__lesf2+0x5e>
 800123c:	2002      	movs	r0, #2
 800123e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001240:	2800      	cmp	r0, #0
 8001242:	d1fc      	bne.n	800123e <__lesf2+0x5e>
 8001244:	2001      	movs	r0, #1
 8001246:	4240      	negs	r0, r0
 8001248:	e7f9      	b.n	800123e <__lesf2+0x5e>
 800124a:	2c00      	cmp	r4, #0
 800124c:	d1ef      	bne.n	800122e <__lesf2+0x4e>
 800124e:	2d00      	cmp	r5, #0
 8001250:	d1ed      	bne.n	800122e <__lesf2+0x4e>
 8001252:	e7ee      	b.n	8001232 <__lesf2+0x52>
 8001254:	42a2      	cmp	r2, r4
 8001256:	dc05      	bgt.n	8001264 <__lesf2+0x84>
 8001258:	dbf2      	blt.n	8001240 <__lesf2+0x60>
 800125a:	42ae      	cmp	r6, r5
 800125c:	d802      	bhi.n	8001264 <__lesf2+0x84>
 800125e:	d3ef      	bcc.n	8001240 <__lesf2+0x60>
 8001260:	2000      	movs	r0, #0
 8001262:	e7ec      	b.n	800123e <__lesf2+0x5e>
 8001264:	4241      	negs	r1, r0
 8001266:	4141      	adcs	r1, r0
 8001268:	4248      	negs	r0, r1
 800126a:	2102      	movs	r1, #2
 800126c:	4008      	ands	r0, r1
 800126e:	3801      	subs	r0, #1
 8001270:	e7e5      	b.n	800123e <__lesf2+0x5e>
 8001272:	46c0      	nop			; (mov r8, r8)

08001274 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_CAN_Init+0x64>)
 800127a:	4a18      	ldr	r2, [pc, #96]	; (80012dc <MX_CAN_Init+0x68>)
 800127c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_CAN_Init+0x64>)
 8001280:	2206      	movs	r2, #6
 8001282:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_CAN_Init+0x64>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <MX_CAN_Init+0x64>)
 800128c:	2200      	movs	r2, #0
 800128e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_CAN_Init+0x64>)
 8001292:	22a0      	movs	r2, #160	; 0xa0
 8001294:	02d2      	lsls	r2, r2, #11
 8001296:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_CAN_Init+0x64>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_CAN_Init+0x64>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_CAN_Init+0x64>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_CAN_Init+0x64>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_CAN_Init+0x64>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <MX_CAN_Init+0x64>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_CAN_Init+0x64>)
 80012be:	2200      	movs	r2, #0
 80012c0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <MX_CAN_Init+0x64>)
 80012c4:	0018      	movs	r0, r3
 80012c6:	f000 fbff 	bl	8001ac8 <HAL_CAN_Init>
 80012ca:	1e03      	subs	r3, r0, #0
 80012cc:	d001      	beq.n	80012d2 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80012ce:	f000 fa1f 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000006c 	.word	0x2000006c
 80012dc:	40006400 	.word	0x40006400

080012e0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b08b      	sub	sp, #44	; 0x2c
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	2414      	movs	r4, #20
 80012ea:	193b      	adds	r3, r7, r4
 80012ec:	0018      	movs	r0, r3
 80012ee:	2314      	movs	r3, #20
 80012f0:	001a      	movs	r2, r3
 80012f2:	2100      	movs	r1, #0
 80012f4:	f002 fb0e 	bl	8003914 <memset>
  if(canHandle->Instance==CAN)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1d      	ldr	r2, [pc, #116]	; (8001374 <HAL_CAN_MspInit+0x94>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d133      	bne.n	800136a <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001302:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <HAL_CAN_MspInit+0x98>)
 8001304:	69da      	ldr	r2, [r3, #28]
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <HAL_CAN_MspInit+0x98>)
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	0489      	lsls	r1, r1, #18
 800130c:	430a      	orrs	r2, r1
 800130e:	61da      	str	r2, [r3, #28]
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <HAL_CAN_MspInit+0x98>)
 8001312:	69da      	ldr	r2, [r3, #28]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	049b      	lsls	r3, r3, #18
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <HAL_CAN_MspInit+0x98>)
 8001320:	695a      	ldr	r2, [r3, #20]
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <HAL_CAN_MspInit+0x98>)
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0289      	lsls	r1, r1, #10
 8001328:	430a      	orrs	r2, r1
 800132a:	615a      	str	r2, [r3, #20]
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_CAN_MspInit+0x98>)
 800132e:	695a      	ldr	r2, [r3, #20]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	029b      	lsls	r3, r3, #10
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800133a:	193b      	adds	r3, r7, r4
 800133c:	22c0      	movs	r2, #192	; 0xc0
 800133e:	0152      	lsls	r2, r2, #5
 8001340:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	0021      	movs	r1, r4
 8001344:	187b      	adds	r3, r7, r1
 8001346:	2202      	movs	r2, #2
 8001348:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	187b      	adds	r3, r7, r1
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2203      	movs	r2, #3
 8001354:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	2204      	movs	r2, #4
 800135a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135c:	187a      	adds	r2, r7, r1
 800135e:	2390      	movs	r3, #144	; 0x90
 8001360:	05db      	lsls	r3, r3, #23
 8001362:	0011      	movs	r1, r2
 8001364:	0018      	movs	r0, r3
 8001366:	f000 ffa1 	bl	80022ac <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b00b      	add	sp, #44	; 0x2c
 8001370:	bd90      	pop	{r4, r7, pc}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	40006400 	.word	0x40006400
 8001378:	40021000 	.word	0x40021000

0800137c <CAN_Init>:
  /* USER CODE END CAN_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Init(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001380:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <CAN_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterIdHigh = 0;
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <CAN_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <CAN_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <CAN_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <CAN_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <CAN_Init+0x64>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	61da      	str	r2, [r3, #28]
	//sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
	sFilterConfig.FilterActivation = ENABLE;
 80013a4:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <CAN_Init+0x64>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	621a      	str	r2, [r3, #32]
	HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 80013aa:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <CAN_Init+0x64>)
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <CAN_Init+0x68>)
 80013ae:	0011      	movs	r1, r2
 80013b0:	0018      	movs	r0, r3
 80013b2:	f000 fc87 	bl	8001cc4 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <CAN_Init+0x68>)
 80013b8:	2102      	movs	r1, #2
 80013ba:	0018      	movs	r0, r3
 80013bc:	f000 fe98 	bl	80020f0 <HAL_CAN_ActivateNotification>

	can_TX_Header.DLC = 1;
 80013c0:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <CAN_Init+0x6c>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	611a      	str	r2, [r3, #16]
	can_TX_Header.IDE = CAN_ID_STD;
 80013c6:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <CAN_Init+0x6c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
	can_TX_Header.RTR = CAN_RTR_DATA;
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <CAN_Init+0x6c>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
	can_TX_Header.StdId = header_id;
 80013d2:	220a      	movs	r2, #10
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <CAN_Init+0x6c>)
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	2000002c 	.word	0x2000002c
 80013e4:	2000006c 	.word	0x2000006c
 80013e8:	20000054 	.word	0x20000054

080013ec <CAN_Send_Data>:
void CAN_Send_Data(float val) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]

	can1++;
 80013f4:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <CAN_Send_Data+0x44>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	1c5a      	adds	r2, r3, #1
 80013fa:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <CAN_Send_Data+0x44>)
 80013fc:	601a      	str	r2, [r3, #0]
	uint8_t can_data = (uint8_t)val;
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7fe ff0e 	bl	8000220 <__aeabi_f2uiz>
 8001404:	0003      	movs	r3, r0
 8001406:	b2da      	uxtb	r2, r3
 8001408:	210f      	movs	r1, #15
 800140a:	187b      	adds	r3, r7, r1
 800140c:	701a      	strb	r2, [r3, #0]
	if(HAL_CAN_AddTxMessage(&hcan, &can_TX_Header, &can_data, &TxMailbox) == HAL_OK) {
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <CAN_Send_Data+0x48>)
 8001410:	187a      	adds	r2, r7, r1
 8001412:	4909      	ldr	r1, [pc, #36]	; (8001438 <CAN_Send_Data+0x4c>)
 8001414:	4809      	ldr	r0, [pc, #36]	; (800143c <CAN_Send_Data+0x50>)
 8001416:	f000 fd8d 	bl	8001f34 <HAL_CAN_AddTxMessage>
 800141a:	1e03      	subs	r3, r0, #0
 800141c:	d104      	bne.n	8001428 <CAN_Send_Data+0x3c>
		can2++;
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <CAN_Send_Data+0x54>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	1c5a      	adds	r2, r3, #1
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <CAN_Send_Data+0x54>)
 8001426:	601a      	str	r2, [r3, #0]
	}
}
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	b004      	add	sp, #16
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200000c0 	.word	0x200000c0
 8001434:	200000b0 	.word	0x200000b0
 8001438:	20000054 	.word	0x20000054
 800143c:	2000006c 	.word	0x2000006c
 8001440:	200000b4 	.word	0x200000b4

08001444 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	0018      	movs	r0, r3
 800144e:	2314      	movs	r3, #20
 8001450:	001a      	movs	r2, r3
 8001452:	2100      	movs	r1, #0
 8001454:	f002 fa5e 	bl	8003914 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <MX_GPIO_Init+0x8c>)
 800145a:	695a      	ldr	r2, [r3, #20]
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <MX_GPIO_Init+0x8c>)
 800145e:	2180      	movs	r1, #128	; 0x80
 8001460:	0289      	lsls	r1, r1, #10
 8001462:	430a      	orrs	r2, r1
 8001464:	615a      	str	r2, [r3, #20]
 8001466:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <MX_GPIO_Init+0x8c>)
 8001468:	695a      	ldr	r2, [r3, #20]
 800146a:	2380      	movs	r3, #128	; 0x80
 800146c:	029b      	lsls	r3, r3, #10
 800146e:	4013      	ands	r3, r2
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001474:	2390      	movs	r3, #144	; 0x90
 8001476:	05db      	lsls	r3, r3, #23
 8001478:	2200      	movs	r2, #0
 800147a:	2120      	movs	r1, #32
 800147c:	0018      	movs	r0, r3
 800147e:	f001 f89a 	bl	80025b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2220      	movs	r2, #32
 8001486:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	2201      	movs	r2, #1
 800148c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800149a:	1d3a      	adds	r2, r7, #4
 800149c:	2390      	movs	r3, #144	; 0x90
 800149e:	05db      	lsls	r3, r3, #23
 80014a0:	0011      	movs	r1, r2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 ff02 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2240      	movs	r2, #64	; 0x40
 80014ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80014ba:	1d3a      	adds	r2, r7, #4
 80014bc:	2390      	movs	r3, #144	; 0x90
 80014be:	05db      	lsls	r3, r3, #23
 80014c0:	0011      	movs	r1, r2
 80014c2:	0018      	movs	r0, r3
 80014c4:	f000 fef2 	bl	80022ac <HAL_GPIO_Init>

}
 80014c8:	46c0      	nop			; (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b006      	add	sp, #24
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40021000 	.word	0x40021000

080014d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d4:	b5b0      	push	{r4, r5, r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d8:	f000 fa6e 	bl	80019b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014dc:	f000 f8a6 	bl	800162c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e0:	f7ff ffb0 	bl	8001444 <MX_GPIO_Init>
  MX_CAN_Init();
 80014e4:	f7ff fec6 	bl	8001274 <MX_CAN_Init>
  MX_TIM2_Init();
 80014e8:	f000 f960 	bl	80017ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  CAN_Init();
 80014ec:	f7ff ff46 	bl	800137c <CAN_Init>
  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 80014f0:	4a45      	ldr	r2, [pc, #276]	; (8001608 <main+0x134>)
 80014f2:	4b46      	ldr	r3, [pc, #280]	; (800160c <main+0x138>)
 80014f4:	0011      	movs	r1, r2
 80014f6:	0018      	movs	r0, r3
 80014f8:	f000 fbe4 	bl	8001cc4 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan);
 80014fc:	4b43      	ldr	r3, [pc, #268]	; (800160c <main+0x138>)
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 fcd2 	bl	8001ea8 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001504:	4b41      	ldr	r3, [pc, #260]	; (800160c <main+0x138>)
 8001506:	2102      	movs	r1, #2
 8001508:	0018      	movs	r0, r3
 800150a:	f000 fdf1 	bl	80020f0 <HAL_CAN_ActivateNotification>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800150e:	2390      	movs	r3, #144	; 0x90
 8001510:	05db      	lsls	r3, r3, #23
 8001512:	2200      	movs	r2, #0
 8001514:	2120      	movs	r1, #32
 8001516:	0018      	movs	r0, r3
 8001518:	f001 f84d 	bl	80025b6 <HAL_GPIO_WritePin>
		  usDelay(3);
 800151c:	2003      	movs	r0, #3
 800151e:	f000 f8c1 	bl	80016a4 <usDelay>
		  //1. Output 10 usec TRIG
		  		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8001522:	2390      	movs	r3, #144	; 0x90
 8001524:	05db      	lsls	r3, r3, #23
 8001526:	2201      	movs	r2, #1
 8001528:	2120      	movs	r1, #32
 800152a:	0018      	movs	r0, r3
 800152c:	f001 f843 	bl	80025b6 <HAL_GPIO_WritePin>
		  		usDelay(10);
 8001530:	200a      	movs	r0, #10
 8001532:	f000 f8b7 	bl	80016a4 <usDelay>
		  		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001536:	2390      	movs	r3, #144	; 0x90
 8001538:	05db      	lsls	r3, r3, #23
 800153a:	2200      	movs	r2, #0
 800153c:	2120      	movs	r1, #32
 800153e:	0018      	movs	r0, r3
 8001540:	f001 f839 	bl	80025b6 <HAL_GPIO_WritePin>

		  		//2. Wait for ECHO pin rising edge
		  		while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET);
 8001544:	46c0      	nop			; (mov r8, r8)
 8001546:	2390      	movs	r3, #144	; 0x90
 8001548:	05db      	lsls	r3, r3, #23
 800154a:	2140      	movs	r1, #64	; 0x40
 800154c:	0018      	movs	r0, r3
 800154e:	f001 f815 	bl	800257c <HAL_GPIO_ReadPin>
 8001552:	1e03      	subs	r3, r0, #0
 8001554:	d0f7      	beq.n	8001546 <main+0x72>

		  		//3. Start measuring ECHO pulse width in usec
		  		numTicks = 0;
 8001556:	4b2e      	ldr	r3, [pc, #184]	; (8001610 <main+0x13c>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
		  		while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 800155c:	e007      	b.n	800156e <main+0x9a>
		  		{
		  			numTicks++;
 800155e:	4b2c      	ldr	r3, [pc, #176]	; (8001610 <main+0x13c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	4b2a      	ldr	r3, [pc, #168]	; (8001610 <main+0x13c>)
 8001566:	601a      	str	r2, [r3, #0]
		  			usDelay(2); //2.8usec
 8001568:	2002      	movs	r0, #2
 800156a:	f000 f89b 	bl	80016a4 <usDelay>
		  		while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 800156e:	2390      	movs	r3, #144	; 0x90
 8001570:	05db      	lsls	r3, r3, #23
 8001572:	2140      	movs	r1, #64	; 0x40
 8001574:	0018      	movs	r0, r3
 8001576:	f001 f801 	bl	800257c <HAL_GPIO_ReadPin>
 800157a:	0003      	movs	r3, r0
 800157c:	2b01      	cmp	r3, #1
 800157e:	d0ee      	beq.n	800155e <main+0x8a>
		  		};

		  		//4. Estimate distance in cm
		  		distance = (numTicks + 0.0f)*2.8*speedOfSound*1.75;
 8001580:	4b23      	ldr	r3, [pc, #140]	; (8001610 <main+0x13c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	0018      	movs	r0, r3
 8001586:	f7ff f9e7 	bl	8000958 <__aeabi_ui2f>
 800158a:	1c03      	adds	r3, r0, #0
 800158c:	2100      	movs	r1, #0
 800158e:	1c18      	adds	r0, r3, #0
 8001590:	f7fe fe5e 	bl	8000250 <__aeabi_fadd>
 8001594:	1c03      	adds	r3, r0, #0
 8001596:	1c18      	adds	r0, r3, #0
 8001598:	f7ff fc86 	bl	8000ea8 <__aeabi_f2d>
 800159c:	4a1d      	ldr	r2, [pc, #116]	; (8001614 <main+0x140>)
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <main+0x144>)
 80015a0:	f7ff fa16 	bl	80009d0 <__aeabi_dmul>
 80015a4:	0002      	movs	r2, r0
 80015a6:	000b      	movs	r3, r1
 80015a8:	0014      	movs	r4, r2
 80015aa:	001d      	movs	r5, r3
 80015ac:	4b1b      	ldr	r3, [pc, #108]	; (800161c <main+0x148>)
 80015ae:	1c18      	adds	r0, r3, #0
 80015b0:	f7ff fc7a 	bl	8000ea8 <__aeabi_f2d>
 80015b4:	0002      	movs	r2, r0
 80015b6:	000b      	movs	r3, r1
 80015b8:	0020      	movs	r0, r4
 80015ba:	0029      	movs	r1, r5
 80015bc:	f7ff fa08 	bl	80009d0 <__aeabi_dmul>
 80015c0:	0002      	movs	r2, r0
 80015c2:	000b      	movs	r3, r1
 80015c4:	0010      	movs	r0, r2
 80015c6:	0019      	movs	r1, r3
 80015c8:	2200      	movs	r2, #0
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <main+0x14c>)
 80015cc:	f7ff fa00 	bl	80009d0 <__aeabi_dmul>
 80015d0:	0002      	movs	r2, r0
 80015d2:	000b      	movs	r3, r1
 80015d4:	0010      	movs	r0, r2
 80015d6:	0019      	movs	r1, r3
 80015d8:	f7ff fcae 	bl	8000f38 <__aeabi_d2f>
 80015dc:	1c02      	adds	r2, r0, #0
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <main+0x150>)
 80015e0:	601a      	str	r2, [r3, #0]
		  		CAN_Send_Data(distance);
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <main+0x150>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	1c18      	adds	r0, r3, #0
 80015e8:	f7ff ff00 	bl	80013ec <CAN_Send_Data>
		  		//5. Print to UART terminal for debugging
		  		//sprintf(uartBuf, "Distance (cm)  = %.1f\r\n", distance);
		  	//	HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
		  		dis2 = (uint8_t)distance;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <main+0x150>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	1c18      	adds	r0, r3, #0
 80015f2:	f7fe fe15 	bl	8000220 <__aeabi_f2uiz>
 80015f6:	0003      	movs	r3, r0
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <main+0x154>)
 80015fc:	701a      	strb	r2, [r3, #0]
		  		HAL_Delay(100);
 80015fe:	2064      	movs	r0, #100	; 0x64
 8001600:	f000 fa3e 	bl	8001a80 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001604:	e783      	b.n	800150e <main+0x3a>
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	2000002c 	.word	0x2000002c
 800160c:	2000006c 	.word	0x2000006c
 8001610:	20000028 	.word	0x20000028
 8001614:	66666666 	.word	0x66666666
 8001618:	40066666 	.word	0x40066666
 800161c:	3c8c7e28 	.word	0x3c8c7e28
 8001620:	3ffc0000 	.word	0x3ffc0000
 8001624:	200000b8 	.word	0x200000b8
 8001628:	200000bc 	.word	0x200000bc

0800162c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b093      	sub	sp, #76	; 0x4c
 8001630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001632:	2414      	movs	r4, #20
 8001634:	193b      	adds	r3, r7, r4
 8001636:	0018      	movs	r0, r3
 8001638:	2334      	movs	r3, #52	; 0x34
 800163a:	001a      	movs	r2, r3
 800163c:	2100      	movs	r1, #0
 800163e:	f002 f969 	bl	8003914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	0018      	movs	r0, r3
 8001646:	2310      	movs	r3, #16
 8001648:	001a      	movs	r2, r3
 800164a:	2100      	movs	r1, #0
 800164c:	f002 f962 	bl	8003914 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8001650:	193b      	adds	r3, r7, r4
 8001652:	2220      	movs	r2, #32
 8001654:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001656:	193b      	adds	r3, r7, r4
 8001658:	2201      	movs	r2, #1
 800165a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800165c:	193b      	adds	r3, r7, r4
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001662:	193b      	adds	r3, r7, r4
 8001664:	0018      	movs	r0, r3
 8001666:	f000 ffc3 	bl	80025f0 <HAL_RCC_OscConfig>
 800166a:	1e03      	subs	r3, r0, #0
 800166c:	d001      	beq.n	8001672 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800166e:	f000 f84f 	bl	8001710 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2207      	movs	r2, #7
 8001676:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	2203      	movs	r2, #3
 800167c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	2101      	movs	r1, #1
 800168e:	0018      	movs	r0, r3
 8001690:	f001 fb34 	bl	8002cfc <HAL_RCC_ClockConfig>
 8001694:	1e03      	subs	r3, r0, #0
 8001696:	d001      	beq.n	800169c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001698:	f000 f83a 	bl	8001710 <Error_Handler>
  }
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b013      	add	sp, #76	; 0x4c
 80016a2:	bd90      	pop	{r4, r7, pc}

080016a4 <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d801      	bhi.n	80016b6 <usDelay+0x12>
 80016b2:	2302      	movs	r3, #2
 80016b4:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1; 	/*sets the value in the auto-reload register*/
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	05db      	lsls	r3, r3, #23
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	3a01      	subs	r2, #1
 80016be:	62da      	str	r2, [r3, #44]	; 0x2c
	usTIM->EGR = 1; 			/*Re-initialises the timer*/
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	05db      	lsls	r3, r3, #23
 80016c4:	2201      	movs	r2, #1
 80016c6:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1; 		//Resets the flag
 80016c8:	2380      	movs	r3, #128	; 0x80
 80016ca:	05db      	lsls	r3, r3, #23
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	2380      	movs	r3, #128	; 0x80
 80016d0:	05db      	lsls	r3, r3, #23
 80016d2:	2101      	movs	r1, #1
 80016d4:	438a      	bics	r2, r1
 80016d6:	611a      	str	r2, [r3, #16]
	usTIM->CR1 |= 1; 		//Enables the counter
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	05db      	lsls	r3, r3, #23
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	2380      	movs	r3, #128	; 0x80
 80016e0:	05db      	lsls	r3, r3, #23
 80016e2:	2101      	movs	r1, #1
 80016e4:	430a      	orrs	r2, r1
 80016e6:	601a      	str	r2, [r3, #0]
	while((usTIM->SR&0x0001) != 1);
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	2380      	movs	r3, #128	; 0x80
 80016ec:	05db      	lsls	r3, r3, #23
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	2201      	movs	r2, #1
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d1f8      	bne.n	80016ea <usDelay+0x46>
	usTIM->SR &= ~(0x0001);
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	05db      	lsls	r3, r3, #23
 80016fc:	691a      	ldr	r2, [r3, #16]
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	05db      	lsls	r3, r3, #23
 8001702:	2101      	movs	r1, #1
 8001704:	438a      	bics	r2, r1
 8001706:	611a      	str	r2, [r3, #16]
}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b002      	add	sp, #8
 800170e:	bd80      	pop	{r7, pc}

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001718:	e7fe      	b.n	8001718 <Error_Handler+0x8>
	...

0800171c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_MspInit+0x50>)
 8001724:	699a      	ldr	r2, [r3, #24]
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_MspInit+0x50>)
 8001728:	2101      	movs	r1, #1
 800172a:	430a      	orrs	r2, r1
 800172c:	619a      	str	r2, [r3, #24]
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_MspInit+0x50>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	2201      	movs	r2, #1
 8001734:	4013      	ands	r3, r2
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	4b0c      	ldr	r3, [pc, #48]	; (800176c <HAL_MspInit+0x50>)
 800173c:	69da      	ldr	r2, [r3, #28]
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <HAL_MspInit+0x50>)
 8001740:	2180      	movs	r1, #128	; 0x80
 8001742:	0549      	lsls	r1, r1, #21
 8001744:	430a      	orrs	r2, r1
 8001746:	61da      	str	r2, [r3, #28]
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <HAL_MspInit+0x50>)
 800174a:	69da      	ldr	r2, [r3, #28]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	055b      	lsls	r3, r3, #21
 8001750:	4013      	ands	r3, r2
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <HAL_MspInit+0x54>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <HAL_MspInit+0x54>)
 800175c:	2110      	movs	r1, #16
 800175e:	430a      	orrs	r2, r1
 8001760:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	46bd      	mov	sp, r7
 8001766:	b002      	add	sp, #8
 8001768:	bd80      	pop	{r7, pc}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	40021000 	.word	0x40021000
 8001770:	40010000 	.word	0x40010000

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <NMI_Handler+0x4>

0800177a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <HardFault_Handler+0x4>

08001780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001798:	f000 f956 	bl	8001a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179c:	46c0      	nop			; (mov r8, r8)
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08a      	sub	sp, #40	; 0x28
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b2:	2318      	movs	r3, #24
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	0018      	movs	r0, r3
 80017b8:	2310      	movs	r3, #16
 80017ba:	001a      	movs	r2, r3
 80017bc:	2100      	movs	r1, #0
 80017be:	f002 f8a9 	bl	8003914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c2:	2310      	movs	r3, #16
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	0018      	movs	r0, r3
 80017c8:	2308      	movs	r3, #8
 80017ca:	001a      	movs	r2, r3
 80017cc:	2100      	movs	r1, #0
 80017ce:	f002 f8a1 	bl	8003914 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80017d2:	003b      	movs	r3, r7
 80017d4:	0018      	movs	r0, r3
 80017d6:	2310      	movs	r3, #16
 80017d8:	001a      	movs	r2, r3
 80017da:	2100      	movs	r1, #0
 80017dc:	f002 f89a 	bl	8003914 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017e0:	4b2e      	ldr	r3, [pc, #184]	; (800189c <MX_TIM2_Init+0xf0>)
 80017e2:	2280      	movs	r2, #128	; 0x80
 80017e4:	05d2      	lsls	r2, r2, #23
 80017e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80017e8:	4b2c      	ldr	r3, [pc, #176]	; (800189c <MX_TIM2_Init+0xf0>)
 80017ea:	222f      	movs	r2, #47	; 0x2f
 80017ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b2b      	ldr	r3, [pc, #172]	; (800189c <MX_TIM2_Init+0xf0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80017f4:	4b29      	ldr	r3, [pc, #164]	; (800189c <MX_TIM2_Init+0xf0>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	4252      	negs	r2, r2
 80017fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b27      	ldr	r3, [pc, #156]	; (800189c <MX_TIM2_Init+0xf0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001802:	4b26      	ldr	r3, [pc, #152]	; (800189c <MX_TIM2_Init+0xf0>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001808:	4b24      	ldr	r3, [pc, #144]	; (800189c <MX_TIM2_Init+0xf0>)
 800180a:	0018      	movs	r0, r3
 800180c:	f001 fbd0 	bl	8002fb0 <HAL_TIM_Base_Init>
 8001810:	1e03      	subs	r3, r0, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001814:	f7ff ff7c 	bl	8001710 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001818:	2118      	movs	r1, #24
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2280      	movs	r2, #128	; 0x80
 800181e:	0152      	lsls	r2, r2, #5
 8001820:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001822:	187a      	adds	r2, r7, r1
 8001824:	4b1d      	ldr	r3, [pc, #116]	; (800189c <MX_TIM2_Init+0xf0>)
 8001826:	0011      	movs	r1, r2
 8001828:	0018      	movs	r0, r3
 800182a:	f001 fcff 	bl	800322c <HAL_TIM_ConfigClockSource>
 800182e:	1e03      	subs	r3, r0, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001832:	f7ff ff6d 	bl	8001710 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001836:	4b19      	ldr	r3, [pc, #100]	; (800189c <MX_TIM2_Init+0xf0>)
 8001838:	0018      	movs	r0, r3
 800183a:	f001 fc09 	bl	8003050 <HAL_TIM_IC_Init>
 800183e:	1e03      	subs	r3, r0, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001842:	f7ff ff65 	bl	8001710 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001846:	2110      	movs	r1, #16
 8001848:	187b      	adds	r3, r7, r1
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184e:	187b      	adds	r3, r7, r1
 8001850:	2200      	movs	r2, #0
 8001852:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001854:	187a      	adds	r2, r7, r1
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_TIM2_Init+0xf0>)
 8001858:	0011      	movs	r1, r2
 800185a:	0018      	movs	r0, r3
 800185c:	f001 ffde 	bl	800381c <HAL_TIMEx_MasterConfigSynchronization>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001864:	f7ff ff54 	bl	8001710 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001868:	003b      	movs	r3, r7
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800186e:	003b      	movs	r3, r7
 8001870:	2201      	movs	r2, #1
 8001872:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001874:	003b      	movs	r3, r7
 8001876:	2200      	movs	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800187a:	003b      	movs	r3, r7
 800187c:	2200      	movs	r2, #0
 800187e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001880:	0039      	movs	r1, r7
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <MX_TIM2_Init+0xf0>)
 8001884:	2200      	movs	r2, #0
 8001886:	0018      	movs	r0, r3
 8001888:	f001 fc3a 	bl	8003100 <HAL_TIM_IC_ConfigChannel>
 800188c:	1e03      	subs	r3, r0, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001890:	f7ff ff3e 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001894:	46c0      	nop			; (mov r8, r8)
 8001896:	46bd      	mov	sp, r7
 8001898:	b00a      	add	sp, #40	; 0x28
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200000cc 	.word	0x200000cc

080018a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b08b      	sub	sp, #44	; 0x2c
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	2414      	movs	r4, #20
 80018aa:	193b      	adds	r3, r7, r4
 80018ac:	0018      	movs	r0, r3
 80018ae:	2314      	movs	r3, #20
 80018b0:	001a      	movs	r2, r3
 80018b2:	2100      	movs	r1, #0
 80018b4:	f002 f82e 	bl	8003914 <memset>
  if(tim_baseHandle->Instance==TIM2)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	05db      	lsls	r3, r3, #23
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d130      	bne.n	8001926 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018c4:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018c6:	69da      	ldr	r2, [r3, #28]
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018ca:	2101      	movs	r1, #1
 80018cc:	430a      	orrs	r2, r1
 80018ce:	61da      	str	r2, [r3, #28]
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018d2:	69db      	ldr	r3, [r3, #28]
 80018d4:	2201      	movs	r2, #1
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018dc:	4b14      	ldr	r3, [pc, #80]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018de:	695a      	ldr	r2, [r3, #20]
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018e2:	2180      	movs	r1, #128	; 0x80
 80018e4:	0289      	lsls	r1, r1, #10
 80018e6:	430a      	orrs	r2, r1
 80018e8:	615a      	str	r2, [r3, #20]
 80018ea:	4b11      	ldr	r3, [pc, #68]	; (8001930 <HAL_TIM_Base_MspInit+0x90>)
 80018ec:	695a      	ldr	r2, [r3, #20]
 80018ee:	2380      	movs	r3, #128	; 0x80
 80018f0:	029b      	lsls	r3, r3, #10
 80018f2:	4013      	ands	r3, r2
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018f8:	0021      	movs	r1, r4
 80018fa:	187b      	adds	r3, r7, r1
 80018fc:	2201      	movs	r2, #1
 80018fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	187b      	adds	r3, r7, r1
 8001902:	2202      	movs	r2, #2
 8001904:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	187b      	adds	r3, r7, r1
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	187b      	adds	r3, r7, r1
 800190e:	2200      	movs	r2, #0
 8001910:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001912:	187b      	adds	r3, r7, r1
 8001914:	2202      	movs	r2, #2
 8001916:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001918:	187a      	adds	r2, r7, r1
 800191a:	2390      	movs	r3, #144	; 0x90
 800191c:	05db      	lsls	r3, r3, #23
 800191e:	0011      	movs	r1, r2
 8001920:	0018      	movs	r0, r3
 8001922:	f000 fcc3 	bl	80022ac <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	46bd      	mov	sp, r7
 800192a:	b00b      	add	sp, #44	; 0x2c
 800192c:	bd90      	pop	{r4, r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	40021000 	.word	0x40021000

08001934 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001936:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001938:	4813      	ldr	r0, [pc, #76]	; (8001988 <LoopForever+0x6>)
    LDR R1, [R0]
 800193a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800193c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800193e:	4a13      	ldr	r2, [pc, #76]	; (800198c <LoopForever+0xa>)
    CMP R1, R2
 8001940:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001942:	d105      	bne.n	8001950 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001944:	4812      	ldr	r0, [pc, #72]	; (8001990 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001946:	4913      	ldr	r1, [pc, #76]	; (8001994 <LoopForever+0x12>)
    STR R1, [R0]
 8001948:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800194a:	4813      	ldr	r0, [pc, #76]	; (8001998 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800194c:	4913      	ldr	r1, [pc, #76]	; (800199c <LoopForever+0x1a>)
    STR R1, [R0]
 800194e:	6001      	str	r1, [r0, #0]

08001950 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001950:	4813      	ldr	r0, [pc, #76]	; (80019a0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001952:	4914      	ldr	r1, [pc, #80]	; (80019a4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001954:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <LoopForever+0x26>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001958:	e002      	b.n	8001960 <LoopCopyDataInit>

0800195a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800195c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195e:	3304      	adds	r3, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001964:	d3f9      	bcc.n	800195a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001968:	4c11      	ldr	r4, [pc, #68]	; (80019b0 <LoopForever+0x2e>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800196c:	e001      	b.n	8001972 <LoopFillZerobss>

0800196e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001970:	3204      	adds	r2, #4

08001972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001974:	d3fb      	bcc.n	800196e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001976:	f7ff ff14 	bl	80017a2 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800197a:	f001 ffa7 	bl	80038cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800197e:	f7ff fda9 	bl	80014d4 <main>

08001982 <LoopForever>:

LoopForever:
    b LoopForever
 8001982:	e7fe      	b.n	8001982 <LoopForever>
  ldr   r0, =_estack
 8001984:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001988:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800198c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001990:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001994:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001998:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800199c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80019a8:	080039b4 	.word	0x080039b4
  ldr r2, =_sbss
 80019ac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80019b0:	20000118 	.word	0x20000118

080019b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC1_IRQHandler>
	...

080019b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019bc:	4b07      	ldr	r3, [pc, #28]	; (80019dc <HAL_Init+0x24>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_Init+0x24>)
 80019c2:	2110      	movs	r1, #16
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019c8:	2000      	movs	r0, #0
 80019ca:	f000 f809 	bl	80019e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ce:	f7ff fea5 	bl	800171c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	40022000 	.word	0x40022000

080019e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e0:	b590      	push	{r4, r7, lr}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019e8:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <HAL_InitTick+0x5c>)
 80019ea:	681c      	ldr	r4, [r3, #0]
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <HAL_InitTick+0x60>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	0019      	movs	r1, r3
 80019f2:	23fa      	movs	r3, #250	; 0xfa
 80019f4:	0098      	lsls	r0, r3, #2
 80019f6:	f7fe fb87 	bl	8000108 <__udivsi3>
 80019fa:	0003      	movs	r3, r0
 80019fc:	0019      	movs	r1, r3
 80019fe:	0020      	movs	r0, r4
 8001a00:	f7fe fb82 	bl	8000108 <__udivsi3>
 8001a04:	0003      	movs	r3, r0
 8001a06:	0018      	movs	r0, r3
 8001a08:	f000 fc43 	bl	8002292 <HAL_SYSTICK_Config>
 8001a0c:	1e03      	subs	r3, r0, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e00f      	b.n	8001a34 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d80b      	bhi.n	8001a32 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	425b      	negs	r3, r3
 8001a20:	2200      	movs	r2, #0
 8001a22:	0018      	movs	r0, r3
 8001a24:	f000 fc20 	bl	8002268 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_InitTick+0x64>)
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b003      	add	sp, #12
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000008 	.word	0x20000008
 8001a44:	20000004 	.word	0x20000004

08001a48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <HAL_IncTick+0x1c>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	001a      	movs	r2, r3
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_IncTick+0x20>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	18d2      	adds	r2, r2, r3
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <HAL_IncTick+0x20>)
 8001a5a:	601a      	str	r2, [r3, #0]
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000114 	.word	0x20000114

08001a6c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a70:	4b02      	ldr	r3, [pc, #8]	; (8001a7c <HAL_GetTick+0x10>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	0018      	movs	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	20000114 	.word	0x20000114

08001a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a88:	f7ff fff0 	bl	8001a6c <HAL_GetTick>
 8001a8c:	0003      	movs	r3, r0
 8001a8e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3301      	adds	r3, #1
 8001a98:	d005      	beq.n	8001aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <HAL_Delay+0x44>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	001a      	movs	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	189b      	adds	r3, r3, r2
 8001aa4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	f7ff ffe0 	bl	8001a6c <HAL_GetTick>
 8001aac:	0002      	movs	r2, r0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d8f7      	bhi.n	8001aa8 <HAL_Delay+0x28>
  {
  }
}
 8001ab8:	46c0      	nop			; (mov r8, r8)
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b004      	add	sp, #16
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	46c0      	nop			; (mov r8, r8)
 8001ac4:	20000008 	.word	0x20000008

08001ac8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e0f0      	b.n	8001cbc <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2220      	movs	r2, #32
 8001ade:	5c9b      	ldrb	r3, [r3, r2]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d103      	bne.n	8001aee <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f7ff fbf9 	bl	80012e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2102      	movs	r1, #2
 8001afa:	438a      	bics	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001afe:	f7ff ffb5 	bl	8001a6c <HAL_GetTick>
 8001b02:	0003      	movs	r3, r0
 8001b04:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b06:	e013      	b.n	8001b30 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b08:	f7ff ffb0 	bl	8001a6c <HAL_GetTick>
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b0a      	cmp	r3, #10
 8001b14:	d90c      	bls.n	8001b30 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	0292      	lsls	r2, r2, #10
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	2105      	movs	r1, #5
 8001b2a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e0c5      	b.n	8001cbc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d1e5      	bne.n	8001b08 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2101      	movs	r1, #1
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b4c:	f7ff ff8e 	bl	8001a6c <HAL_GetTick>
 8001b50:	0003      	movs	r3, r0
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b54:	e013      	b.n	8001b7e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b56:	f7ff ff89 	bl	8001a6c <HAL_GetTick>
 8001b5a:	0002      	movs	r2, r0
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b0a      	cmp	r3, #10
 8001b62:	d90c      	bls.n	8001b7e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	2280      	movs	r2, #128	; 0x80
 8001b6a:	0292      	lsls	r2, r2, #10
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2220      	movs	r2, #32
 8001b76:	2105      	movs	r1, #5
 8001b78:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e09e      	b.n	8001cbc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	d0e5      	beq.n	8001b56 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	7e1b      	ldrb	r3, [r3, #24]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d108      	bne.n	8001ba4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	e007      	b.n	8001bb4 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2180      	movs	r1, #128	; 0x80
 8001bb0:	438a      	bics	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7e5b      	ldrb	r3, [r3, #25]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d108      	bne.n	8001bce <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2140      	movs	r1, #64	; 0x40
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	e007      	b.n	8001bde <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2140      	movs	r1, #64	; 0x40
 8001bda:	438a      	bics	r2, r1
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e9b      	ldrb	r3, [r3, #26]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d108      	bne.n	8001bf8 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2120      	movs	r1, #32
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	e007      	b.n	8001c08 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2120      	movs	r1, #32
 8001c04:	438a      	bics	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7edb      	ldrb	r3, [r3, #27]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d108      	bne.n	8001c22 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2110      	movs	r1, #16
 8001c1c:	438a      	bics	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	e007      	b.n	8001c32 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2110      	movs	r1, #16
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7f1b      	ldrb	r3, [r3, #28]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d108      	bne.n	8001c4c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2108      	movs	r1, #8
 8001c46:	430a      	orrs	r2, r1
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	e007      	b.n	8001c5c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2108      	movs	r1, #8
 8001c58:	438a      	bics	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	7f5b      	ldrb	r3, [r3, #29]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d108      	bne.n	8001c76 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2104      	movs	r1, #4
 8001c70:	430a      	orrs	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	e007      	b.n	8001c86 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2104      	movs	r1, #4
 8001c82:	438a      	bics	r2, r1
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	431a      	orrs	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	0011      	movs	r1, r2
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	1e5a      	subs	r2, r3, #1
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	b004      	add	sp, #16
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cd4:	2013      	movs	r0, #19
 8001cd6:	183b      	adds	r3, r7, r0
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	2120      	movs	r1, #32
 8001cdc:	5c52      	ldrb	r2, [r2, r1]
 8001cde:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ce0:	0002      	movs	r2, r0
 8001ce2:	18bb      	adds	r3, r7, r2
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d004      	beq.n	8001cf4 <HAL_CAN_ConfigFilter+0x30>
 8001cea:	18bb      	adds	r3, r7, r2
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d000      	beq.n	8001cf4 <HAL_CAN_ConfigFilter+0x30>
 8001cf2:	e0cd      	b.n	8001e90 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	58d3      	ldr	r3, [r2, r3]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	0011      	movs	r1, r2
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	221f      	movs	r2, #31
 8001d10:	4013      	ands	r3, r2
 8001d12:	2201      	movs	r2, #1
 8001d14:	409a      	lsls	r2, r3
 8001d16:	0013      	movs	r3, r2
 8001d18:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	2387      	movs	r3, #135	; 0x87
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	58d3      	ldr	r3, [r2, r3]
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	43d2      	mvns	r2, r2
 8001d26:	401a      	ands	r2, r3
 8001d28:	0011      	movs	r1, r2
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	2387      	movs	r3, #135	; 0x87
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d129      	bne.n	8001d8e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	2383      	movs	r3, #131	; 0x83
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	58d3      	ldr	r3, [r2, r3]
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	43d2      	mvns	r2, r2
 8001d46:	401a      	ands	r2, r3
 8001d48:	0011      	movs	r1, r2
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	2383      	movs	r3, #131	; 0x83
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	041b      	lsls	r3, r3, #16
 8001d5e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d64:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3248      	adds	r2, #72	; 0x48
 8001d6a:	00d2      	lsls	r2, r2, #3
 8001d6c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	041b      	lsls	r3, r3, #16
 8001d7a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d80:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d82:	6979      	ldr	r1, [r7, #20]
 8001d84:	3348      	adds	r3, #72	; 0x48
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	18cb      	adds	r3, r1, r3
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d128      	bne.n	8001de8 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	2383      	movs	r3, #131	; 0x83
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	58d2      	ldr	r2, [r2, r3]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	431a      	orrs	r2, r3
 8001da2:	0011      	movs	r1, r2
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	2383      	movs	r3, #131	; 0x83
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	041b      	lsls	r3, r3, #16
 8001db8:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001dbe:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3248      	adds	r2, #72	; 0x48
 8001dc4:	00d2      	lsls	r2, r2, #3
 8001dc6:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	041b      	lsls	r3, r3, #16
 8001dd4:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001dda:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ddc:	6979      	ldr	r1, [r7, #20]
 8001dde:	3348      	adds	r3, #72	; 0x48
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	18cb      	adds	r3, r1, r3
 8001de4:	3304      	adds	r3, #4
 8001de6:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10c      	bne.n	8001e0a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	2381      	movs	r3, #129	; 0x81
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	58d3      	ldr	r3, [r2, r3]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	43d2      	mvns	r2, r2
 8001dfc:	401a      	ands	r2, r3
 8001dfe:	0011      	movs	r1, r2
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	2381      	movs	r3, #129	; 0x81
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	50d1      	str	r1, [r2, r3]
 8001e08:	e00a      	b.n	8001e20 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	2381      	movs	r3, #129	; 0x81
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	58d2      	ldr	r2, [r2, r3]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	431a      	orrs	r2, r3
 8001e16:	0011      	movs	r1, r2
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	2381      	movs	r3, #129	; 0x81
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d10c      	bne.n	8001e42 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e28:	697a      	ldr	r2, [r7, #20]
 8001e2a:	2385      	movs	r3, #133	; 0x85
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	58d3      	ldr	r3, [r2, r3]
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	43d2      	mvns	r2, r2
 8001e34:	401a      	ands	r2, r3
 8001e36:	0011      	movs	r1, r2
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	2385      	movs	r3, #133	; 0x85
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	50d1      	str	r1, [r2, r3]
 8001e40:	e00a      	b.n	8001e58 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	2385      	movs	r3, #133	; 0x85
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	58d2      	ldr	r2, [r2, r3]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	0011      	movs	r1, r2
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	2385      	movs	r3, #133	; 0x85
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d10a      	bne.n	8001e76 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	2387      	movs	r3, #135	; 0x87
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	58d2      	ldr	r2, [r2, r3]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	0011      	movs	r1, r2
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	2387      	movs	r3, #135	; 0x87
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	58d3      	ldr	r3, [r2, r3]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	4393      	bics	r3, r2
 8001e82:	0019      	movs	r1, r3
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	e007      	b.n	8001ea0 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e94:	2280      	movs	r2, #128	; 0x80
 8001e96:	02d2      	lsls	r2, r2, #11
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
  }
}
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	b006      	add	sp, #24
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	5c9b      	ldrb	r3, [r3, r2]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d12f      	bne.n	8001f1c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2101      	movs	r1, #1
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ed4:	f7ff fdca 	bl	8001a6c <HAL_GetTick>
 8001ed8:	0003      	movs	r3, r0
 8001eda:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001edc:	e013      	b.n	8001f06 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ede:	f7ff fdc5 	bl	8001a6c <HAL_GetTick>
 8001ee2:	0002      	movs	r2, r0
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b0a      	cmp	r3, #10
 8001eea:	d90c      	bls.n	8001f06 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	0292      	lsls	r2, r2, #10
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2220      	movs	r2, #32
 8001efe:	2105      	movs	r1, #5
 8001f00:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e012      	b.n	8001f2c <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d1e5      	bne.n	8001ede <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	e007      	b.n	8001f2c <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
  }
}
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b004      	add	sp, #16
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f42:	201f      	movs	r0, #31
 8001f44:	183b      	adds	r3, r7, r0
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	2120      	movs	r1, #32
 8001f4a:	5c52      	ldrb	r2, [r2, r1]
 8001f4c:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f56:	183b      	adds	r3, r7, r0
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d004      	beq.n	8001f68 <HAL_CAN_AddTxMessage+0x34>
 8001f5e:	183b      	adds	r3, r7, r0
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d000      	beq.n	8001f68 <HAL_CAN_AddTxMessage+0x34>
 8001f66:	e0b7      	b.n	80020d8 <HAL_CAN_AddTxMessage+0x1a4>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	2380      	movs	r3, #128	; 0x80
 8001f6c:	04db      	lsls	r3, r3, #19
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d10a      	bne.n	8001f88 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	2380      	movs	r3, #128	; 0x80
 8001f76:	051b      	lsls	r3, r3, #20
 8001f78:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001f7a:	d105      	bne.n	8001f88 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	055b      	lsls	r3, r3, #21
 8001f82:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001f84:	d100      	bne.n	8001f88 <HAL_CAN_AddTxMessage+0x54>
 8001f86:	e09e      	b.n	80020c6 <HAL_CAN_AddTxMessage+0x192>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	0e1b      	lsrs	r3, r3, #24
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	4013      	ands	r3, r2
 8001f90:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d908      	bls.n	8001faa <HAL_CAN_AddTxMessage+0x76>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	2280      	movs	r2, #128	; 0x80
 8001f9e:	0412      	lsls	r2, r2, #16
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e09e      	b.n	80020e8 <HAL_CAN_AddTxMessage+0x1b4>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001faa:	2201      	movs	r2, #1
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10c      	bne.n	8001fd6 <HAL_CAN_AddTxMessage+0xa2>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4311      	orrs	r1, r2
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	3218      	adds	r2, #24
 8001fd0:	0112      	lsls	r2, r2, #4
 8001fd2:	50d1      	str	r1, [r2, r3]
 8001fd4:	e00f      	b.n	8001ff6 <HAL_CAN_AddTxMessage+0xc2>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001fec:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	3218      	adds	r2, #24
 8001ff2:	0112      	lsls	r2, r2, #4
 8001ff4:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6819      	ldr	r1, [r3, #0]
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	691a      	ldr	r2, [r3, #16]
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	3318      	adds	r3, #24
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	18cb      	adds	r3, r1, r3
 8002006:	3304      	adds	r3, #4
 8002008:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	7d1b      	ldrb	r3, [r3, #20]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d112      	bne.n	8002038 <HAL_CAN_AddTxMessage+0x104>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	3318      	adds	r3, #24
 800201a:	011b      	lsls	r3, r3, #4
 800201c:	18d3      	adds	r3, r2, r3
 800201e:	3304      	adds	r3, #4
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6819      	ldr	r1, [r3, #0]
 8002026:	2380      	movs	r3, #128	; 0x80
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	431a      	orrs	r2, r3
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3318      	adds	r3, #24
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	18cb      	adds	r3, r1, r3
 8002034:	3304      	adds	r3, #4
 8002036:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3307      	adds	r3, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	061a      	lsls	r2, r3, #24
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3306      	adds	r3, #6
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	041b      	lsls	r3, r3, #16
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	3305      	adds	r3, #5
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	021b      	lsls	r3, r3, #8
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3304      	adds	r3, #4
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	0019      	movs	r1, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	6979      	ldr	r1, [r7, #20]
 8002064:	23c6      	movs	r3, #198	; 0xc6
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	0109      	lsls	r1, r1, #4
 800206a:	1841      	adds	r1, r0, r1
 800206c:	18cb      	adds	r3, r1, r3
 800206e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3303      	adds	r3, #3
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	061a      	lsls	r2, r3, #24
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3302      	adds	r3, #2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	041b      	lsls	r3, r3, #16
 8002080:	431a      	orrs	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3301      	adds	r3, #1
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	0019      	movs	r1, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6818      	ldr	r0, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	6979      	ldr	r1, [r7, #20]
 800209a:	23c4      	movs	r3, #196	; 0xc4
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	0109      	lsls	r1, r1, #4
 80020a0:	1841      	adds	r1, r0, r1
 80020a2:	18cb      	adds	r3, r1, r3
 80020a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	3218      	adds	r2, #24
 80020ae:	0112      	lsls	r2, r2, #4
 80020b0:	58d2      	ldr	r2, [r2, r3]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2101      	movs	r1, #1
 80020b8:	4311      	orrs	r1, r2
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	3218      	adds	r2, #24
 80020be:	0112      	lsls	r2, r2, #4
 80020c0:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	e010      	b.n	80020e8 <HAL_CAN_AddTxMessage+0x1b4>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ca:	2280      	movs	r2, #128	; 0x80
 80020cc:	0392      	lsls	r2, r2, #14
 80020ce:	431a      	orrs	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e007      	b.n	80020e8 <HAL_CAN_AddTxMessage+0x1b4>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020dc:	2280      	movs	r2, #128	; 0x80
 80020de:	02d2      	lsls	r2, r2, #11
 80020e0:	431a      	orrs	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
  }
}
 80020e8:	0018      	movs	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b008      	add	sp, #32
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020fa:	200f      	movs	r0, #15
 80020fc:	183b      	adds	r3, r7, r0
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	2120      	movs	r1, #32
 8002102:	5c52      	ldrb	r2, [r2, r1]
 8002104:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002106:	0002      	movs	r2, r0
 8002108:	18bb      	adds	r3, r7, r2
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d003      	beq.n	8002118 <HAL_CAN_ActivateNotification+0x28>
 8002110:	18bb      	adds	r3, r7, r2
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d109      	bne.n	800212c <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6959      	ldr	r1, [r3, #20]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	e007      	b.n	800213c <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	2280      	movs	r2, #128	; 0x80
 8002132:	02d2      	lsls	r2, r2, #11
 8002134:	431a      	orrs	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
  }
}
 800213c:	0018      	movs	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	b004      	add	sp, #16
 8002142:	bd80      	pop	{r7, pc}

08002144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	0002      	movs	r2, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	1dfb      	adds	r3, r7, #7
 8002150:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002152:	1dfb      	adds	r3, r7, #7
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b7f      	cmp	r3, #127	; 0x7f
 8002158:	d828      	bhi.n	80021ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800215a:	4a2f      	ldr	r2, [pc, #188]	; (8002218 <__NVIC_SetPriority+0xd4>)
 800215c:	1dfb      	adds	r3, r7, #7
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b25b      	sxtb	r3, r3
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	33c0      	adds	r3, #192	; 0xc0
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	589b      	ldr	r3, [r3, r2]
 800216a:	1dfa      	adds	r2, r7, #7
 800216c:	7812      	ldrb	r2, [r2, #0]
 800216e:	0011      	movs	r1, r2
 8002170:	2203      	movs	r2, #3
 8002172:	400a      	ands	r2, r1
 8002174:	00d2      	lsls	r2, r2, #3
 8002176:	21ff      	movs	r1, #255	; 0xff
 8002178:	4091      	lsls	r1, r2
 800217a:	000a      	movs	r2, r1
 800217c:	43d2      	mvns	r2, r2
 800217e:	401a      	ands	r2, r3
 8002180:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	019b      	lsls	r3, r3, #6
 8002186:	22ff      	movs	r2, #255	; 0xff
 8002188:	401a      	ands	r2, r3
 800218a:	1dfb      	adds	r3, r7, #7
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	0018      	movs	r0, r3
 8002190:	2303      	movs	r3, #3
 8002192:	4003      	ands	r3, r0
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002198:	481f      	ldr	r0, [pc, #124]	; (8002218 <__NVIC_SetPriority+0xd4>)
 800219a:	1dfb      	adds	r3, r7, #7
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b25b      	sxtb	r3, r3
 80021a0:	089b      	lsrs	r3, r3, #2
 80021a2:	430a      	orrs	r2, r1
 80021a4:	33c0      	adds	r3, #192	; 0xc0
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80021aa:	e031      	b.n	8002210 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021ac:	4a1b      	ldr	r2, [pc, #108]	; (800221c <__NVIC_SetPriority+0xd8>)
 80021ae:	1dfb      	adds	r3, r7, #7
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	0019      	movs	r1, r3
 80021b4:	230f      	movs	r3, #15
 80021b6:	400b      	ands	r3, r1
 80021b8:	3b08      	subs	r3, #8
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3306      	adds	r3, #6
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	18d3      	adds	r3, r2, r3
 80021c2:	3304      	adds	r3, #4
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	1dfa      	adds	r2, r7, #7
 80021c8:	7812      	ldrb	r2, [r2, #0]
 80021ca:	0011      	movs	r1, r2
 80021cc:	2203      	movs	r2, #3
 80021ce:	400a      	ands	r2, r1
 80021d0:	00d2      	lsls	r2, r2, #3
 80021d2:	21ff      	movs	r1, #255	; 0xff
 80021d4:	4091      	lsls	r1, r2
 80021d6:	000a      	movs	r2, r1
 80021d8:	43d2      	mvns	r2, r2
 80021da:	401a      	ands	r2, r3
 80021dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	22ff      	movs	r2, #255	; 0xff
 80021e4:	401a      	ands	r2, r3
 80021e6:	1dfb      	adds	r3, r7, #7
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	0018      	movs	r0, r3
 80021ec:	2303      	movs	r3, #3
 80021ee:	4003      	ands	r3, r0
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021f4:	4809      	ldr	r0, [pc, #36]	; (800221c <__NVIC_SetPriority+0xd8>)
 80021f6:	1dfb      	adds	r3, r7, #7
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	001c      	movs	r4, r3
 80021fc:	230f      	movs	r3, #15
 80021fe:	4023      	ands	r3, r4
 8002200:	3b08      	subs	r3, #8
 8002202:	089b      	lsrs	r3, r3, #2
 8002204:	430a      	orrs	r2, r1
 8002206:	3306      	adds	r3, #6
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	18c3      	adds	r3, r0, r3
 800220c:	3304      	adds	r3, #4
 800220e:	601a      	str	r2, [r3, #0]
}
 8002210:	46c0      	nop			; (mov r8, r8)
 8002212:	46bd      	mov	sp, r7
 8002214:	b003      	add	sp, #12
 8002216:	bd90      	pop	{r4, r7, pc}
 8002218:	e000e100 	.word	0xe000e100
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	1e5a      	subs	r2, r3, #1
 800222c:	2380      	movs	r3, #128	; 0x80
 800222e:	045b      	lsls	r3, r3, #17
 8002230:	429a      	cmp	r2, r3
 8002232:	d301      	bcc.n	8002238 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002234:	2301      	movs	r3, #1
 8002236:	e010      	b.n	800225a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002238:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <SysTick_Config+0x44>)
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	3a01      	subs	r2, #1
 800223e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002240:	2301      	movs	r3, #1
 8002242:	425b      	negs	r3, r3
 8002244:	2103      	movs	r1, #3
 8002246:	0018      	movs	r0, r3
 8002248:	f7ff ff7c 	bl	8002144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <SysTick_Config+0x44>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002252:	4b04      	ldr	r3, [pc, #16]	; (8002264 <SysTick_Config+0x44>)
 8002254:	2207      	movs	r2, #7
 8002256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002258:	2300      	movs	r3, #0
}
 800225a:	0018      	movs	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	b002      	add	sp, #8
 8002260:	bd80      	pop	{r7, pc}
 8002262:	46c0      	nop			; (mov r8, r8)
 8002264:	e000e010 	.word	0xe000e010

08002268 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	210f      	movs	r1, #15
 8002274:	187b      	adds	r3, r7, r1
 8002276:	1c02      	adds	r2, r0, #0
 8002278:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	187b      	adds	r3, r7, r1
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	b25b      	sxtb	r3, r3
 8002282:	0011      	movs	r1, r2
 8002284:	0018      	movs	r0, r3
 8002286:	f7ff ff5d 	bl	8002144 <__NVIC_SetPriority>
}
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	46bd      	mov	sp, r7
 800228e:	b004      	add	sp, #16
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	0018      	movs	r0, r3
 800229e:	f7ff ffbf 	bl	8002220 <SysTick_Config>
 80022a2:	0003      	movs	r3, r0
}
 80022a4:	0018      	movs	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b002      	add	sp, #8
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ba:	e149      	b.n	8002550 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2101      	movs	r1, #1
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	4091      	lsls	r1, r2
 80022c6:	000a      	movs	r2, r1
 80022c8:	4013      	ands	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d100      	bne.n	80022d4 <HAL_GPIO_Init+0x28>
 80022d2:	e13a      	b.n	800254a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d00b      	beq.n	80022f4 <HAL_GPIO_Init+0x48>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d007      	beq.n	80022f4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022e8:	2b11      	cmp	r3, #17
 80022ea:	d003      	beq.n	80022f4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2b12      	cmp	r3, #18
 80022f2:	d130      	bne.n	8002356 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	409a      	lsls	r2, r3
 8002302:	0013      	movs	r3, r2
 8002304:	43da      	mvns	r2, r3
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	409a      	lsls	r2, r3
 8002316:	0013      	movs	r3, r2
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800232a:	2201      	movs	r2, #1
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	409a      	lsls	r2, r3
 8002330:	0013      	movs	r3, r2
 8002332:	43da      	mvns	r2, r3
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	4013      	ands	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	2201      	movs	r2, #1
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
 8002348:	0013      	movs	r3, r2
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	2203      	movs	r2, #3
 8002362:	409a      	lsls	r2, r3
 8002364:	0013      	movs	r3, r2
 8002366:	43da      	mvns	r2, r3
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	409a      	lsls	r2, r3
 8002378:	0013      	movs	r3, r2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b02      	cmp	r3, #2
 800238c:	d003      	beq.n	8002396 <HAL_GPIO_Init+0xea>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b12      	cmp	r3, #18
 8002394:	d123      	bne.n	80023de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	08da      	lsrs	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3208      	adds	r2, #8
 800239e:	0092      	lsls	r2, r2, #2
 80023a0:	58d3      	ldr	r3, [r2, r3]
 80023a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2207      	movs	r2, #7
 80023a8:	4013      	ands	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	220f      	movs	r2, #15
 80023ae:	409a      	lsls	r2, r3
 80023b0:	0013      	movs	r3, r2
 80023b2:	43da      	mvns	r2, r3
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4013      	ands	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	691a      	ldr	r2, [r3, #16]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2107      	movs	r1, #7
 80023c2:	400b      	ands	r3, r1
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	409a      	lsls	r2, r3
 80023c8:	0013      	movs	r3, r2
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	08da      	lsrs	r2, r3, #3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3208      	adds	r2, #8
 80023d8:	0092      	lsls	r2, r2, #2
 80023da:	6939      	ldr	r1, [r7, #16]
 80023dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	2203      	movs	r2, #3
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	43da      	mvns	r2, r3
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2203      	movs	r2, #3
 80023fc:	401a      	ands	r2, r3
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	409a      	lsls	r2, r3
 8002404:	0013      	movs	r3, r2
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	055b      	lsls	r3, r3, #21
 800241a:	4013      	ands	r3, r2
 800241c:	d100      	bne.n	8002420 <HAL_GPIO_Init+0x174>
 800241e:	e094      	b.n	800254a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002420:	4b51      	ldr	r3, [pc, #324]	; (8002568 <HAL_GPIO_Init+0x2bc>)
 8002422:	699a      	ldr	r2, [r3, #24]
 8002424:	4b50      	ldr	r3, [pc, #320]	; (8002568 <HAL_GPIO_Init+0x2bc>)
 8002426:	2101      	movs	r1, #1
 8002428:	430a      	orrs	r2, r1
 800242a:	619a      	str	r2, [r3, #24]
 800242c:	4b4e      	ldr	r3, [pc, #312]	; (8002568 <HAL_GPIO_Init+0x2bc>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	2201      	movs	r2, #1
 8002432:	4013      	ands	r3, r2
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002438:	4a4c      	ldr	r2, [pc, #304]	; (800256c <HAL_GPIO_Init+0x2c0>)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	089b      	lsrs	r3, r3, #2
 800243e:	3302      	adds	r3, #2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	589b      	ldr	r3, [r3, r2]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2203      	movs	r2, #3
 800244a:	4013      	ands	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	220f      	movs	r2, #15
 8002450:	409a      	lsls	r2, r3
 8002452:	0013      	movs	r3, r2
 8002454:	43da      	mvns	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	2390      	movs	r3, #144	; 0x90
 8002460:	05db      	lsls	r3, r3, #23
 8002462:	429a      	cmp	r2, r3
 8002464:	d00d      	beq.n	8002482 <HAL_GPIO_Init+0x1d6>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a41      	ldr	r2, [pc, #260]	; (8002570 <HAL_GPIO_Init+0x2c4>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d007      	beq.n	800247e <HAL_GPIO_Init+0x1d2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a40      	ldr	r2, [pc, #256]	; (8002574 <HAL_GPIO_Init+0x2c8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d101      	bne.n	800247a <HAL_GPIO_Init+0x1ce>
 8002476:	2302      	movs	r3, #2
 8002478:	e004      	b.n	8002484 <HAL_GPIO_Init+0x1d8>
 800247a:	2305      	movs	r3, #5
 800247c:	e002      	b.n	8002484 <HAL_GPIO_Init+0x1d8>
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <HAL_GPIO_Init+0x1d8>
 8002482:	2300      	movs	r3, #0
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	2103      	movs	r1, #3
 8002488:	400a      	ands	r2, r1
 800248a:	0092      	lsls	r2, r2, #2
 800248c:	4093      	lsls	r3, r2
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002494:	4935      	ldr	r1, [pc, #212]	; (800256c <HAL_GPIO_Init+0x2c0>)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	3302      	adds	r3, #2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024a2:	4b35      	ldr	r3, [pc, #212]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	43da      	mvns	r2, r3
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4013      	ands	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	025b      	lsls	r3, r3, #9
 80024ba:	4013      	ands	r3, r2
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024c6:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80024cc:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	43da      	mvns	r2, r3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	4013      	ands	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	2380      	movs	r3, #128	; 0x80
 80024e2:	029b      	lsls	r3, r3, #10
 80024e4:	4013      	ands	r3, r2
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024f0:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024f6:	4b20      	ldr	r3, [pc, #128]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	43da      	mvns	r2, r3
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4013      	ands	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	035b      	lsls	r3, r3, #13
 800250e:	4013      	ands	r3, r2
 8002510:	d003      	beq.n	800251a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800251a:	4b17      	ldr	r3, [pc, #92]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002520:	4b15      	ldr	r3, [pc, #84]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	43da      	mvns	r2, r3
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4013      	ands	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	039b      	lsls	r3, r3, #14
 8002538:	4013      	ands	r3, r2
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002544:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	3301      	adds	r3, #1
 800254e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	40da      	lsrs	r2, r3
 8002558:	1e13      	subs	r3, r2, #0
 800255a:	d000      	beq.n	800255e <HAL_GPIO_Init+0x2b2>
 800255c:	e6ae      	b.n	80022bc <HAL_GPIO_Init+0x10>
  } 
}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b006      	add	sp, #24
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40021000 	.word	0x40021000
 800256c:	40010000 	.word	0x40010000
 8002570:	48000400 	.word	0x48000400
 8002574:	48000800 	.word	0x48000800
 8002578:	40010400 	.word	0x40010400

0800257c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	000a      	movs	r2, r1
 8002586:	1cbb      	adds	r3, r7, #2
 8002588:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	1cba      	adds	r2, r7, #2
 8002590:	8812      	ldrh	r2, [r2, #0]
 8002592:	4013      	ands	r3, r2
 8002594:	d004      	beq.n	80025a0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002596:	230f      	movs	r3, #15
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	2201      	movs	r2, #1
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e003      	b.n	80025a8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025a0:	230f      	movs	r3, #15
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80025a8:	230f      	movs	r3, #15
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	781b      	ldrb	r3, [r3, #0]
  }
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b004      	add	sp, #16
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	0008      	movs	r0, r1
 80025c0:	0011      	movs	r1, r2
 80025c2:	1cbb      	adds	r3, r7, #2
 80025c4:	1c02      	adds	r2, r0, #0
 80025c6:	801a      	strh	r2, [r3, #0]
 80025c8:	1c7b      	adds	r3, r7, #1
 80025ca:	1c0a      	adds	r2, r1, #0
 80025cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ce:	1c7b      	adds	r3, r7, #1
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d004      	beq.n	80025e0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025d6:	1cbb      	adds	r3, r7, #2
 80025d8:	881a      	ldrh	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025de:	e003      	b.n	80025e8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025e0:	1cbb      	adds	r3, r7, #2
 80025e2:	881a      	ldrh	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025e8:	46c0      	nop			; (mov r8, r8)
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b002      	add	sp, #8
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b088      	sub	sp, #32
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d102      	bne.n	8002604 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	f000 fb76 	bl	8002cf0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2201      	movs	r2, #1
 800260a:	4013      	ands	r3, r2
 800260c:	d100      	bne.n	8002610 <HAL_RCC_OscConfig+0x20>
 800260e:	e08e      	b.n	800272e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002610:	4bc5      	ldr	r3, [pc, #788]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	220c      	movs	r2, #12
 8002616:	4013      	ands	r3, r2
 8002618:	2b04      	cmp	r3, #4
 800261a:	d00e      	beq.n	800263a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800261c:	4bc2      	ldr	r3, [pc, #776]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	220c      	movs	r2, #12
 8002622:	4013      	ands	r3, r2
 8002624:	2b08      	cmp	r3, #8
 8002626:	d117      	bne.n	8002658 <HAL_RCC_OscConfig+0x68>
 8002628:	4bbf      	ldr	r3, [pc, #764]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	23c0      	movs	r3, #192	; 0xc0
 800262e:	025b      	lsls	r3, r3, #9
 8002630:	401a      	ands	r2, r3
 8002632:	2380      	movs	r3, #128	; 0x80
 8002634:	025b      	lsls	r3, r3, #9
 8002636:	429a      	cmp	r2, r3
 8002638:	d10e      	bne.n	8002658 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263a:	4bbb      	ldr	r3, [pc, #748]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	029b      	lsls	r3, r3, #10
 8002642:	4013      	ands	r3, r2
 8002644:	d100      	bne.n	8002648 <HAL_RCC_OscConfig+0x58>
 8002646:	e071      	b.n	800272c <HAL_RCC_OscConfig+0x13c>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d000      	beq.n	8002652 <HAL_RCC_OscConfig+0x62>
 8002650:	e06c      	b.n	800272c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	f000 fb4c 	bl	8002cf0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d107      	bne.n	8002670 <HAL_RCC_OscConfig+0x80>
 8002660:	4bb1      	ldr	r3, [pc, #708]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4bb0      	ldr	r3, [pc, #704]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002666:	2180      	movs	r1, #128	; 0x80
 8002668:	0249      	lsls	r1, r1, #9
 800266a:	430a      	orrs	r2, r1
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	e02f      	b.n	80026d0 <HAL_RCC_OscConfig+0xe0>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10c      	bne.n	8002692 <HAL_RCC_OscConfig+0xa2>
 8002678:	4bab      	ldr	r3, [pc, #684]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4baa      	ldr	r3, [pc, #680]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800267e:	49ab      	ldr	r1, [pc, #684]	; (800292c <HAL_RCC_OscConfig+0x33c>)
 8002680:	400a      	ands	r2, r1
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	4ba8      	ldr	r3, [pc, #672]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4ba7      	ldr	r3, [pc, #668]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800268a:	49a9      	ldr	r1, [pc, #676]	; (8002930 <HAL_RCC_OscConfig+0x340>)
 800268c:	400a      	ands	r2, r1
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e01e      	b.n	80026d0 <HAL_RCC_OscConfig+0xe0>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b05      	cmp	r3, #5
 8002698:	d10e      	bne.n	80026b8 <HAL_RCC_OscConfig+0xc8>
 800269a:	4ba3      	ldr	r3, [pc, #652]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4ba2      	ldr	r3, [pc, #648]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026a0:	2180      	movs	r1, #128	; 0x80
 80026a2:	02c9      	lsls	r1, r1, #11
 80026a4:	430a      	orrs	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	4b9f      	ldr	r3, [pc, #636]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	4b9e      	ldr	r3, [pc, #632]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026ae:	2180      	movs	r1, #128	; 0x80
 80026b0:	0249      	lsls	r1, r1, #9
 80026b2:	430a      	orrs	r2, r1
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	e00b      	b.n	80026d0 <HAL_RCC_OscConfig+0xe0>
 80026b8:	4b9b      	ldr	r3, [pc, #620]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b9a      	ldr	r3, [pc, #616]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026be:	499b      	ldr	r1, [pc, #620]	; (800292c <HAL_RCC_OscConfig+0x33c>)
 80026c0:	400a      	ands	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	4b98      	ldr	r3, [pc, #608]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b97      	ldr	r3, [pc, #604]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026ca:	4999      	ldr	r1, [pc, #612]	; (8002930 <HAL_RCC_OscConfig+0x340>)
 80026cc:	400a      	ands	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d014      	beq.n	8002702 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7ff f9c8 	bl	8001a6c <HAL_GetTick>
 80026dc:	0003      	movs	r3, r0
 80026de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026e2:	f7ff f9c3 	bl	8001a6c <HAL_GetTick>
 80026e6:	0002      	movs	r2, r0
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b64      	cmp	r3, #100	; 0x64
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e2fd      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f4:	4b8c      	ldr	r3, [pc, #560]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	029b      	lsls	r3, r3, #10
 80026fc:	4013      	ands	r3, r2
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0xf2>
 8002700:	e015      	b.n	800272e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002702:	f7ff f9b3 	bl	8001a6c <HAL_GetTick>
 8002706:	0003      	movs	r3, r0
 8002708:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800270c:	f7ff f9ae 	bl	8001a6c <HAL_GetTick>
 8002710:	0002      	movs	r2, r0
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b64      	cmp	r3, #100	; 0x64
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e2e8      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271e:	4b82      	ldr	r3, [pc, #520]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	2380      	movs	r3, #128	; 0x80
 8002724:	029b      	lsls	r3, r3, #10
 8002726:	4013      	ands	r3, r2
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0x11c>
 800272a:	e000      	b.n	800272e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2202      	movs	r2, #2
 8002734:	4013      	ands	r3, r2
 8002736:	d100      	bne.n	800273a <HAL_RCC_OscConfig+0x14a>
 8002738:	e06c      	b.n	8002814 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800273a:	4b7b      	ldr	r3, [pc, #492]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	220c      	movs	r2, #12
 8002740:	4013      	ands	r3, r2
 8002742:	d00e      	beq.n	8002762 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002744:	4b78      	ldr	r3, [pc, #480]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	220c      	movs	r2, #12
 800274a:	4013      	ands	r3, r2
 800274c:	2b08      	cmp	r3, #8
 800274e:	d11f      	bne.n	8002790 <HAL_RCC_OscConfig+0x1a0>
 8002750:	4b75      	ldr	r3, [pc, #468]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	23c0      	movs	r3, #192	; 0xc0
 8002756:	025b      	lsls	r3, r3, #9
 8002758:	401a      	ands	r2, r3
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	429a      	cmp	r2, r3
 8002760:	d116      	bne.n	8002790 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002762:	4b71      	ldr	r3, [pc, #452]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2202      	movs	r2, #2
 8002768:	4013      	ands	r3, r2
 800276a:	d005      	beq.n	8002778 <HAL_RCC_OscConfig+0x188>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d001      	beq.n	8002778 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e2bb      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002778:	4b6b      	ldr	r3, [pc, #428]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	22f8      	movs	r2, #248	; 0xf8
 800277e:	4393      	bics	r3, r2
 8002780:	0019      	movs	r1, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	00da      	lsls	r2, r3, #3
 8002788:	4b67      	ldr	r3, [pc, #412]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800278a:	430a      	orrs	r2, r1
 800278c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278e:	e041      	b.n	8002814 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d024      	beq.n	80027e2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002798:	4b63      	ldr	r3, [pc, #396]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b62      	ldr	r3, [pc, #392]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800279e:	2101      	movs	r1, #1
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a4:	f7ff f962 	bl	8001a6c <HAL_GetTick>
 80027a8:	0003      	movs	r3, r0
 80027aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ae:	f7ff f95d 	bl	8001a6c <HAL_GetTick>
 80027b2:	0002      	movs	r2, r0
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e297      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c0:	4b59      	ldr	r3, [pc, #356]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2202      	movs	r2, #2
 80027c6:	4013      	ands	r3, r2
 80027c8:	d0f1      	beq.n	80027ae <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ca:	4b57      	ldr	r3, [pc, #348]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	22f8      	movs	r2, #248	; 0xf8
 80027d0:	4393      	bics	r3, r2
 80027d2:	0019      	movs	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	00da      	lsls	r2, r3, #3
 80027da:	4b53      	ldr	r3, [pc, #332]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e018      	b.n	8002814 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027e2:	4b51      	ldr	r3, [pc, #324]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4b50      	ldr	r3, [pc, #320]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80027e8:	2101      	movs	r1, #1
 80027ea:	438a      	bics	r2, r1
 80027ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ee:	f7ff f93d 	bl	8001a6c <HAL_GetTick>
 80027f2:	0003      	movs	r3, r0
 80027f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027f8:	f7ff f938 	bl	8001a6c <HAL_GetTick>
 80027fc:	0002      	movs	r2, r0
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e272      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	4b47      	ldr	r3, [pc, #284]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2202      	movs	r2, #2
 8002810:	4013      	ands	r3, r2
 8002812:	d1f1      	bne.n	80027f8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2208      	movs	r2, #8
 800281a:	4013      	ands	r3, r2
 800281c:	d036      	beq.n	800288c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d019      	beq.n	800285a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002826:	4b40      	ldr	r3, [pc, #256]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800282a:	4b3f      	ldr	r3, [pc, #252]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800282c:	2101      	movs	r1, #1
 800282e:	430a      	orrs	r2, r1
 8002830:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002832:	f7ff f91b 	bl	8001a6c <HAL_GetTick>
 8002836:	0003      	movs	r3, r0
 8002838:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800283c:	f7ff f916 	bl	8001a6c <HAL_GetTick>
 8002840:	0002      	movs	r2, r0
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e250      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284e:	4b36      	ldr	r3, [pc, #216]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002852:	2202      	movs	r2, #2
 8002854:	4013      	ands	r3, r2
 8002856:	d0f1      	beq.n	800283c <HAL_RCC_OscConfig+0x24c>
 8002858:	e018      	b.n	800288c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800285a:	4b33      	ldr	r3, [pc, #204]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800285c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800285e:	4b32      	ldr	r3, [pc, #200]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002860:	2101      	movs	r1, #1
 8002862:	438a      	bics	r2, r1
 8002864:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002866:	f7ff f901 	bl	8001a6c <HAL_GetTick>
 800286a:	0003      	movs	r3, r0
 800286c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002870:	f7ff f8fc 	bl	8001a6c <HAL_GetTick>
 8002874:	0002      	movs	r2, r0
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e236      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002882:	4b29      	ldr	r3, [pc, #164]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 8002884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002886:	2202      	movs	r2, #2
 8002888:	4013      	ands	r3, r2
 800288a:	d1f1      	bne.n	8002870 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2204      	movs	r2, #4
 8002892:	4013      	ands	r3, r2
 8002894:	d100      	bne.n	8002898 <HAL_RCC_OscConfig+0x2a8>
 8002896:	e0b5      	b.n	8002a04 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002898:	201f      	movs	r0, #31
 800289a:	183b      	adds	r3, r7, r0
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a0:	4b21      	ldr	r3, [pc, #132]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80028a2:	69da      	ldr	r2, [r3, #28]
 80028a4:	2380      	movs	r3, #128	; 0x80
 80028a6:	055b      	lsls	r3, r3, #21
 80028a8:	4013      	ands	r3, r2
 80028aa:	d110      	bne.n	80028ce <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ac:	4b1e      	ldr	r3, [pc, #120]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80028ae:	69da      	ldr	r2, [r3, #28]
 80028b0:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80028b2:	2180      	movs	r1, #128	; 0x80
 80028b4:	0549      	lsls	r1, r1, #21
 80028b6:	430a      	orrs	r2, r1
 80028b8:	61da      	str	r2, [r3, #28]
 80028ba:	4b1b      	ldr	r3, [pc, #108]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 80028bc:	69da      	ldr	r2, [r3, #28]
 80028be:	2380      	movs	r3, #128	; 0x80
 80028c0:	055b      	lsls	r3, r3, #21
 80028c2:	4013      	ands	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80028c8:	183b      	adds	r3, r7, r0
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ce:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_RCC_OscConfig+0x344>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	4013      	ands	r3, r2
 80028d8:	d11a      	bne.n	8002910 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028da:	4b16      	ldr	r3, [pc, #88]	; (8002934 <HAL_RCC_OscConfig+0x344>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4b15      	ldr	r3, [pc, #84]	; (8002934 <HAL_RCC_OscConfig+0x344>)
 80028e0:	2180      	movs	r1, #128	; 0x80
 80028e2:	0049      	lsls	r1, r1, #1
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e8:	f7ff f8c0 	bl	8001a6c <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f2:	f7ff f8bb 	bl	8001a6c <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b64      	cmp	r3, #100	; 0x64
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e1f5      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_RCC_OscConfig+0x344>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4013      	ands	r3, r2
 800290e:	d0f0      	beq.n	80028f2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d10f      	bne.n	8002938 <HAL_RCC_OscConfig+0x348>
 8002918:	4b03      	ldr	r3, [pc, #12]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800291a:	6a1a      	ldr	r2, [r3, #32]
 800291c:	4b02      	ldr	r3, [pc, #8]	; (8002928 <HAL_RCC_OscConfig+0x338>)
 800291e:	2101      	movs	r1, #1
 8002920:	430a      	orrs	r2, r1
 8002922:	621a      	str	r2, [r3, #32]
 8002924:	e036      	b.n	8002994 <HAL_RCC_OscConfig+0x3a4>
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	40021000 	.word	0x40021000
 800292c:	fffeffff 	.word	0xfffeffff
 8002930:	fffbffff 	.word	0xfffbffff
 8002934:	40007000 	.word	0x40007000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d10c      	bne.n	800295a <HAL_RCC_OscConfig+0x36a>
 8002940:	4bca      	ldr	r3, [pc, #808]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002942:	6a1a      	ldr	r2, [r3, #32]
 8002944:	4bc9      	ldr	r3, [pc, #804]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002946:	2101      	movs	r1, #1
 8002948:	438a      	bics	r2, r1
 800294a:	621a      	str	r2, [r3, #32]
 800294c:	4bc7      	ldr	r3, [pc, #796]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 800294e:	6a1a      	ldr	r2, [r3, #32]
 8002950:	4bc6      	ldr	r3, [pc, #792]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002952:	2104      	movs	r1, #4
 8002954:	438a      	bics	r2, r1
 8002956:	621a      	str	r2, [r3, #32]
 8002958:	e01c      	b.n	8002994 <HAL_RCC_OscConfig+0x3a4>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2b05      	cmp	r3, #5
 8002960:	d10c      	bne.n	800297c <HAL_RCC_OscConfig+0x38c>
 8002962:	4bc2      	ldr	r3, [pc, #776]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002964:	6a1a      	ldr	r2, [r3, #32]
 8002966:	4bc1      	ldr	r3, [pc, #772]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002968:	2104      	movs	r1, #4
 800296a:	430a      	orrs	r2, r1
 800296c:	621a      	str	r2, [r3, #32]
 800296e:	4bbf      	ldr	r3, [pc, #764]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002970:	6a1a      	ldr	r2, [r3, #32]
 8002972:	4bbe      	ldr	r3, [pc, #760]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002974:	2101      	movs	r1, #1
 8002976:	430a      	orrs	r2, r1
 8002978:	621a      	str	r2, [r3, #32]
 800297a:	e00b      	b.n	8002994 <HAL_RCC_OscConfig+0x3a4>
 800297c:	4bbb      	ldr	r3, [pc, #748]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 800297e:	6a1a      	ldr	r2, [r3, #32]
 8002980:	4bba      	ldr	r3, [pc, #744]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002982:	2101      	movs	r1, #1
 8002984:	438a      	bics	r2, r1
 8002986:	621a      	str	r2, [r3, #32]
 8002988:	4bb8      	ldr	r3, [pc, #736]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 800298a:	6a1a      	ldr	r2, [r3, #32]
 800298c:	4bb7      	ldr	r3, [pc, #732]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 800298e:	2104      	movs	r1, #4
 8002990:	438a      	bics	r2, r1
 8002992:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d014      	beq.n	80029c6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299c:	f7ff f866 	bl	8001a6c <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029a4:	e009      	b.n	80029ba <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a6:	f7ff f861 	bl	8001a6c <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	4aaf      	ldr	r2, [pc, #700]	; (8002c70 <HAL_RCC_OscConfig+0x680>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e19a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ba:	4bac      	ldr	r3, [pc, #688]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	2202      	movs	r2, #2
 80029c0:	4013      	ands	r3, r2
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x3b6>
 80029c4:	e013      	b.n	80029ee <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c6:	f7ff f851 	bl	8001a6c <HAL_GetTick>
 80029ca:	0003      	movs	r3, r0
 80029cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ce:	e009      	b.n	80029e4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d0:	f7ff f84c 	bl	8001a6c <HAL_GetTick>
 80029d4:	0002      	movs	r2, r0
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	4aa5      	ldr	r2, [pc, #660]	; (8002c70 <HAL_RCC_OscConfig+0x680>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e185      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e4:	4ba1      	ldr	r3, [pc, #644]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	2202      	movs	r2, #2
 80029ea:	4013      	ands	r3, r2
 80029ec:	d1f0      	bne.n	80029d0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029ee:	231f      	movs	r3, #31
 80029f0:	18fb      	adds	r3, r7, r3
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d105      	bne.n	8002a04 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029f8:	4b9c      	ldr	r3, [pc, #624]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 80029fa:	69da      	ldr	r2, [r3, #28]
 80029fc:	4b9b      	ldr	r3, [pc, #620]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 80029fe:	499d      	ldr	r1, [pc, #628]	; (8002c74 <HAL_RCC_OscConfig+0x684>)
 8002a00:	400a      	ands	r2, r1
 8002a02:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2210      	movs	r2, #16
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d063      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d12a      	bne.n	8002a6c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a16:	4b95      	ldr	r3, [pc, #596]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a1a:	4b94      	ldr	r3, [pc, #592]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a1c:	2104      	movs	r1, #4
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002a22:	4b92      	ldr	r3, [pc, #584]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a26:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a28:	2101      	movs	r1, #1
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2e:	f7ff f81d 	bl	8001a6c <HAL_GetTick>
 8002a32:	0003      	movs	r3, r0
 8002a34:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a38:	f7ff f818 	bl	8001a6c <HAL_GetTick>
 8002a3c:	0002      	movs	r2, r0
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e152      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a4a:	4b88      	ldr	r3, [pc, #544]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4e:	2202      	movs	r2, #2
 8002a50:	4013      	ands	r3, r2
 8002a52:	d0f1      	beq.n	8002a38 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a54:	4b85      	ldr	r3, [pc, #532]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a58:	22f8      	movs	r2, #248	; 0xf8
 8002a5a:	4393      	bics	r3, r2
 8002a5c:	0019      	movs	r1, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	00da      	lsls	r2, r3, #3
 8002a64:	4b81      	ldr	r3, [pc, #516]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a66:	430a      	orrs	r2, r1
 8002a68:	635a      	str	r2, [r3, #52]	; 0x34
 8002a6a:	e034      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	3305      	adds	r3, #5
 8002a72:	d111      	bne.n	8002a98 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002a74:	4b7d      	ldr	r3, [pc, #500]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a78:	4b7c      	ldr	r3, [pc, #496]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a7a:	2104      	movs	r1, #4
 8002a7c:	438a      	bics	r2, r1
 8002a7e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a80:	4b7a      	ldr	r3, [pc, #488]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a84:	22f8      	movs	r2, #248	; 0xf8
 8002a86:	4393      	bics	r3, r2
 8002a88:	0019      	movs	r1, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	00da      	lsls	r2, r3, #3
 8002a90:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a92:	430a      	orrs	r2, r1
 8002a94:	635a      	str	r2, [r3, #52]	; 0x34
 8002a96:	e01e      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a98:	4b74      	ldr	r3, [pc, #464]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a9c:	4b73      	ldr	r3, [pc, #460]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002a9e:	2104      	movs	r1, #4
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002aa4:	4b71      	ldr	r3, [pc, #452]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002aa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aa8:	4b70      	ldr	r3, [pc, #448]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002aaa:	2101      	movs	r1, #1
 8002aac:	438a      	bics	r2, r1
 8002aae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab0:	f7fe ffdc 	bl	8001a6c <HAL_GetTick>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002aba:	f7fe ffd7 	bl	8001a6c <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e111      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002acc:	4b67      	ldr	r3, [pc, #412]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d1f1      	bne.n	8002aba <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2220      	movs	r2, #32
 8002adc:	4013      	ands	r3, r2
 8002ade:	d05c      	beq.n	8002b9a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ae0:	4b62      	ldr	r3, [pc, #392]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	220c      	movs	r2, #12
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b0c      	cmp	r3, #12
 8002aea:	d00e      	beq.n	8002b0a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002aec:	4b5f      	ldr	r3, [pc, #380]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	220c      	movs	r2, #12
 8002af2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d114      	bne.n	8002b22 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002af8:	4b5c      	ldr	r3, [pc, #368]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	23c0      	movs	r3, #192	; 0xc0
 8002afe:	025b      	lsls	r3, r3, #9
 8002b00:	401a      	ands	r2, r3
 8002b02:	23c0      	movs	r3, #192	; 0xc0
 8002b04:	025b      	lsls	r3, r3, #9
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d10b      	bne.n	8002b22 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002b0a:	4b58      	ldr	r3, [pc, #352]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b0e:	2380      	movs	r3, #128	; 0x80
 8002b10:	025b      	lsls	r3, r3, #9
 8002b12:	4013      	ands	r3, r2
 8002b14:	d040      	beq.n	8002b98 <HAL_RCC_OscConfig+0x5a8>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d03c      	beq.n	8002b98 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e0e6      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01b      	beq.n	8002b62 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b2a:	4b50      	ldr	r3, [pc, #320]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b2e:	4b4f      	ldr	r3, [pc, #316]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b30:	2180      	movs	r1, #128	; 0x80
 8002b32:	0249      	lsls	r1, r1, #9
 8002b34:	430a      	orrs	r2, r1
 8002b36:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7fe ff98 	bl	8001a6c <HAL_GetTick>
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b40:	e008      	b.n	8002b54 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b42:	f7fe ff93 	bl	8001a6c <HAL_GetTick>
 8002b46:	0002      	movs	r2, r0
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e0cd      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b54:	4b45      	ldr	r3, [pc, #276]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	025b      	lsls	r3, r3, #9
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d0f0      	beq.n	8002b42 <HAL_RCC_OscConfig+0x552>
 8002b60:	e01b      	b.n	8002b9a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002b62:	4b42      	ldr	r3, [pc, #264]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b66:	4b41      	ldr	r3, [pc, #260]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b68:	4943      	ldr	r1, [pc, #268]	; (8002c78 <HAL_RCC_OscConfig+0x688>)
 8002b6a:	400a      	ands	r2, r1
 8002b6c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6e:	f7fe ff7d 	bl	8001a6c <HAL_GetTick>
 8002b72:	0003      	movs	r3, r0
 8002b74:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b78:	f7fe ff78 	bl	8001a6c <HAL_GetTick>
 8002b7c:	0002      	movs	r2, r0
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e0b2      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002b8a:	4b38      	ldr	r3, [pc, #224]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	025b      	lsls	r3, r3, #9
 8002b92:	4013      	ands	r3, r2
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x588>
 8002b96:	e000      	b.n	8002b9a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002b98:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d100      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x5b4>
 8002ba2:	e0a4      	b.n	8002cee <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ba4:	4b31      	ldr	r3, [pc, #196]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	220c      	movs	r2, #12
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d100      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x5c2>
 8002bb0:	e078      	b.n	8002ca4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d14c      	bne.n	8002c54 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bba:	4b2c      	ldr	r3, [pc, #176]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002bc0:	492e      	ldr	r1, [pc, #184]	; (8002c7c <HAL_RCC_OscConfig+0x68c>)
 8002bc2:	400a      	ands	r2, r1
 8002bc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc6:	f7fe ff51 	bl	8001a6c <HAL_GetTick>
 8002bca:	0003      	movs	r3, r0
 8002bcc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd0:	f7fe ff4c 	bl	8001a6c <HAL_GetTick>
 8002bd4:	0002      	movs	r2, r0
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e086      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be2:	4b22      	ldr	r3, [pc, #136]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	2380      	movs	r3, #128	; 0x80
 8002be8:	049b      	lsls	r3, r3, #18
 8002bea:	4013      	ands	r3, r2
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bee:	4b1f      	ldr	r3, [pc, #124]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf2:	220f      	movs	r2, #15
 8002bf4:	4393      	bics	r3, r2
 8002bf6:	0019      	movs	r1, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bfc:	4b1b      	ldr	r3, [pc, #108]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c02:	4b1a      	ldr	r3, [pc, #104]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4a1e      	ldr	r2, [pc, #120]	; (8002c80 <HAL_RCC_OscConfig+0x690>)
 8002c08:	4013      	ands	r3, r2
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c14:	431a      	orrs	r2, r3
 8002c16:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c1c:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c22:	2180      	movs	r1, #128	; 0x80
 8002c24:	0449      	lsls	r1, r1, #17
 8002c26:	430a      	orrs	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2a:	f7fe ff1f 	bl	8001a6c <HAL_GetTick>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c34:	f7fe ff1a 	bl	8001a6c <HAL_GetTick>
 8002c38:	0002      	movs	r2, r0
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e054      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c46:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	2380      	movs	r3, #128	; 0x80
 8002c4c:	049b      	lsls	r3, r3, #18
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x644>
 8002c52:	e04c      	b.n	8002cee <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c54:	4b05      	ldr	r3, [pc, #20]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <HAL_RCC_OscConfig+0x67c>)
 8002c5a:	4908      	ldr	r1, [pc, #32]	; (8002c7c <HAL_RCC_OscConfig+0x68c>)
 8002c5c:	400a      	ands	r2, r1
 8002c5e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c60:	f7fe ff04 	bl	8001a6c <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c68:	e015      	b.n	8002c96 <HAL_RCC_OscConfig+0x6a6>
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	00001388 	.word	0x00001388
 8002c74:	efffffff 	.word	0xefffffff
 8002c78:	fffeffff 	.word	0xfffeffff
 8002c7c:	feffffff 	.word	0xfeffffff
 8002c80:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c84:	f7fe fef2 	bl	8001a6c <HAL_GetTick>
 8002c88:	0002      	movs	r2, r0
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e02c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c96:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <HAL_RCC_OscConfig+0x708>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	2380      	movs	r3, #128	; 0x80
 8002c9c:	049b      	lsls	r3, r3, #18
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x694>
 8002ca2:	e024      	b.n	8002cee <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d101      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e01f      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <HAL_RCC_OscConfig+0x708>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <HAL_RCC_OscConfig+0x708>)
 8002cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cba:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	23c0      	movs	r3, #192	; 0xc0
 8002cc0:	025b      	lsls	r3, r3, #9
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d10e      	bne.n	8002cea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	220f      	movs	r2, #15
 8002cd0:	401a      	ands	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d107      	bne.n	8002cea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	23f0      	movs	r3, #240	; 0xf0
 8002cde:	039b      	lsls	r3, r3, #14
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d001      	beq.n	8002cee <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b008      	add	sp, #32
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000

08002cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0bf      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b61      	ldr	r3, [pc, #388]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2201      	movs	r2, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d911      	bls.n	8002d42 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b5e      	ldr	r3, [pc, #376]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2201      	movs	r2, #1
 8002d24:	4393      	bics	r3, r2
 8002d26:	0019      	movs	r1, r3
 8002d28:	4b5b      	ldr	r3, [pc, #364]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d30:	4b59      	ldr	r3, [pc, #356]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2201      	movs	r2, #1
 8002d36:	4013      	ands	r3, r2
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d001      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e0a6      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2202      	movs	r2, #2
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d015      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2204      	movs	r2, #4
 8002d52:	4013      	ands	r3, r2
 8002d54:	d006      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d56:	4b51      	ldr	r3, [pc, #324]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	4b50      	ldr	r3, [pc, #320]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002d5c:	21e0      	movs	r1, #224	; 0xe0
 8002d5e:	00c9      	lsls	r1, r1, #3
 8002d60:	430a      	orrs	r2, r1
 8002d62:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b4d      	ldr	r3, [pc, #308]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	22f0      	movs	r2, #240	; 0xf0
 8002d6a:	4393      	bics	r3, r2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	4b4a      	ldr	r3, [pc, #296]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002d74:	430a      	orrs	r2, r1
 8002d76:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d04c      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b44      	ldr	r3, [pc, #272]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	2380      	movs	r3, #128	; 0x80
 8002d90:	029b      	lsls	r3, r3, #10
 8002d92:	4013      	ands	r3, r2
 8002d94:	d120      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07a      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d107      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da2:	4b3e      	ldr	r3, [pc, #248]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	049b      	lsls	r3, r3, #18
 8002daa:	4013      	ands	r3, r2
 8002dac:	d114      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e06e      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d107      	bne.n	8002dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002dba:	4b38      	ldr	r3, [pc, #224]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dbe:	2380      	movs	r3, #128	; 0x80
 8002dc0:	025b      	lsls	r3, r3, #9
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d108      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e062      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dca:	4b34      	ldr	r3, [pc, #208]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e05b      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd8:	4b30      	ldr	r3, [pc, #192]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2203      	movs	r2, #3
 8002dde:	4393      	bics	r3, r2
 8002de0:	0019      	movs	r1, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	4b2d      	ldr	r3, [pc, #180]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002de8:	430a      	orrs	r2, r1
 8002dea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dec:	f7fe fe3e 	bl	8001a6c <HAL_GetTick>
 8002df0:	0003      	movs	r3, r0
 8002df2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df4:	e009      	b.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df6:	f7fe fe39 	bl	8001a6c <HAL_GetTick>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	4a27      	ldr	r2, [pc, #156]	; (8002ea0 <HAL_RCC_ClockConfig+0x1a4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e042      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0a:	4b24      	ldr	r3, [pc, #144]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	220c      	movs	r2, #12
 8002e10:	401a      	ands	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d1ec      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e1c:	4b1e      	ldr	r3, [pc, #120]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d211      	bcs.n	8002e4e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2a:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	4393      	bics	r3, r2
 8002e32:	0019      	movs	r1, r3
 8002e34:	4b18      	ldr	r3, [pc, #96]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3c:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <HAL_RCC_ClockConfig+0x19c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2201      	movs	r2, #1
 8002e42:	4013      	ands	r3, r2
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d001      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e020      	b.n	8002e90 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2204      	movs	r2, #4
 8002e54:	4013      	ands	r3, r2
 8002e56:	d009      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e58:	4b10      	ldr	r3, [pc, #64]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a11      	ldr	r2, [pc, #68]	; (8002ea4 <HAL_RCC_ClockConfig+0x1a8>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	0019      	movs	r1, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	4b0d      	ldr	r3, [pc, #52]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002e6c:	f000 f820 	bl	8002eb0 <HAL_RCC_GetSysClockFreq>
 8002e70:	0001      	movs	r1, r0
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_RCC_ClockConfig+0x1a0>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	091b      	lsrs	r3, r3, #4
 8002e78:	220f      	movs	r2, #15
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ea8 <HAL_RCC_ClockConfig+0x1ac>)
 8002e7e:	5cd3      	ldrb	r3, [r2, r3]
 8002e80:	000a      	movs	r2, r1
 8002e82:	40da      	lsrs	r2, r3
 8002e84:	4b09      	ldr	r3, [pc, #36]	; (8002eac <HAL_RCC_ClockConfig+0x1b0>)
 8002e86:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f7fe fda9 	bl	80019e0 <HAL_InitTick>
  
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	0018      	movs	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b004      	add	sp, #16
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40022000 	.word	0x40022000
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	00001388 	.word	0x00001388
 8002ea4:	fffff8ff 	.word	0xfffff8ff
 8002ea8:	0800399c 	.word	0x0800399c
 8002eac:	20000000 	.word	0x20000000

08002eb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb0:	b590      	push	{r4, r7, lr}
 8002eb2:	b08f      	sub	sp, #60	; 0x3c
 8002eb4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002eb6:	2314      	movs	r3, #20
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	4a38      	ldr	r2, [pc, #224]	; (8002f9c <HAL_RCC_GetSysClockFreq+0xec>)
 8002ebc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002ebe:	c313      	stmia	r3!, {r0, r1, r4}
 8002ec0:	6812      	ldr	r2, [r2, #0]
 8002ec2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002ec4:	1d3b      	adds	r3, r7, #4
 8002ec6:	4a36      	ldr	r2, [pc, #216]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002ec8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002eca:	c313      	stmia	r3!, {r0, r1, r4}
 8002ecc:	6812      	ldr	r2, [r2, #0]
 8002ece:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ed8:	2300      	movs	r3, #0
 8002eda:	637b      	str	r3, [r7, #52]	; 0x34
 8002edc:	2300      	movs	r3, #0
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002ee4:	4b2f      	ldr	r3, [pc, #188]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eec:	220c      	movs	r2, #12
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b0c      	cmp	r3, #12
 8002ef2:	d047      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0xd4>
 8002ef4:	d849      	bhi.n	8002f8a <HAL_RCC_GetSysClockFreq+0xda>
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	d002      	beq.n	8002f00 <HAL_RCC_GetSysClockFreq+0x50>
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d003      	beq.n	8002f06 <HAL_RCC_GetSysClockFreq+0x56>
 8002efe:	e044      	b.n	8002f8a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f00:	4b29      	ldr	r3, [pc, #164]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f02:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f04:	e044      	b.n	8002f90 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f08:	0c9b      	lsrs	r3, r3, #18
 8002f0a:	220f      	movs	r2, #15
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	2214      	movs	r2, #20
 8002f10:	18ba      	adds	r2, r7, r2
 8002f12:	5cd3      	ldrb	r3, [r2, r3]
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002f16:	4b23      	ldr	r3, [pc, #140]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1a:	220f      	movs	r2, #15
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	1d3a      	adds	r2, r7, #4
 8002f20:	5cd3      	ldrb	r3, [r2, r3]
 8002f22:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002f24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f26:	23c0      	movs	r3, #192	; 0xc0
 8002f28:	025b      	lsls	r3, r3, #9
 8002f2a:	401a      	ands	r2, r3
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	025b      	lsls	r3, r3, #9
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d109      	bne.n	8002f48 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f36:	481c      	ldr	r0, [pc, #112]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f38:	f7fd f8e6 	bl	8000108 <__udivsi3>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	001a      	movs	r2, r3
 8002f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f42:	4353      	muls	r3, r2
 8002f44:	637b      	str	r3, [r7, #52]	; 0x34
 8002f46:	e01a      	b.n	8002f7e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f4a:	23c0      	movs	r3, #192	; 0xc0
 8002f4c:	025b      	lsls	r3, r3, #9
 8002f4e:	401a      	ands	r2, r3
 8002f50:	23c0      	movs	r3, #192	; 0xc0
 8002f52:	025b      	lsls	r3, r3, #9
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d109      	bne.n	8002f6c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f5a:	4814      	ldr	r0, [pc, #80]	; (8002fac <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f5c:	f7fd f8d4 	bl	8000108 <__udivsi3>
 8002f60:	0003      	movs	r3, r0
 8002f62:	001a      	movs	r2, r3
 8002f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f66:	4353      	muls	r3, r2
 8002f68:	637b      	str	r3, [r7, #52]	; 0x34
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f6e:	480e      	ldr	r0, [pc, #56]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f70:	f7fd f8ca 	bl	8000108 <__udivsi3>
 8002f74:	0003      	movs	r3, r0
 8002f76:	001a      	movs	r2, r3
 8002f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7a:	4353      	muls	r3, r2
 8002f7c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f80:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f82:	e005      	b.n	8002f90 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f88:	e002      	b.n	8002f90 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f8a:	4b07      	ldr	r3, [pc, #28]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f8c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f8e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002f92:	0018      	movs	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b00f      	add	sp, #60	; 0x3c
 8002f98:	bd90      	pop	{r4, r7, pc}
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	0800393c 	.word	0x0800393c
 8002fa0:	0800394c 	.word	0x0800394c
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	007a1200 	.word	0x007a1200
 8002fac:	02dc6c00 	.word	0x02dc6c00

08002fb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e042      	b.n	8003048 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	223d      	movs	r2, #61	; 0x3d
 8002fc6:	5c9b      	ldrb	r3, [r3, r2]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d107      	bne.n	8002fde <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	223c      	movs	r2, #60	; 0x3c
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7fe fc61 	bl	80018a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	223d      	movs	r2, #61	; 0x3d
 8002fe2:	2102      	movs	r1, #2
 8002fe4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3304      	adds	r3, #4
 8002fee:	0019      	movs	r1, r3
 8002ff0:	0010      	movs	r0, r2
 8002ff2:	f000 f9e5 	bl	80033c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2246      	movs	r2, #70	; 0x46
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	223e      	movs	r2, #62	; 0x3e
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	223f      	movs	r2, #63	; 0x3f
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2240      	movs	r2, #64	; 0x40
 8003012:	2101      	movs	r1, #1
 8003014:	5499      	strb	r1, [r3, r2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2241      	movs	r2, #65	; 0x41
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2242      	movs	r2, #66	; 0x42
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2243      	movs	r2, #67	; 0x43
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2244      	movs	r2, #68	; 0x44
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2245      	movs	r2, #69	; 0x45
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	223d      	movs	r2, #61	; 0x3d
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	0018      	movs	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e042      	b.n	80030e8 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	223d      	movs	r2, #61	; 0x3d
 8003066:	5c9b      	ldrb	r3, [r3, r2]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d107      	bne.n	800307e <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	223c      	movs	r2, #60	; 0x3c
 8003072:	2100      	movs	r1, #0
 8003074:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	0018      	movs	r0, r3
 800307a:	f000 f839 	bl	80030f0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	223d      	movs	r2, #61	; 0x3d
 8003082:	2102      	movs	r1, #2
 8003084:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	3304      	adds	r3, #4
 800308e:	0019      	movs	r1, r3
 8003090:	0010      	movs	r0, r2
 8003092:	f000 f995 	bl	80033c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2246      	movs	r2, #70	; 0x46
 800309a:	2101      	movs	r1, #1
 800309c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	223e      	movs	r2, #62	; 0x3e
 80030a2:	2101      	movs	r1, #1
 80030a4:	5499      	strb	r1, [r3, r2]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	223f      	movs	r2, #63	; 0x3f
 80030aa:	2101      	movs	r1, #1
 80030ac:	5499      	strb	r1, [r3, r2]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2240      	movs	r2, #64	; 0x40
 80030b2:	2101      	movs	r1, #1
 80030b4:	5499      	strb	r1, [r3, r2]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2241      	movs	r2, #65	; 0x41
 80030ba:	2101      	movs	r1, #1
 80030bc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2242      	movs	r2, #66	; 0x42
 80030c2:	2101      	movs	r1, #1
 80030c4:	5499      	strb	r1, [r3, r2]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2243      	movs	r2, #67	; 0x43
 80030ca:	2101      	movs	r1, #1
 80030cc:	5499      	strb	r1, [r3, r2]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2244      	movs	r2, #68	; 0x44
 80030d2:	2101      	movs	r1, #1
 80030d4:	5499      	strb	r1, [r3, r2]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2245      	movs	r2, #69	; 0x45
 80030da:	2101      	movs	r1, #1
 80030dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	223d      	movs	r2, #61	; 0x3d
 80030e2:	2101      	movs	r1, #1
 80030e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	0018      	movs	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	b002      	add	sp, #8
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80030f8:	46c0      	nop			; (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b002      	add	sp, #8
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	223c      	movs	r2, #60	; 0x3c
 8003110:	5c9b      	ldrb	r3, [r3, r2]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_TIM_IC_ConfigChannel+0x1a>
 8003116:	2302      	movs	r3, #2
 8003118:	e082      	b.n	8003220 <HAL_TIM_IC_ConfigChannel+0x120>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	223c      	movs	r2, #60	; 0x3c
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d11b      	bne.n	8003160 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	6819      	ldr	r1, [r3, #0]
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f000 f9b8 	bl	80034ac <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	210c      	movs	r1, #12
 8003148:	438a      	bics	r2, r1
 800314a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6999      	ldr	r1, [r3, #24]
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	619a      	str	r2, [r3, #24]
 800315e:	e05a      	b.n	8003216 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b04      	cmp	r3, #4
 8003164:	d11c      	bne.n	80031a0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	6819      	ldr	r1, [r3, #0]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f000 fa1d 	bl	80035b4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	699a      	ldr	r2, [r3, #24]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4928      	ldr	r1, [pc, #160]	; (8003228 <HAL_TIM_IC_ConfigChannel+0x128>)
 8003186:	400a      	ands	r2, r1
 8003188:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6999      	ldr	r1, [r3, #24]
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	021a      	lsls	r2, r3, #8
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	619a      	str	r2, [r3, #24]
 800319e:	e03a      	b.n	8003216 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b08      	cmp	r3, #8
 80031a4:	d11b      	bne.n	80031de <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6818      	ldr	r0, [r3, #0]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	6819      	ldr	r1, [r3, #0]
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f000 fa71 	bl	800369c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	69da      	ldr	r2, [r3, #28]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	210c      	movs	r1, #12
 80031c6:	438a      	bics	r2, r1
 80031c8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69d9      	ldr	r1, [r3, #28]
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	61da      	str	r2, [r3, #28]
 80031dc:	e01b      	b.n	8003216 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	6819      	ldr	r1, [r3, #0]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	f000 fa95 	bl	800371c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	69da      	ldr	r2, [r3, #28]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	490a      	ldr	r1, [pc, #40]	; (8003228 <HAL_TIM_IC_ConfigChannel+0x128>)
 80031fe:	400a      	ands	r2, r1
 8003200:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	69d9      	ldr	r1, [r3, #28]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	021a      	lsls	r2, r3, #8
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	223c      	movs	r2, #60	; 0x3c
 800321a:	2100      	movs	r1, #0
 800321c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	0018      	movs	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	b004      	add	sp, #16
 8003226:	bd80      	pop	{r7, pc}
 8003228:	fffff3ff 	.word	0xfffff3ff

0800322c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	223c      	movs	r2, #60	; 0x3c
 800323a:	5c9b      	ldrb	r3, [r3, r2]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d101      	bne.n	8003244 <HAL_TIM_ConfigClockSource+0x18>
 8003240:	2302      	movs	r3, #2
 8003242:	e0b7      	b.n	80033b4 <HAL_TIM_ConfigClockSource+0x188>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	223c      	movs	r2, #60	; 0x3c
 8003248:	2101      	movs	r1, #1
 800324a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	223d      	movs	r2, #61	; 0x3d
 8003250:	2102      	movs	r1, #2
 8003252:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2277      	movs	r2, #119	; 0x77
 8003260:	4393      	bics	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a55      	ldr	r2, [pc, #340]	; (80033bc <HAL_TIM_ConfigClockSource+0x190>)
 8003268:	4013      	ands	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2280      	movs	r2, #128	; 0x80
 800327a:	0192      	lsls	r2, r2, #6
 800327c:	4293      	cmp	r3, r2
 800327e:	d040      	beq.n	8003302 <HAL_TIM_ConfigClockSource+0xd6>
 8003280:	2280      	movs	r2, #128	; 0x80
 8003282:	0192      	lsls	r2, r2, #6
 8003284:	4293      	cmp	r3, r2
 8003286:	d900      	bls.n	800328a <HAL_TIM_ConfigClockSource+0x5e>
 8003288:	e088      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 800328a:	2280      	movs	r2, #128	; 0x80
 800328c:	0152      	lsls	r2, r2, #5
 800328e:	4293      	cmp	r3, r2
 8003290:	d100      	bne.n	8003294 <HAL_TIM_ConfigClockSource+0x68>
 8003292:	e085      	b.n	80033a0 <HAL_TIM_ConfigClockSource+0x174>
 8003294:	2280      	movs	r2, #128	; 0x80
 8003296:	0152      	lsls	r2, r2, #5
 8003298:	4293      	cmp	r3, r2
 800329a:	d900      	bls.n	800329e <HAL_TIM_ConfigClockSource+0x72>
 800329c:	e07e      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 800329e:	2b70      	cmp	r3, #112	; 0x70
 80032a0:	d018      	beq.n	80032d4 <HAL_TIM_ConfigClockSource+0xa8>
 80032a2:	d900      	bls.n	80032a6 <HAL_TIM_ConfigClockSource+0x7a>
 80032a4:	e07a      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032a6:	2b60      	cmp	r3, #96	; 0x60
 80032a8:	d04f      	beq.n	800334a <HAL_TIM_ConfigClockSource+0x11e>
 80032aa:	d900      	bls.n	80032ae <HAL_TIM_ConfigClockSource+0x82>
 80032ac:	e076      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032ae:	2b50      	cmp	r3, #80	; 0x50
 80032b0:	d03b      	beq.n	800332a <HAL_TIM_ConfigClockSource+0xfe>
 80032b2:	d900      	bls.n	80032b6 <HAL_TIM_ConfigClockSource+0x8a>
 80032b4:	e072      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032b6:	2b40      	cmp	r3, #64	; 0x40
 80032b8:	d057      	beq.n	800336a <HAL_TIM_ConfigClockSource+0x13e>
 80032ba:	d900      	bls.n	80032be <HAL_TIM_ConfigClockSource+0x92>
 80032bc:	e06e      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032be:	2b30      	cmp	r3, #48	; 0x30
 80032c0:	d063      	beq.n	800338a <HAL_TIM_ConfigClockSource+0x15e>
 80032c2:	d86b      	bhi.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032c4:	2b20      	cmp	r3, #32
 80032c6:	d060      	beq.n	800338a <HAL_TIM_ConfigClockSource+0x15e>
 80032c8:	d868      	bhi.n	800339c <HAL_TIM_ConfigClockSource+0x170>
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d05d      	beq.n	800338a <HAL_TIM_ConfigClockSource+0x15e>
 80032ce:	2b10      	cmp	r3, #16
 80032d0:	d05b      	beq.n	800338a <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80032d2:	e063      	b.n	800339c <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	6899      	ldr	r1, [r3, #8]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	f000 fa7a 	bl	80037dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2277      	movs	r2, #119	; 0x77
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	609a      	str	r2, [r3, #8]
      break;
 8003300:	e04f      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	6899      	ldr	r1, [r3, #8]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f000 fa63 	bl	80037dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2180      	movs	r1, #128	; 0x80
 8003322:	01c9      	lsls	r1, r1, #7
 8003324:	430a      	orrs	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
      break;
 8003328:	e03b      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6818      	ldr	r0, [r3, #0]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	6859      	ldr	r1, [r3, #4]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	001a      	movs	r2, r3
 8003338:	f000 f90e 	bl	8003558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2150      	movs	r1, #80	; 0x50
 8003342:	0018      	movs	r0, r3
 8003344:	f000 fa30 	bl	80037a8 <TIM_ITRx_SetConfig>
      break;
 8003348:	e02b      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6818      	ldr	r0, [r3, #0]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6859      	ldr	r1, [r3, #4]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	001a      	movs	r2, r3
 8003358:	f000 f96e 	bl	8003638 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2160      	movs	r1, #96	; 0x60
 8003362:	0018      	movs	r0, r3
 8003364:	f000 fa20 	bl	80037a8 <TIM_ITRx_SetConfig>
      break;
 8003368:	e01b      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	6859      	ldr	r1, [r3, #4]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	001a      	movs	r2, r3
 8003378:	f000 f8ee 	bl	8003558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2140      	movs	r1, #64	; 0x40
 8003382:	0018      	movs	r0, r3
 8003384:	f000 fa10 	bl	80037a8 <TIM_ITRx_SetConfig>
      break;
 8003388:	e00b      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	0019      	movs	r1, r3
 8003394:	0010      	movs	r0, r2
 8003396:	f000 fa07 	bl	80037a8 <TIM_ITRx_SetConfig>
        break;
 800339a:	e002      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 800339c:	46c0      	nop			; (mov r8, r8)
 800339e:	e000      	b.n	80033a2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80033a0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	223d      	movs	r2, #61	; 0x3d
 80033a6:	2101      	movs	r1, #1
 80033a8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	223c      	movs	r2, #60	; 0x3c
 80033ae:	2100      	movs	r1, #0
 80033b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b004      	add	sp, #16
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	ffff00ff 	.word	0xffff00ff

080033c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a30      	ldr	r2, [pc, #192]	; (8003494 <TIM_Base_SetConfig+0xd4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d008      	beq.n	80033ea <TIM_Base_SetConfig+0x2a>
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	2380      	movs	r3, #128	; 0x80
 80033dc:	05db      	lsls	r3, r3, #23
 80033de:	429a      	cmp	r2, r3
 80033e0:	d003      	beq.n	80033ea <TIM_Base_SetConfig+0x2a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a2c      	ldr	r2, [pc, #176]	; (8003498 <TIM_Base_SetConfig+0xd8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d108      	bne.n	80033fc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2270      	movs	r2, #112	; 0x70
 80033ee:	4393      	bics	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a25      	ldr	r2, [pc, #148]	; (8003494 <TIM_Base_SetConfig+0xd4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d014      	beq.n	800342e <TIM_Base_SetConfig+0x6e>
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	2380      	movs	r3, #128	; 0x80
 8003408:	05db      	lsls	r3, r3, #23
 800340a:	429a      	cmp	r2, r3
 800340c:	d00f      	beq.n	800342e <TIM_Base_SetConfig+0x6e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a21      	ldr	r2, [pc, #132]	; (8003498 <TIM_Base_SetConfig+0xd8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00b      	beq.n	800342e <TIM_Base_SetConfig+0x6e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a20      	ldr	r2, [pc, #128]	; (800349c <TIM_Base_SetConfig+0xdc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d007      	beq.n	800342e <TIM_Base_SetConfig+0x6e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a1f      	ldr	r2, [pc, #124]	; (80034a0 <TIM_Base_SetConfig+0xe0>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d003      	beq.n	800342e <TIM_Base_SetConfig+0x6e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a1e      	ldr	r2, [pc, #120]	; (80034a4 <TIM_Base_SetConfig+0xe4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d108      	bne.n	8003440 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4a1d      	ldr	r2, [pc, #116]	; (80034a8 <TIM_Base_SetConfig+0xe8>)
 8003432:	4013      	ands	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2280      	movs	r2, #128	; 0x80
 8003444:	4393      	bics	r3, r2
 8003446:	001a      	movs	r2, r3
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <TIM_Base_SetConfig+0xd4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d007      	beq.n	800347e <TIM_Base_SetConfig+0xbe>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a0b      	ldr	r2, [pc, #44]	; (80034a0 <TIM_Base_SetConfig+0xe0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d003      	beq.n	800347e <TIM_Base_SetConfig+0xbe>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a0a      	ldr	r2, [pc, #40]	; (80034a4 <TIM_Base_SetConfig+0xe4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d103      	bne.n	8003486 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	615a      	str	r2, [r3, #20]
}
 800348c:	46c0      	nop			; (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	b004      	add	sp, #16
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40012c00 	.word	0x40012c00
 8003498:	40000400 	.word	0x40000400
 800349c:	40002000 	.word	0x40002000
 80034a0:	40014400 	.word	0x40014400
 80034a4:	40014800 	.word	0x40014800
 80034a8:	fffffcff 	.word	0xfffffcff

080034ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
 80034b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	2201      	movs	r2, #1
 80034c0:	4393      	bics	r3, r2
 80034c2:	001a      	movs	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <TIM_TI1_SetConfig+0xa4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d008      	beq.n	80034ee <TIM_TI1_SetConfig+0x42>
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	2380      	movs	r3, #128	; 0x80
 80034e0:	05db      	lsls	r3, r3, #23
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d003      	beq.n	80034ee <TIM_TI1_SetConfig+0x42>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	4a1a      	ldr	r2, [pc, #104]	; (8003554 <TIM_TI1_SetConfig+0xa8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d101      	bne.n	80034f2 <TIM_TI1_SetConfig+0x46>
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <TIM_TI1_SetConfig+0x48>
 80034f2:	2300      	movs	r3, #0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2203      	movs	r2, #3
 80034fc:	4393      	bics	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	e003      	b.n	8003512 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2201      	movs	r2, #1
 800350e:	4313      	orrs	r3, r2
 8003510:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	22f0      	movs	r2, #240	; 0xf0
 8003516:	4393      	bics	r3, r2
 8003518:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	22ff      	movs	r2, #255	; 0xff
 8003520:	4013      	ands	r3, r2
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	4313      	orrs	r3, r2
 8003526:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	220a      	movs	r2, #10
 800352c:	4393      	bics	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	220a      	movs	r2, #10
 8003534:	4013      	ands	r3, r2
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	621a      	str	r2, [r3, #32]
}
 8003548:	46c0      	nop			; (mov r8, r8)
 800354a:	46bd      	mov	sp, r7
 800354c:	b006      	add	sp, #24
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40000400 	.word	0x40000400

08003558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	2201      	movs	r2, #1
 8003570:	4393      	bics	r3, r2
 8003572:	001a      	movs	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	22f0      	movs	r2, #240	; 0xf0
 8003582:	4393      	bics	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	220a      	movs	r2, #10
 8003594:	4393      	bics	r3, r2
 8003596:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	4313      	orrs	r3, r2
 800359e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	621a      	str	r2, [r3, #32]
}
 80035ac:	46c0      	nop			; (mov r8, r8)
 80035ae:	46bd      	mov	sp, r7
 80035b0:	b006      	add	sp, #24
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	2210      	movs	r2, #16
 80035c8:	4393      	bics	r3, r2
 80035ca:	001a      	movs	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	4a14      	ldr	r2, [pc, #80]	; (8003630 <TIM_TI2_SetConfig+0x7c>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	021b      	lsls	r3, r3, #8
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	4a10      	ldr	r2, [pc, #64]	; (8003634 <TIM_TI2_SetConfig+0x80>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	031b      	lsls	r3, r3, #12
 80035fa:	041b      	lsls	r3, r3, #16
 80035fc:	0c1b      	lsrs	r3, r3, #16
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	22a0      	movs	r2, #160	; 0xa0
 8003608:	4393      	bics	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	22a0      	movs	r2, #160	; 0xa0
 8003612:	4013      	ands	r3, r2
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	621a      	str	r2, [r3, #32]
}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	46bd      	mov	sp, r7
 800362a:	b006      	add	sp, #24
 800362c:	bd80      	pop	{r7, pc}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	fffffcff 	.word	0xfffffcff
 8003634:	ffff0fff 	.word	0xffff0fff

08003638 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	2210      	movs	r2, #16
 800364a:	4393      	bics	r3, r2
 800364c:	001a      	movs	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	4a0d      	ldr	r2, [pc, #52]	; (8003698 <TIM_TI2_ConfigInputStage+0x60>)
 8003662:	4013      	ands	r3, r2
 8003664:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	031b      	lsls	r3, r3, #12
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	22a0      	movs	r2, #160	; 0xa0
 8003674:	4393      	bics	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	46bd      	mov	sp, r7
 8003692:	b006      	add	sp, #24
 8003694:	bd80      	pop	{r7, pc}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	ffff0fff 	.word	0xffff0fff

0800369c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	4a19      	ldr	r2, [pc, #100]	; (8003714 <TIM_TI3_SetConfig+0x78>)
 80036b0:	401a      	ands	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	2203      	movs	r2, #3
 80036c6:	4393      	bics	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	22f0      	movs	r2, #240	; 0xf0
 80036d6:	4393      	bics	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	22ff      	movs	r2, #255	; 0xff
 80036e0:	4013      	ands	r3, r2
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4a0b      	ldr	r2, [pc, #44]	; (8003718 <TIM_TI3_SetConfig+0x7c>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	021a      	lsls	r2, r3, #8
 80036f4:	23a0      	movs	r3, #160	; 0xa0
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	4013      	ands	r3, r2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	621a      	str	r2, [r3, #32]
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b006      	add	sp, #24
 8003712:	bd80      	pop	{r7, pc}
 8003714:	fffffeff 	.word	0xfffffeff
 8003718:	fffff5ff 	.word	0xfffff5ff

0800371c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
 8003728:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	4a1a      	ldr	r2, [pc, #104]	; (8003798 <TIM_TI4_SetConfig+0x7c>)
 8003730:	401a      	ands	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	4a15      	ldr	r2, [pc, #84]	; (800379c <TIM_TI4_SetConfig+0x80>)
 8003746:	4013      	ands	r3, r2
 8003748:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	021b      	lsls	r3, r3, #8
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	4313      	orrs	r3, r2
 8003752:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	4a12      	ldr	r2, [pc, #72]	; (80037a0 <TIM_TI4_SetConfig+0x84>)
 8003758:	4013      	ands	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	031b      	lsls	r3, r3, #12
 8003760:	041b      	lsls	r3, r3, #16
 8003762:	0c1b      	lsrs	r3, r3, #16
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4a0d      	ldr	r2, [pc, #52]	; (80037a4 <TIM_TI4_SetConfig+0x88>)
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	031a      	lsls	r2, r3, #12
 8003776:	23a0      	movs	r3, #160	; 0xa0
 8003778:	021b      	lsls	r3, r3, #8
 800377a:	4013      	ands	r3, r2
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	621a      	str	r2, [r3, #32]
}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	46bd      	mov	sp, r7
 8003792:	b006      	add	sp, #24
 8003794:	bd80      	pop	{r7, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	ffffefff 	.word	0xffffefff
 800379c:	fffffcff 	.word	0xfffffcff
 80037a0:	ffff0fff 	.word	0xffff0fff
 80037a4:	ffff5fff 	.word	0xffff5fff

080037a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2270      	movs	r2, #112	; 0x70
 80037bc:	4393      	bics	r3, r2
 80037be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	2207      	movs	r2, #7
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	609a      	str	r2, [r3, #8]
}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b004      	add	sp, #16
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
 80037e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	4a09      	ldr	r2, [pc, #36]	; (8003818 <TIM_ETR_SetConfig+0x3c>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	021a      	lsls	r2, r3, #8
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	431a      	orrs	r2, r3
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	4313      	orrs	r3, r2
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	609a      	str	r2, [r3, #8]
}
 8003810:	46c0      	nop			; (mov r8, r8)
 8003812:	46bd      	mov	sp, r7
 8003814:	b006      	add	sp, #24
 8003816:	bd80      	pop	{r7, pc}
 8003818:	ffff00ff 	.word	0xffff00ff

0800381c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	223c      	movs	r2, #60	; 0x3c
 800382a:	5c9b      	ldrb	r3, [r3, r2]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003830:	2302      	movs	r3, #2
 8003832:	e042      	b.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	223c      	movs	r2, #60	; 0x3c
 8003838:	2101      	movs	r1, #1
 800383a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	223d      	movs	r2, #61	; 0x3d
 8003840:	2102      	movs	r1, #2
 8003842:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2270      	movs	r2, #112	; 0x70
 8003858:	4393      	bics	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a14      	ldr	r2, [pc, #80]	; (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00a      	beq.n	800388e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	05db      	lsls	r3, r3, #23
 8003880:	429a      	cmp	r2, r3
 8003882:	d004      	beq.n	800388e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a0f      	ldr	r2, [pc, #60]	; (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d10c      	bne.n	80038a8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2280      	movs	r2, #128	; 0x80
 8003892:	4393      	bics	r3, r2
 8003894:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	4313      	orrs	r3, r2
 800389e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	223d      	movs	r2, #61	; 0x3d
 80038ac:	2101      	movs	r1, #1
 80038ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	223c      	movs	r2, #60	; 0x3c
 80038b4:	2100      	movs	r1, #0
 80038b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	0018      	movs	r0, r3
 80038bc:	46bd      	mov	sp, r7
 80038be:	b004      	add	sp, #16
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	40000400 	.word	0x40000400

080038cc <__libc_init_array>:
 80038cc:	b570      	push	{r4, r5, r6, lr}
 80038ce:	2600      	movs	r6, #0
 80038d0:	4d0c      	ldr	r5, [pc, #48]	; (8003904 <__libc_init_array+0x38>)
 80038d2:	4c0d      	ldr	r4, [pc, #52]	; (8003908 <__libc_init_array+0x3c>)
 80038d4:	1b64      	subs	r4, r4, r5
 80038d6:	10a4      	asrs	r4, r4, #2
 80038d8:	42a6      	cmp	r6, r4
 80038da:	d109      	bne.n	80038f0 <__libc_init_array+0x24>
 80038dc:	2600      	movs	r6, #0
 80038de:	f000 f821 	bl	8003924 <_init>
 80038e2:	4d0a      	ldr	r5, [pc, #40]	; (800390c <__libc_init_array+0x40>)
 80038e4:	4c0a      	ldr	r4, [pc, #40]	; (8003910 <__libc_init_array+0x44>)
 80038e6:	1b64      	subs	r4, r4, r5
 80038e8:	10a4      	asrs	r4, r4, #2
 80038ea:	42a6      	cmp	r6, r4
 80038ec:	d105      	bne.n	80038fa <__libc_init_array+0x2e>
 80038ee:	bd70      	pop	{r4, r5, r6, pc}
 80038f0:	00b3      	lsls	r3, r6, #2
 80038f2:	58eb      	ldr	r3, [r5, r3]
 80038f4:	4798      	blx	r3
 80038f6:	3601      	adds	r6, #1
 80038f8:	e7ee      	b.n	80038d8 <__libc_init_array+0xc>
 80038fa:	00b3      	lsls	r3, r6, #2
 80038fc:	58eb      	ldr	r3, [r5, r3]
 80038fe:	4798      	blx	r3
 8003900:	3601      	adds	r6, #1
 8003902:	e7f2      	b.n	80038ea <__libc_init_array+0x1e>
 8003904:	080039ac 	.word	0x080039ac
 8003908:	080039ac 	.word	0x080039ac
 800390c:	080039ac 	.word	0x080039ac
 8003910:	080039b0 	.word	0x080039b0

08003914 <memset>:
 8003914:	0003      	movs	r3, r0
 8003916:	1882      	adds	r2, r0, r2
 8003918:	4293      	cmp	r3, r2
 800391a:	d100      	bne.n	800391e <memset+0xa>
 800391c:	4770      	bx	lr
 800391e:	7019      	strb	r1, [r3, #0]
 8003920:	3301      	adds	r3, #1
 8003922:	e7f9      	b.n	8003918 <memset+0x4>

08003924 <_init>:
 8003924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003926:	46c0      	nop			; (mov r8, r8)
 8003928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800392a:	bc08      	pop	{r3}
 800392c:	469e      	mov	lr, r3
 800392e:	4770      	bx	lr

08003930 <_fini>:
 8003930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003936:	bc08      	pop	{r3}
 8003938:	469e      	mov	lr, r3
 800393a:	4770      	bx	lr
