// Seed: 893543057
program module_0;
  logic   id_1;
  supply1 id_2 = 1;
  assign id_1 = id_2;
  parameter id_3 = 1;
  assign id_1 = -1;
endprogram
module module_1 (
    id_1,
    id_2
);
  output supply0 id_2;
  inout wire id_1;
  reg id_3, id_4, id_5;
  always #1 id_3 = id_3;
  assign id_2 = 1'b0;
  wire id_6;
  logic id_7[-1 : -1] = id_1, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_9;
  parameter id_10 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd53
) (
    id_1[id_2 : 1],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_6 = -1;
  assign {id_5[1] < id_5} = 1'b0;
  wire id_7;
endmodule
