# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui . 
# Start time: 10:43:34 on Jun 03,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 10:43:38 on Jun 03,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
simu simuudi.do
# invalid command name "simu"
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:43:57 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:43:57 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:57 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# ** Error: ../src/Unite_des_Instructions.vhd(14): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 10:43:57 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudi.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_des_Instructions.vhd"
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:14 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:44:14 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:14 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:44:14 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:14 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:44:14 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:15 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# ** Error: tb_Unite_des_Instructions.vhd(32): near ">": syntax error
# ** Error (suppressible): tb_Unite_des_Instructions.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 24.
# ** Error: tb_Unite_des_Instructions.vhd(67): VHDL Compiler exiting
# End time: 10:44:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudi.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_Unite_des_Instructions.vhd"
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:36 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:44:36 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:36 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:44:36 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:36 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:44:36 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:36 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# ** Error (suppressible): tb_Unite_des_Instructions.vhd(33): (vcom-1272) Length of formal "Offset" is 24; length of actual is 32.
# ** Error (suppressible): tb_Unite_des_Instructions.vhd(46): (vcom-1272) Length of expected is 32; length of actual is 24.
# ** Error: tb_Unite_des_Instructions.vhd(67): VHDL Compiler exiting
# End time: 10:44:36 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuudi.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_Unite_des_Instructions.vhd"
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:16 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:45:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:16 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:45:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:16 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:45:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:16 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 10:45:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 10:45:16 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 124 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 132300 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:15 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:46:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:15 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:46:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:15 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:46:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:15 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 10:46:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:17 on Jun 03,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 10:46:17 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 124 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 132300 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:17 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:50:18 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:18 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:50:18 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:18 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:50:18 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:18 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 10:50:18 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:20 on Jun 03,2024, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 10:50:20 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 124 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 132300 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:03 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:54:03 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:03 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:54:03 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:04 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:54:04 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:04 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 10:54:04 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:06 on Jun 03,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 10:54:06 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 124 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 132300 ps
simu simuudi.do
# invalid command name "simu"
simu simuudi.do
# invalid command name "simu"
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:08 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:56:08 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:08 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:56:08 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:09 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:56:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:09 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 10:56:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:56:11 on Jun 03,2024, Elapsed time: 0:02:05
# Errors: 2, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 10:56:11 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 128 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 136500 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:15 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:05:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:15 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:05:16 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:16 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:05:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:16 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 11:05:16 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:05:18 on Jun 03,2024, Elapsed time: 0:09:07
# Errors: 0, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 11:05:18 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Error:  Test 1 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 20 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# ** Error:  Test 3 : Instruction is incorrect
#    Time: 28 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 35700 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:41 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:08:41 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:41 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:08:42 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:42 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:08:42 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:42 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 11:08:42 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:44 on Jun 03,2024, Elapsed time: 0:03:26
# Errors: 3, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 11:08:44 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Error:  Test 2 : Instruction is incorrect
#    Time: 8 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 35700 ps
do simuudi.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:10:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:10:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Jun 03,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:10:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Jun 03,2024
# vcom -reportprogress 300 -93 tb_Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Unite_des_Instructions
# -- Compiling architecture TEST of tb_Unite_des_Instructions
# -- Loading entity Unite_des_Instructions
# End time: 11:10:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:10:11 on Jun 03,2024, Elapsed time: 0:01:27
# Errors: 1, Warnings: 0
# vsim -novopt tb_Unite_des_Instructions 
# Start time: 11:10:11 on Jun 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_des_instructions(test)
# Loading work.unite_des_instructions(rtl)
# Loading work.extension(behavioral)
# Loading work.memoire_instruction(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 32 ns  Iteration: 0  Instance: /tb_unite_des_instructions
# 0 ps
# 35700 ps
