#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa8d4d0 .scope module, "testPC" "testPC" 2 8;
 .timescale -9 -12;
v0xab9ef0_0 .net "PC", 31 0, v0xab9960_0;  1 drivers
v0xaba020_0 .var "clk", 0 0;
v0xaba0e0_0 .var "jump_address", 31 0;
v0xaba1d0_0 .var "mux_command", 0 0;
S_0xa4a1a0 .scope module, "pc" "programcounter" 2 14, 3 10 0, S_0xa8d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "jump_address"
    .port_info 2 /INPUT 1 "mux_command"
    .port_info 3 /OUTPUT 32 "PC"
v0xab9960_0 .var "PC", 31 0;
v0xab9a40_0 .net "clk", 0 0, v0xaba020_0;  1 drivers
v0xab9ae0_0 .net "incremented", 31 0, L_0xace970;  1 drivers
v0xab9c00_0 .net "jump_address", 31 0, v0xaba0e0_0;  1 drivers
v0xab9cc0_0 .net "mux_command", 0 0, v0xaba1d0_0;  1 drivers
v0xab9db0_0 .net "mux_out", 31 0, v0xab97d0_0;  1 drivers
E_0xa5f0f0 .event posedge, v0xab9a40_0;
S_0xa55a80 .scope module, "adder" "FullAdder32bit" 3 22, 4 30 0, S_0xa4a1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 1 "zeros"
    .port_info 4 /INPUT 32 "a"
    .port_info 5 /INPUT 32 "b"
    .port_info 6 /INPUT 1 "carryin"
L_0xac4990/d .functor NOT 1, L_0xac4a50, C4<0>, C4<0>, C4<0>;
L_0xac4990 .delay 1 (10000,10000,10000) L_0xac4990/d;
L_0xacf7e0/d .functor NOT 1, L_0xacf680, C4<0>, C4<0>, C4<0>;
L_0xacf7e0 .delay 1 (10000,10000,10000) L_0xacf7e0/d;
L_0xad0330/d .functor NOT 1, L_0xad0440, C4<0>, C4<0>, C4<0>;
L_0xad0330 .delay 1 (10000,10000,10000) L_0xad0330/d;
L_0xad04e0/d .functor AND 1, L_0xac4990, L_0xacf7e0, L_0xad0e60, C4<1>;
L_0xad04e0 .delay 1 (40000,40000,40000) L_0xad04e0/d;
L_0xad0a00/d .functor AND 1, L_0xad0c70, L_0xad0b60, L_0xad0330, C4<1>;
L_0xad0a00 .delay 1 (40000,40000,40000) L_0xad0a00/d;
L_0xad0fc0/d .functor OR 1, L_0xad04e0, L_0xad0a00, C4<0>, C4<0>;
L_0xad0fc0 .delay 1 (30000,30000,30000) L_0xad0fc0/d;
L_0xad1280/0/0 .functor OR 1, L_0xad16f0, L_0xad1850, L_0xad1350, L_0xad1440;
L_0xad1280/0/4 .functor OR 1, L_0xad0d10, L_0xad1cb0, L_0xad1940, L_0xad1a30;
L_0xad1280/0/8 .functor OR 1, L_0xad1b20, L_0xad1c10, L_0xad1da0, L_0xad1e90;
L_0xad1280/0/12 .functor OR 1, L_0xad1530, L_0xad1f80, L_0xad2070, L_0xad21d0;
L_0xad1280/0/16 .functor OR 1, L_0xad22c0, L_0xad23b0, L_0xad2b10, L_0xad2bb0;
L_0xad1280/0/20 .functor OR 1, L_0xad2730, L_0xad2820, L_0xad2910, L_0xad2a00;
L_0xad1280/0/24 .functor OR 1, L_0xad30b0, L_0xad31a0, L_0xad2ca0, L_0xad2d90;
L_0xad1280/0/28 .functor OR 1, L_0xad2e80, L_0xad2f70, L_0xad24f0, L_0xad2590;
L_0xad1280/1/0 .functor OR 1, L_0xad1280/0/0, L_0xad1280/0/4, L_0xad1280/0/8, L_0xad1280/0/12;
L_0xad1280/1/4 .functor OR 1, L_0xad1280/0/16, L_0xad1280/0/20, L_0xad1280/0/24, L_0xad1280/0/28;
L_0xad1280/d .functor OR 1, L_0xad1280/1/0, L_0xad1280/1/4, C4<0>, C4<0>;
L_0xad1280 .delay 1 (330000,330000,330000) L_0xad1280/d;
L_0xad2680/d .functor NOT 1, L_0xad1280, C4<0>, C4<0>, C4<0>;
L_0xad2680 .delay 1 (10000,10000,10000) L_0xad2680/d;
v0xab6330_0 .net *"_s230", 0 0, L_0xac4a50;  1 drivers
v0xab6430_0 .net *"_s232", 0 0, L_0xacf680;  1 drivers
v0xab6510_0 .net *"_s234", 0 0, L_0xad0440;  1 drivers
v0xab65d0_0 .net *"_s236", 0 0, L_0xad0e60;  1 drivers
v0xab66b0_0 .net *"_s238", 0 0, L_0xad0c70;  1 drivers
v0xab67e0_0 .net *"_s240", 0 0, L_0xad0b60;  1 drivers
v0xab68c0_0 .net *"_s242", 0 0, L_0xad16f0;  1 drivers
v0xab69a0_0 .net *"_s244", 0 0, L_0xad1850;  1 drivers
v0xab6a80_0 .net *"_s246", 0 0, L_0xad1350;  1 drivers
v0xab6bf0_0 .net *"_s248", 0 0, L_0xad1440;  1 drivers
v0xab6cd0_0 .net *"_s250", 0 0, L_0xad0d10;  1 drivers
v0xab6db0_0 .net *"_s252", 0 0, L_0xad1cb0;  1 drivers
v0xab6e90_0 .net *"_s254", 0 0, L_0xad1940;  1 drivers
v0xab6f70_0 .net *"_s256", 0 0, L_0xad1a30;  1 drivers
v0xab7050_0 .net *"_s258", 0 0, L_0xad1b20;  1 drivers
v0xab7130_0 .net *"_s260", 0 0, L_0xad1c10;  1 drivers
v0xab7210_0 .net *"_s262", 0 0, L_0xad1da0;  1 drivers
v0xab73c0_0 .net *"_s264", 0 0, L_0xad1e90;  1 drivers
v0xab7460_0 .net *"_s266", 0 0, L_0xad1530;  1 drivers
v0xab7540_0 .net *"_s268", 0 0, L_0xad1f80;  1 drivers
v0xab7620_0 .net *"_s270", 0 0, L_0xad2070;  1 drivers
v0xab7700_0 .net *"_s272", 0 0, L_0xad21d0;  1 drivers
v0xab77e0_0 .net *"_s274", 0 0, L_0xad22c0;  1 drivers
v0xab78c0_0 .net *"_s276", 0 0, L_0xad23b0;  1 drivers
v0xab79a0_0 .net *"_s278", 0 0, L_0xad2b10;  1 drivers
v0xab7a80_0 .net *"_s280", 0 0, L_0xad2bb0;  1 drivers
v0xab7b60_0 .net *"_s282", 0 0, L_0xad2730;  1 drivers
v0xab7c40_0 .net *"_s284", 0 0, L_0xad2820;  1 drivers
v0xab7d20_0 .net *"_s286", 0 0, L_0xad2910;  1 drivers
v0xab7e00_0 .net *"_s288", 0 0, L_0xad2a00;  1 drivers
v0xab7ee0_0 .net *"_s290", 0 0, L_0xad30b0;  1 drivers
v0xab7fc0_0 .net *"_s292", 0 0, L_0xad31a0;  1 drivers
v0xab80a0_0 .net *"_s294", 0 0, L_0xad2ca0;  1 drivers
v0xab72f0_0 .net *"_s296", 0 0, L_0xad2d90;  1 drivers
v0xab8370_0 .net *"_s298", 0 0, L_0xad2e80;  1 drivers
v0xab8450_0 .net *"_s300", 0 0, L_0xad2f70;  1 drivers
v0xab8530_0 .net *"_s302", 0 0, L_0xad24f0;  1 drivers
v0xab8610_0 .net *"_s304", 0 0, L_0xad2590;  1 drivers
v0xab86f0_0 .net "a", 31 0, v0xab9960_0;  alias, 1 drivers
v0xab87d0_0 .net "a3inv", 0 0, L_0xac4990;  1 drivers
L_0x7f2c510d6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xab8890_0 .net "b", 31 0, L_0x7f2c510d6018;  1 drivers
v0xab8970_0 .net "b3inv", 0 0, L_0xacf7e0;  1 drivers
L_0x7f2c510d6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xab8a30_0 .net "carryin", 0 0, L_0x7f2c510d6060;  1 drivers
v0xab8ad0_0 .net "carryout", 0 0, L_0xac48f0;  1 drivers
v0xab8b70_0 .net "carryout0", 31 0, L_0xace1c0;  1 drivers
v0xab8c50_0 .net "negand", 0 0, L_0xad0a00;  1 drivers
v0xab8d10_0 .net "one", 0 0, L_0xad1280;  1 drivers
v0xab8dd0_0 .net "overflow", 0 0, L_0xad0fc0;  1 drivers
v0xab8e90_0 .net "posand", 0 0, L_0xad04e0;  1 drivers
v0xab8f50_0 .net "s3inv", 0 0, L_0xad0330;  1 drivers
v0xab9010_0 .net "sum", 31 0, L_0xace970;  alias, 1 drivers
v0xab90f0_0 .net "zeros", 0 0, L_0xad2680;  1 drivers
L_0xabaa70 .part v0xab9960_0, 1, 1;
L_0xababd0 .part L_0x7f2c510d6018, 1, 1;
L_0xabac70 .part L_0xace1c0, 0, 1;
L_0xabb4b0 .part v0xab9960_0, 2, 1;
L_0xabb6a0 .part L_0x7f2c510d6018, 2, 1;
L_0xabb740 .part L_0xace1c0, 1, 1;
L_0xabbf50 .part v0xab9960_0, 3, 1;
L_0xabc0b0 .part L_0x7f2c510d6018, 3, 1;
L_0xabc150 .part L_0xace1c0, 2, 1;
L_0xabc9a0 .part v0xab9960_0, 4, 1;
L_0xabcb00 .part L_0x7f2c510d6018, 4, 1;
L_0xabcc30 .part L_0xace1c0, 3, 1;
L_0xabd3e0 .part v0xab9960_0, 5, 1;
L_0xabd540 .part L_0x7f2c510d6018, 5, 1;
L_0xabd660 .part L_0xace1c0, 4, 1;
L_0xabde10 .part v0xab9960_0, 6, 1;
L_0xabe080 .part L_0x7f2c510d6018, 6, 1;
L_0xabe120 .part L_0xace1c0, 5, 1;
L_0xabe970 .part v0xab9960_0, 7, 1;
L_0xabead0 .part L_0x7f2c510d6018, 7, 1;
L_0xabe1c0 .part L_0xace1c0, 6, 1;
L_0xabf380 .part v0xab9960_0, 8, 1;
L_0xabeb70 .part L_0x7f2c510d6018, 8, 1;
L_0xabf6b0 .part L_0xace1c0, 7, 1;
L_0xabfe90 .part v0xab9960_0, 9, 1;
L_0xabfff0 .part L_0x7f2c510d6018, 9, 1;
L_0xabf860 .part L_0xace1c0, 8, 1;
L_0xac08b0 .part v0xab9960_0, 10, 1;
L_0xac0090 .part L_0x7f2c510d6018, 10, 1;
L_0xac0b00 .part L_0xace1c0, 9, 1;
L_0xac1310 .part v0xab9960_0, 11, 1;
L_0xac1470 .part L_0x7f2c510d6018, 11, 1;
L_0xac0ba0 .part L_0xace1c0, 10, 1;
L_0xac1ce0 .part v0xab9960_0, 12, 1;
L_0xac1510 .part L_0x7f2c510d6018, 12, 1;
L_0xac1f60 .part L_0xace1c0, 11, 1;
L_0xac26e0 .part v0xab9960_0, 13, 1;
L_0xac2840 .part L_0x7f2c510d6018, 13, 1;
L_0xac2000 .part L_0xace1c0, 12, 1;
L_0xac30e0 .part v0xab9960_0, 14, 1;
L_0xabdf70 .part L_0x7f2c510d6018, 14, 1;
L_0xac28e0 .part L_0xace1c0, 13, 1;
L_0xac3c00 .part v0xab9960_0, 15, 1;
L_0xac3d60 .part L_0x7f2c510d6018, 15, 1;
L_0xac3450 .part L_0xace1c0, 14, 1;
L_0xac4630 .part v0xab9960_0, 16, 1;
L_0xac3e00 .part L_0x7f2c510d6018, 16, 1;
L_0xac3ea0 .part L_0xace1c0, 15, 1;
L_0xac5220 .part v0xab9960_0, 17, 1;
L_0xac5380 .part L_0x7f2c510d6018, 17, 1;
L_0xac4d30 .part L_0xace1c0, 16, 1;
L_0xac5c80 .part v0xab9960_0, 18, 1;
L_0xac5420 .part L_0x7f2c510d6018, 18, 1;
L_0xac54c0 .part L_0xace1c0, 17, 1;
L_0xac6660 .part v0xab9960_0, 19, 1;
L_0xac67c0 .part L_0x7f2c510d6018, 19, 1;
L_0xac5de0 .part L_0xace1c0, 18, 1;
L_0xac7000 .part v0xab9960_0, 20, 1;
L_0xac6860 .part L_0x7f2c510d6018, 20, 1;
L_0xac6900 .part L_0xace1c0, 19, 1;
L_0xac7a10 .part v0xab9960_0, 21, 1;
L_0xac7b70 .part L_0x7f2c510d6018, 21, 1;
L_0xac7160 .part L_0xace1c0, 20, 1;
L_0xac8350 .part v0xab9960_0, 22, 1;
L_0xac7c10 .part L_0x7f2c510d6018, 22, 1;
L_0xac7cb0 .part L_0xace1c0, 21, 1;
L_0xac8d90 .part v0xab9960_0, 23, 1;
L_0xac8ef0 .part L_0x7f2c510d6018, 23, 1;
L_0xac84b0 .part L_0xace1c0, 22, 1;
L_0xac9770 .part v0xab9960_0, 24, 1;
L_0xac8f90 .part L_0x7f2c510d6018, 24, 1;
L_0xac9030 .part L_0xace1c0, 23, 1;
L_0xaca1e0 .part v0xab9960_0, 25, 1;
L_0xaca340 .part L_0x7f2c510d6018, 25, 1;
L_0xac98d0 .part L_0xace1c0, 24, 1;
L_0xacabf0 .part v0xab9960_0, 26, 1;
L_0xaca3e0 .part L_0x7f2c510d6018, 26, 1;
L_0xaca480 .part L_0xace1c0, 25, 1;
L_0xacb5a0 .part v0xab9960_0, 27, 1;
L_0xacb700 .part L_0x7f2c510d6018, 27, 1;
L_0xacad50 .part L_0xace1c0, 26, 1;
L_0xacbfe0 .part v0xab9960_0, 28, 1;
L_0xacb7a0 .part L_0x7f2c510d6018, 28, 1;
L_0xacb840 .part L_0xace1c0, 27, 1;
L_0xacc9a0 .part v0xab9960_0, 29, 1;
L_0xaccb00 .part L_0x7f2c510d6018, 29, 1;
L_0xacc140 .part L_0xace1c0, 28, 1;
L_0xacd3c0 .part v0xab9960_0, 30, 1;
L_0xac3240 .part L_0x7f2c510d6018, 30, 1;
L_0xac32e0 .part L_0xace1c0, 29, 1;
L_0xacdfc0 .part v0xab9960_0, 31, 1;
L_0xace120 .part L_0x7f2c510d6018, 31, 1;
L_0xacd930 .part L_0xace1c0, 30, 1;
LS_0xace970_0_0 .concat8 [ 1 1 1 1], L_0xace500, L_0xaba5b0, L_0xabaff0, L_0xabba90;
LS_0xace970_0_4 .concat8 [ 1 1 1 1], L_0xabc4e0, L_0xabcf20, L_0xabd950, L_0xabe460;
LS_0xace970_0_8 .concat8 [ 1 1 1 1], L_0xabee70, L_0xabf9d0, L_0xac03f0, L_0xac0e00;
LS_0xace970_0_12 .concat8 [ 1 1 1 1], L_0xac1820, L_0xac2220, L_0xac2c20, L_0xac3740;
LS_0xace970_0_16 .concat8 [ 1 1 1 1], L_0xac4170, L_0xac4790, L_0xac57c0, L_0xac61a0;
LS_0xace970_0_20 .concat8 [ 1 1 1 1], L_0xac6b40, L_0xac7550, L_0xac7f30, L_0xac88d0;
LS_0xace970_0_24 .concat8 [ 1 1 1 1], L_0xac92b0, L_0xac9d20, L_0xaca730, L_0xacb0e0;
LS_0xace970_0_28 .concat8 [ 1 1 1 1], L_0xacbb20, L_0xacc4e0, L_0xaccf00, L_0xaccd30;
LS_0xace970_1_0 .concat8 [ 4 4 4 4], LS_0xace970_0_0, LS_0xace970_0_4, LS_0xace970_0_8, LS_0xace970_0_12;
LS_0xace970_1_4 .concat8 [ 4 4 4 4], LS_0xace970_0_16, LS_0xace970_0_20, LS_0xace970_0_24, LS_0xace970_0_28;
L_0xace970 .concat8 [ 16 16 0 0], LS_0xace970_1_0, LS_0xace970_1_4;
LS_0xace1c0_0_0 .concat8 [ 1 1 1 1], L_0xace810, L_0xaba870, L_0xabb2b0, L_0xabbd50;
LS_0xace1c0_0_4 .concat8 [ 1 1 1 1], L_0xabc7a0, L_0xabd1e0, L_0xabdc10, L_0xabe770;
LS_0xace1c0_0_8 .concat8 [ 1 1 1 1], L_0xabf180, L_0xabfc90, L_0xac06b0, L_0xac1110;
LS_0xace1c0_0_12 .concat8 [ 1 1 1 1], L_0xac1ae0, L_0xac24e0, L_0xac2ee0, L_0xac3a00;
LS_0xace1c0_0_16 .concat8 [ 1 1 1 1], L_0xac4430, L_0xac5020, L_0xac5a80, L_0xac6460;
LS_0xace1c0_0_20 .concat8 [ 1 1 1 1], L_0xac6e00, L_0xac7810, L_0xac81a0, L_0xac8b90;
LS_0xace1c0_0_24 .concat8 [ 1 1 1 1], L_0xac9570, L_0xac9fe0, L_0xaca9f0, L_0xacb3a0;
LS_0xace1c0_0_28 .concat8 [ 1 1 1 1], L_0xacbde0, L_0xacc7a0, L_0xacd1c0, L_0xacddc0;
LS_0xace1c0_1_0 .concat8 [ 4 4 4 4], LS_0xace1c0_0_0, LS_0xace1c0_0_4, LS_0xace1c0_0_8, LS_0xace1c0_0_12;
LS_0xace1c0_1_4 .concat8 [ 4 4 4 4], LS_0xace1c0_0_16, LS_0xace1c0_0_20, LS_0xace1c0_0_24, LS_0xace1c0_0_28;
L_0xace1c0 .concat8 [ 16 16 0 0], LS_0xace1c0_1_0, LS_0xace1c0_1_4;
L_0xad0240 .part v0xab9960_0, 0, 1;
L_0xacf590 .part L_0x7f2c510d6018, 0, 1;
L_0xac48f0 .part L_0xace1c0, 31, 1;
L_0xac4a50 .part v0xab9960_0, 31, 1;
L_0xacf680 .part L_0x7f2c510d6018, 31, 1;
L_0xad0440 .part L_0xace970, 31, 1;
L_0xad0e60 .part L_0xace1c0, 30, 1;
L_0xad0c70 .part v0xab9960_0, 31, 1;
L_0xad0b60 .part L_0x7f2c510d6018, 31, 1;
L_0xad16f0 .part L_0xace970, 0, 1;
L_0xad1850 .part L_0xace970, 1, 1;
L_0xad1350 .part L_0xace970, 2, 1;
L_0xad1440 .part L_0xace970, 3, 1;
L_0xad0d10 .part L_0xace970, 4, 1;
L_0xad1cb0 .part L_0xace970, 5, 1;
L_0xad1940 .part L_0xace970, 6, 1;
L_0xad1a30 .part L_0xace970, 7, 1;
L_0xad1b20 .part L_0xace970, 8, 1;
L_0xad1c10 .part L_0xace970, 9, 1;
L_0xad1da0 .part L_0xace970, 10, 1;
L_0xad1e90 .part L_0xace970, 11, 1;
L_0xad1530 .part L_0xace970, 12, 1;
L_0xad1f80 .part L_0xace970, 13, 1;
L_0xad2070 .part L_0xace970, 14, 1;
L_0xad21d0 .part L_0xace970, 15, 1;
L_0xad22c0 .part L_0xace970, 16, 1;
L_0xad23b0 .part L_0xace970, 17, 1;
L_0xad2b10 .part L_0xace970, 18, 1;
L_0xad2bb0 .part L_0xace970, 19, 1;
L_0xad2730 .part L_0xace970, 20, 1;
L_0xad2820 .part L_0xace970, 21, 1;
L_0xad2910 .part L_0xace970, 22, 1;
L_0xad2a00 .part L_0xace970, 23, 1;
L_0xad30b0 .part L_0xace970, 24, 1;
L_0xad31a0 .part L_0xace970, 25, 1;
L_0xad2ca0 .part L_0xace970, 26, 1;
L_0xad2d90 .part L_0xace970, 27, 1;
L_0xad2e80 .part L_0xace970, 28, 1;
L_0xad2f70 .part L_0xace970, 29, 1;
L_0xad24f0 .part L_0xace970, 30, 1;
L_0xad2590 .part L_0xace970, 31, 1;
S_0xa53bb0 .scope module, "_adder" "structuralFullAdder" 4 47, 4 11 0, S_0xa55a80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xace060/d .functor XOR 1, L_0xad0240, L_0xacf590, C4<0>, C4<0>;
L_0xace060 .delay 1 (30000,30000,30000) L_0xace060/d;
L_0xacda50/d .functor AND 1, L_0xad0240, L_0xacf590, C4<1>, C4<1>;
L_0xacda50 .delay 1 (30000,30000,30000) L_0xacda50/d;
L_0xace500/d .functor XOR 1, L_0xace060, L_0x7f2c510d6060, C4<0>, C4<0>;
L_0xace500 .delay 1 (30000,30000,30000) L_0xace500/d;
L_0xace6b0/d .functor AND 1, L_0xace060, L_0x7f2c510d6060, C4<1>, C4<1>;
L_0xace6b0 .delay 1 (30000,30000,30000) L_0xace6b0/d;
L_0xace810/d .functor OR 1, L_0xacda50, L_0xace6b0, C4<0>, C4<0>;
L_0xace810 .delay 1 (30000,30000,30000) L_0xace810/d;
v0xa4cdb0_0 .net "a", 0 0, L_0xad0240;  1 drivers
v0xa9e030_0 .net "and0", 0 0, L_0xacda50;  1 drivers
v0xa9e0f0_0 .net "and1", 0 0, L_0xace6b0;  1 drivers
v0xa9e1c0_0 .net "b", 0 0, L_0xacf590;  1 drivers
v0xa9e280_0 .net "carryin", 0 0, L_0x7f2c510d6060;  alias, 1 drivers
v0xa9e390_0 .net "carryout", 0 0, L_0xace810;  1 drivers
v0xa9e450_0 .net "sum", 0 0, L_0xace500;  1 drivers
v0xa9e510_0 .net "xor0", 0 0, L_0xace060;  1 drivers
S_0xa9e670 .scope generate, "genblock[1]" "genblock[1]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xa9e880 .param/l "i" 0 4 48, +C4<01>;
S_0xa9e940 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xa9e670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xaba2c0/d .functor XOR 1, L_0xabaa70, L_0xababd0, C4<0>, C4<0>;
L_0xaba2c0 .delay 1 (30000,30000,30000) L_0xaba2c0/d;
L_0xaba3b0/d .functor AND 1, L_0xabaa70, L_0xababd0, C4<1>, C4<1>;
L_0xaba3b0 .delay 1 (30000,30000,30000) L_0xaba3b0/d;
L_0xaba5b0/d .functor XOR 1, L_0xaba2c0, L_0xabac70, C4<0>, C4<0>;
L_0xaba5b0 .delay 1 (30000,30000,30000) L_0xaba5b0/d;
L_0xaba710/d .functor AND 1, L_0xaba2c0, L_0xabac70, C4<1>, C4<1>;
L_0xaba710 .delay 1 (30000,30000,30000) L_0xaba710/d;
L_0xaba870/d .functor OR 1, L_0xaba3b0, L_0xaba710, C4<0>, C4<0>;
L_0xaba870 .delay 1 (30000,30000,30000) L_0xaba870/d;
v0xa9eb90_0 .net "a", 0 0, L_0xabaa70;  1 drivers
v0xa9ec70_0 .net "and0", 0 0, L_0xaba3b0;  1 drivers
v0xa9ed30_0 .net "and1", 0 0, L_0xaba710;  1 drivers
v0xa9ee00_0 .net "b", 0 0, L_0xababd0;  1 drivers
v0xa9eec0_0 .net "carryin", 0 0, L_0xabac70;  1 drivers
v0xa9efd0_0 .net "carryout", 0 0, L_0xaba870;  1 drivers
v0xa9f090_0 .net "sum", 0 0, L_0xaba5b0;  1 drivers
v0xa9f150_0 .net "xor0", 0 0, L_0xaba2c0;  1 drivers
S_0xa9f2b0 .scope generate, "genblock[2]" "genblock[2]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xa9f4c0 .param/l "i" 0 4 48, +C4<010>;
S_0xa9f560 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xa9f2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabab10/d .functor XOR 1, L_0xabb4b0, L_0xabb6a0, C4<0>, C4<0>;
L_0xabab10 .delay 1 (30000,30000,30000) L_0xabab10/d;
L_0xabadf0/d .functor AND 1, L_0xabb4b0, L_0xabb6a0, C4<1>, C4<1>;
L_0xabadf0 .delay 1 (30000,30000,30000) L_0xabadf0/d;
L_0xabaff0/d .functor XOR 1, L_0xabab10, L_0xabb740, C4<0>, C4<0>;
L_0xabaff0 .delay 1 (30000,30000,30000) L_0xabaff0/d;
L_0xabb150/d .functor AND 1, L_0xabab10, L_0xabb740, C4<1>, C4<1>;
L_0xabb150 .delay 1 (30000,30000,30000) L_0xabb150/d;
L_0xabb2b0/d .functor OR 1, L_0xabadf0, L_0xabb150, C4<0>, C4<0>;
L_0xabb2b0 .delay 1 (30000,30000,30000) L_0xabb2b0/d;
v0xa9f7e0_0 .net "a", 0 0, L_0xabb4b0;  1 drivers
v0xa9f8c0_0 .net "and0", 0 0, L_0xabadf0;  1 drivers
v0xa9f980_0 .net "and1", 0 0, L_0xabb150;  1 drivers
v0xa9fa50_0 .net "b", 0 0, L_0xabb6a0;  1 drivers
v0xa9fb10_0 .net "carryin", 0 0, L_0xabb740;  1 drivers
v0xa9fc20_0 .net "carryout", 0 0, L_0xabb2b0;  1 drivers
v0xa9fce0_0 .net "sum", 0 0, L_0xabaff0;  1 drivers
v0xa9fda0_0 .net "xor0", 0 0, L_0xabab10;  1 drivers
S_0xa9ff00 .scope generate, "genblock[3]" "genblock[3]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa0110 .param/l "i" 0 4 48, +C4<011>;
S_0xaa01d0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xa9ff00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabb820/d .functor XOR 1, L_0xabbf50, L_0xabc0b0, C4<0>, C4<0>;
L_0xabb820 .delay 1 (30000,30000,30000) L_0xabb820/d;
L_0xabb8e0/d .functor AND 1, L_0xabbf50, L_0xabc0b0, C4<1>, C4<1>;
L_0xabb8e0 .delay 1 (30000,30000,30000) L_0xabb8e0/d;
L_0xabba90/d .functor XOR 1, L_0xabb820, L_0xabc150, C4<0>, C4<0>;
L_0xabba90 .delay 1 (30000,30000,30000) L_0xabba90/d;
L_0xabbbf0/d .functor AND 1, L_0xabb820, L_0xabc150, C4<1>, C4<1>;
L_0xabbbf0 .delay 1 (30000,30000,30000) L_0xabbbf0/d;
L_0xabbd50/d .functor OR 1, L_0xabb8e0, L_0xabbbf0, C4<0>, C4<0>;
L_0xabbd50 .delay 1 (30000,30000,30000) L_0xabbd50/d;
v0xaa0420_0 .net "a", 0 0, L_0xabbf50;  1 drivers
v0xaa0500_0 .net "and0", 0 0, L_0xabb8e0;  1 drivers
v0xaa05c0_0 .net "and1", 0 0, L_0xabbbf0;  1 drivers
v0xaa0690_0 .net "b", 0 0, L_0xabc0b0;  1 drivers
v0xaa0750_0 .net "carryin", 0 0, L_0xabc150;  1 drivers
v0xaa0860_0 .net "carryout", 0 0, L_0xabbd50;  1 drivers
v0xaa0920_0 .net "sum", 0 0, L_0xabba90;  1 drivers
v0xaa09e0_0 .net "xor0", 0 0, L_0xabb820;  1 drivers
S_0xaa0b40 .scope generate, "genblock[4]" "genblock[4]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa0da0 .param/l "i" 0 4 48, +C4<0100>;
S_0xaa0e60 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa0b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabc1f0/d .functor XOR 1, L_0xabc9a0, L_0xabcb00, C4<0>, C4<0>;
L_0xabc1f0 .delay 1 (30000,30000,30000) L_0xabc1f0/d;
L_0xabc2e0/d .functor AND 1, L_0xabc9a0, L_0xabcb00, C4<1>, C4<1>;
L_0xabc2e0 .delay 1 (30000,30000,30000) L_0xabc2e0/d;
L_0xabc4e0/d .functor XOR 1, L_0xabc1f0, L_0xabcc30, C4<0>, C4<0>;
L_0xabc4e0 .delay 1 (30000,30000,30000) L_0xabc4e0/d;
L_0xabc640/d .functor AND 1, L_0xabc1f0, L_0xabcc30, C4<1>, C4<1>;
L_0xabc640 .delay 1 (30000,30000,30000) L_0xabc640/d;
L_0xabc7a0/d .functor OR 1, L_0xabc2e0, L_0xabc640, C4<0>, C4<0>;
L_0xabc7a0 .delay 1 (30000,30000,30000) L_0xabc7a0/d;
v0xaa10b0_0 .net "a", 0 0, L_0xabc9a0;  1 drivers
v0xaa1190_0 .net "and0", 0 0, L_0xabc2e0;  1 drivers
v0xaa1250_0 .net "and1", 0 0, L_0xabc640;  1 drivers
v0xaa12f0_0 .net "b", 0 0, L_0xabcb00;  1 drivers
v0xaa13b0_0 .net "carryin", 0 0, L_0xabcc30;  1 drivers
v0xaa14c0_0 .net "carryout", 0 0, L_0xabc7a0;  1 drivers
v0xaa1580_0 .net "sum", 0 0, L_0xabc4e0;  1 drivers
v0xaa1640_0 .net "xor0", 0 0, L_0xabc1f0;  1 drivers
S_0xaa17a0 .scope generate, "genblock[5]" "genblock[5]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa19b0 .param/l "i" 0 4 48, +C4<0101>;
S_0xaa1a70 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa17a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabca40/d .functor XOR 1, L_0xabd3e0, L_0xabd540, C4<0>, C4<0>;
L_0xabca40 .delay 1 (30000,30000,30000) L_0xabca40/d;
L_0xabcd90/d .functor AND 1, L_0xabd3e0, L_0xabd540, C4<1>, C4<1>;
L_0xabcd90 .delay 1 (30000,30000,30000) L_0xabcd90/d;
L_0xabcf20/d .functor XOR 1, L_0xabca40, L_0xabd660, C4<0>, C4<0>;
L_0xabcf20 .delay 1 (30000,30000,30000) L_0xabcf20/d;
L_0xabd080/d .functor AND 1, L_0xabca40, L_0xabd660, C4<1>, C4<1>;
L_0xabd080 .delay 1 (30000,30000,30000) L_0xabd080/d;
L_0xabd1e0/d .functor OR 1, L_0xabcd90, L_0xabd080, C4<0>, C4<0>;
L_0xabd1e0 .delay 1 (30000,30000,30000) L_0xabd1e0/d;
v0xaa1cc0_0 .net "a", 0 0, L_0xabd3e0;  1 drivers
v0xaa1da0_0 .net "and0", 0 0, L_0xabcd90;  1 drivers
v0xaa1e60_0 .net "and1", 0 0, L_0xabd080;  1 drivers
v0xaa1f30_0 .net "b", 0 0, L_0xabd540;  1 drivers
v0xaa1ff0_0 .net "carryin", 0 0, L_0xabd660;  1 drivers
v0xaa2100_0 .net "carryout", 0 0, L_0xabd1e0;  1 drivers
v0xaa21c0_0 .net "sum", 0 0, L_0xabcf20;  1 drivers
v0xaa2280_0 .net "xor0", 0 0, L_0xabca40;  1 drivers
S_0xaa23e0 .scope generate, "genblock[6]" "genblock[6]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa25f0 .param/l "i" 0 4 48, +C4<0110>;
S_0xaa26b0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa23e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabbff0/d .functor XOR 1, L_0xabde10, L_0xabe080, C4<0>, C4<0>;
L_0xabbff0 .delay 1 (30000,30000,30000) L_0xabbff0/d;
L_0xabd750/d .functor AND 1, L_0xabde10, L_0xabe080, C4<1>, C4<1>;
L_0xabd750 .delay 1 (30000,30000,30000) L_0xabd750/d;
L_0xabd950/d .functor XOR 1, L_0xabbff0, L_0xabe120, C4<0>, C4<0>;
L_0xabd950 .delay 1 (30000,30000,30000) L_0xabd950/d;
L_0xabdab0/d .functor AND 1, L_0xabbff0, L_0xabe120, C4<1>, C4<1>;
L_0xabdab0 .delay 1 (30000,30000,30000) L_0xabdab0/d;
L_0xabdc10/d .functor OR 1, L_0xabd750, L_0xabdab0, C4<0>, C4<0>;
L_0xabdc10 .delay 1 (30000,30000,30000) L_0xabdc10/d;
v0xaa2900_0 .net "a", 0 0, L_0xabde10;  1 drivers
v0xaa29e0_0 .net "and0", 0 0, L_0xabd750;  1 drivers
v0xaa2aa0_0 .net "and1", 0 0, L_0xabdab0;  1 drivers
v0xaa2b70_0 .net "b", 0 0, L_0xabe080;  1 drivers
v0xaa2c30_0 .net "carryin", 0 0, L_0xabe120;  1 drivers
v0xaa2d40_0 .net "carryout", 0 0, L_0xabdc10;  1 drivers
v0xaa2e00_0 .net "sum", 0 0, L_0xabd950;  1 drivers
v0xaa2ec0_0 .net "xor0", 0 0, L_0xabbff0;  1 drivers
S_0xaa3020 .scope generate, "genblock[7]" "genblock[7]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa3230 .param/l "i" 0 4 48, +C4<0111>;
S_0xaa32f0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa3020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabdeb0/d .functor XOR 1, L_0xabe970, L_0xabead0, C4<0>, C4<0>;
L_0xabdeb0 .delay 1 (30000,30000,30000) L_0xabdeb0/d;
L_0xabe260/d .functor AND 1, L_0xabe970, L_0xabead0, C4<1>, C4<1>;
L_0xabe260 .delay 1 (30000,30000,30000) L_0xabe260/d;
L_0xabe460/d .functor XOR 1, L_0xabdeb0, L_0xabe1c0, C4<0>, C4<0>;
L_0xabe460 .delay 1 (30000,30000,30000) L_0xabe460/d;
L_0xabe5c0/d .functor AND 1, L_0xabdeb0, L_0xabe1c0, C4<1>, C4<1>;
L_0xabe5c0 .delay 1 (30000,30000,30000) L_0xabe5c0/d;
L_0xabe770/d .functor OR 1, L_0xabe260, L_0xabe5c0, C4<0>, C4<0>;
L_0xabe770 .delay 1 (30000,30000,30000) L_0xabe770/d;
v0xaa3540_0 .net "a", 0 0, L_0xabe970;  1 drivers
v0xaa3620_0 .net "and0", 0 0, L_0xabe260;  1 drivers
v0xaa36e0_0 .net "and1", 0 0, L_0xabe5c0;  1 drivers
v0xaa37b0_0 .net "b", 0 0, L_0xabead0;  1 drivers
v0xaa3870_0 .net "carryin", 0 0, L_0xabe1c0;  1 drivers
v0xaa3980_0 .net "carryout", 0 0, L_0xabe770;  1 drivers
v0xaa3a40_0 .net "sum", 0 0, L_0xabe460;  1 drivers
v0xaa3b00_0 .net "xor0", 0 0, L_0xabdeb0;  1 drivers
S_0xaa3c60 .scope generate, "genblock[8]" "genblock[8]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa0d50 .param/l "i" 0 4 48, +C4<01000>;
S_0xaa3f70 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa3c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabea10/d .functor XOR 1, L_0xabf380, L_0xabeb70, C4<0>, C4<0>;
L_0xabea10 .delay 1 (30000,30000,30000) L_0xabea10/d;
L_0xabec70/d .functor AND 1, L_0xabf380, L_0xabeb70, C4<1>, C4<1>;
L_0xabec70 .delay 1 (30000,30000,30000) L_0xabec70/d;
L_0xabee70/d .functor XOR 1, L_0xabea10, L_0xabf6b0, C4<0>, C4<0>;
L_0xabee70 .delay 1 (30000,30000,30000) L_0xabee70/d;
L_0xabefd0/d .functor AND 1, L_0xabea10, L_0xabf6b0, C4<1>, C4<1>;
L_0xabefd0 .delay 1 (30000,30000,30000) L_0xabefd0/d;
L_0xabf180/d .functor OR 1, L_0xabec70, L_0xabefd0, C4<0>, C4<0>;
L_0xabf180 .delay 1 (30000,30000,30000) L_0xabf180/d;
v0xaa41c0_0 .net "a", 0 0, L_0xabf380;  1 drivers
v0xaa42a0_0 .net "and0", 0 0, L_0xabec70;  1 drivers
v0xaa4360_0 .net "and1", 0 0, L_0xabefd0;  1 drivers
v0xaa4430_0 .net "b", 0 0, L_0xabeb70;  1 drivers
v0xaa44f0_0 .net "carryin", 0 0, L_0xabf6b0;  1 drivers
v0xaa4600_0 .net "carryout", 0 0, L_0xabf180;  1 drivers
v0xaa46c0_0 .net "sum", 0 0, L_0xabee70;  1 drivers
v0xaa4780_0 .net "xor0", 0 0, L_0xabea10;  1 drivers
S_0xaa48e0 .scope generate, "genblock[9]" "genblock[9]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa4af0 .param/l "i" 0 4 48, +C4<01001>;
S_0xaa4bb0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa48e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabf420/d .functor XOR 1, L_0xabfe90, L_0xabfff0, C4<0>, C4<0>;
L_0xabf420 .delay 1 (30000,30000,30000) L_0xabf420/d;
L_0xabf4e0/d .functor AND 1, L_0xabfe90, L_0xabfff0, C4<1>, C4<1>;
L_0xabf4e0 .delay 1 (30000,30000,30000) L_0xabf4e0/d;
L_0xabf9d0/d .functor XOR 1, L_0xabf420, L_0xabf860, C4<0>, C4<0>;
L_0xabf9d0 .delay 1 (30000,30000,30000) L_0xabf9d0/d;
L_0xabfb30/d .functor AND 1, L_0xabf420, L_0xabf860, C4<1>, C4<1>;
L_0xabfb30 .delay 1 (30000,30000,30000) L_0xabfb30/d;
L_0xabfc90/d .functor OR 1, L_0xabf4e0, L_0xabfb30, C4<0>, C4<0>;
L_0xabfc90 .delay 1 (30000,30000,30000) L_0xabfc90/d;
v0xaa4e00_0 .net "a", 0 0, L_0xabfe90;  1 drivers
v0xaa4ee0_0 .net "and0", 0 0, L_0xabf4e0;  1 drivers
v0xaa4fa0_0 .net "and1", 0 0, L_0xabfb30;  1 drivers
v0xaa5070_0 .net "b", 0 0, L_0xabfff0;  1 drivers
v0xaa5130_0 .net "carryin", 0 0, L_0xabf860;  1 drivers
v0xaa5240_0 .net "carryout", 0 0, L_0xabfc90;  1 drivers
v0xaa5300_0 .net "sum", 0 0, L_0xabf9d0;  1 drivers
v0xaa53c0_0 .net "xor0", 0 0, L_0xabf420;  1 drivers
S_0xaa5520 .scope generate, "genblock[10]" "genblock[10]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa5730 .param/l "i" 0 4 48, +C4<01010>;
S_0xaa57f0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa5520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xabff30/d .functor XOR 1, L_0xac08b0, L_0xac0090, C4<0>, C4<0>;
L_0xabff30 .delay 1 (30000,30000,30000) L_0xabff30/d;
L_0xac01f0/d .functor AND 1, L_0xac08b0, L_0xac0090, C4<1>, C4<1>;
L_0xac01f0 .delay 1 (30000,30000,30000) L_0xac01f0/d;
L_0xac03f0/d .functor XOR 1, L_0xabff30, L_0xac0b00, C4<0>, C4<0>;
L_0xac03f0 .delay 1 (30000,30000,30000) L_0xac03f0/d;
L_0xac0550/d .functor AND 1, L_0xabff30, L_0xac0b00, C4<1>, C4<1>;
L_0xac0550 .delay 1 (30000,30000,30000) L_0xac0550/d;
L_0xac06b0/d .functor OR 1, L_0xac01f0, L_0xac0550, C4<0>, C4<0>;
L_0xac06b0 .delay 1 (30000,30000,30000) L_0xac06b0/d;
v0xaa5a40_0 .net "a", 0 0, L_0xac08b0;  1 drivers
v0xaa5b20_0 .net "and0", 0 0, L_0xac01f0;  1 drivers
v0xaa5be0_0 .net "and1", 0 0, L_0xac0550;  1 drivers
v0xaa5cb0_0 .net "b", 0 0, L_0xac0090;  1 drivers
v0xaa5d70_0 .net "carryin", 0 0, L_0xac0b00;  1 drivers
v0xaa5e80_0 .net "carryout", 0 0, L_0xac06b0;  1 drivers
v0xaa5f40_0 .net "sum", 0 0, L_0xac03f0;  1 drivers
v0xaa6000_0 .net "xor0", 0 0, L_0xabff30;  1 drivers
S_0xaa6160 .scope generate, "genblock[11]" "genblock[11]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa6370 .param/l "i" 0 4 48, +C4<01011>;
S_0xaa6430 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa6160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac0950/d .functor XOR 1, L_0xac1310, L_0xac1470, C4<0>, C4<0>;
L_0xac0950 .delay 1 (30000,30000,30000) L_0xac0950/d;
L_0xac0ca0/d .functor AND 1, L_0xac1310, L_0xac1470, C4<1>, C4<1>;
L_0xac0ca0 .delay 1 (30000,30000,30000) L_0xac0ca0/d;
L_0xac0e00/d .functor XOR 1, L_0xac0950, L_0xac0ba0, C4<0>, C4<0>;
L_0xac0e00 .delay 1 (30000,30000,30000) L_0xac0e00/d;
L_0xac0f60/d .functor AND 1, L_0xac0950, L_0xac0ba0, C4<1>, C4<1>;
L_0xac0f60 .delay 1 (30000,30000,30000) L_0xac0f60/d;
L_0xac1110/d .functor OR 1, L_0xac0ca0, L_0xac0f60, C4<0>, C4<0>;
L_0xac1110 .delay 1 (30000,30000,30000) L_0xac1110/d;
v0xaa6680_0 .net "a", 0 0, L_0xac1310;  1 drivers
v0xaa6760_0 .net "and0", 0 0, L_0xac0ca0;  1 drivers
v0xaa6820_0 .net "and1", 0 0, L_0xac0f60;  1 drivers
v0xaa68f0_0 .net "b", 0 0, L_0xac1470;  1 drivers
v0xaa69b0_0 .net "carryin", 0 0, L_0xac0ba0;  1 drivers
v0xaa6ac0_0 .net "carryout", 0 0, L_0xac1110;  1 drivers
v0xaa6b80_0 .net "sum", 0 0, L_0xac0e00;  1 drivers
v0xaa6c40_0 .net "xor0", 0 0, L_0xac0950;  1 drivers
S_0xaa6da0 .scope generate, "genblock[12]" "genblock[12]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa6fb0 .param/l "i" 0 4 48, +C4<01100>;
S_0xaa7050 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa6da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac13b0/d .functor XOR 1, L_0xac1ce0, L_0xac1510, C4<0>, C4<0>;
L_0xac13b0 .delay 1 (30000,30000,30000) L_0xac13b0/d;
L_0xac1670/d .functor AND 1, L_0xac1ce0, L_0xac1510, C4<1>, C4<1>;
L_0xac1670 .delay 1 (30000,30000,30000) L_0xac1670/d;
L_0xac1820/d .functor XOR 1, L_0xac13b0, L_0xac1f60, C4<0>, C4<0>;
L_0xac1820 .delay 1 (30000,30000,30000) L_0xac1820/d;
L_0xac1980/d .functor AND 1, L_0xac13b0, L_0xac1f60, C4<1>, C4<1>;
L_0xac1980 .delay 1 (30000,30000,30000) L_0xac1980/d;
L_0xac1ae0/d .functor OR 1, L_0xac1670, L_0xac1980, C4<0>, C4<0>;
L_0xac1ae0 .delay 1 (30000,30000,30000) L_0xac1ae0/d;
v0xaa72d0_0 .net "a", 0 0, L_0xac1ce0;  1 drivers
v0xaa73b0_0 .net "and0", 0 0, L_0xac1670;  1 drivers
v0xaa7470_0 .net "and1", 0 0, L_0xac1980;  1 drivers
v0xaa7540_0 .net "b", 0 0, L_0xac1510;  1 drivers
v0xaa7600_0 .net "carryin", 0 0, L_0xac1f60;  1 drivers
v0xaa7710_0 .net "carryout", 0 0, L_0xac1ae0;  1 drivers
v0xaa77d0_0 .net "sum", 0 0, L_0xac1820;  1 drivers
v0xaa7890_0 .net "xor0", 0 0, L_0xac13b0;  1 drivers
S_0xaa79f0 .scope generate, "genblock[13]" "genblock[13]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa7c00 .param/l "i" 0 4 48, +C4<01101>;
S_0xaa7cc0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa79f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac1d80/d .functor XOR 1, L_0xac26e0, L_0xac2840, C4<0>, C4<0>;
L_0xac1d80 .delay 1 (30000,30000,30000) L_0xac1d80/d;
L_0xac1ee0/d .functor AND 1, L_0xac26e0, L_0xac2840, C4<1>, C4<1>;
L_0xac1ee0 .delay 1 (30000,30000,30000) L_0xac1ee0/d;
L_0xac2220/d .functor XOR 1, L_0xac1d80, L_0xac2000, C4<0>, C4<0>;
L_0xac2220 .delay 1 (30000,30000,30000) L_0xac2220/d;
L_0xac2380/d .functor AND 1, L_0xac1d80, L_0xac2000, C4<1>, C4<1>;
L_0xac2380 .delay 1 (30000,30000,30000) L_0xac2380/d;
L_0xac24e0/d .functor OR 1, L_0xac1ee0, L_0xac2380, C4<0>, C4<0>;
L_0xac24e0 .delay 1 (30000,30000,30000) L_0xac24e0/d;
v0xaa7f10_0 .net "a", 0 0, L_0xac26e0;  1 drivers
v0xaa7ff0_0 .net "and0", 0 0, L_0xac1ee0;  1 drivers
v0xaa80b0_0 .net "and1", 0 0, L_0xac2380;  1 drivers
v0xaa8180_0 .net "b", 0 0, L_0xac2840;  1 drivers
v0xaa8240_0 .net "carryin", 0 0, L_0xac2000;  1 drivers
v0xaa8350_0 .net "carryout", 0 0, L_0xac24e0;  1 drivers
v0xaa8410_0 .net "sum", 0 0, L_0xac2220;  1 drivers
v0xaa84d0_0 .net "xor0", 0 0, L_0xac1d80;  1 drivers
S_0xaa8630 .scope generate, "genblock[14]" "genblock[14]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa8840 .param/l "i" 0 4 48, +C4<01110>;
S_0xaa8900 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa8630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac2780/d .functor XOR 1, L_0xac30e0, L_0xabdf70, C4<0>, C4<0>;
L_0xac2780 .delay 1 (30000,30000,30000) L_0xac2780/d;
L_0xac2a70/d .functor AND 1, L_0xac30e0, L_0xabdf70, C4<1>, C4<1>;
L_0xac2a70 .delay 1 (30000,30000,30000) L_0xac2a70/d;
L_0xac2c20/d .functor XOR 1, L_0xac2780, L_0xac28e0, C4<0>, C4<0>;
L_0xac2c20 .delay 1 (30000,30000,30000) L_0xac2c20/d;
L_0xac2d80/d .functor AND 1, L_0xac2780, L_0xac28e0, C4<1>, C4<1>;
L_0xac2d80 .delay 1 (30000,30000,30000) L_0xac2d80/d;
L_0xac2ee0/d .functor OR 1, L_0xac2a70, L_0xac2d80, C4<0>, C4<0>;
L_0xac2ee0 .delay 1 (30000,30000,30000) L_0xac2ee0/d;
v0xaa8b50_0 .net "a", 0 0, L_0xac30e0;  1 drivers
v0xaa8c30_0 .net "and0", 0 0, L_0xac2a70;  1 drivers
v0xaa8cf0_0 .net "and1", 0 0, L_0xac2d80;  1 drivers
v0xaa8dc0_0 .net "b", 0 0, L_0xabdf70;  1 drivers
v0xaa8e80_0 .net "carryin", 0 0, L_0xac28e0;  1 drivers
v0xaa8f90_0 .net "carryout", 0 0, L_0xac2ee0;  1 drivers
v0xaa9050_0 .net "sum", 0 0, L_0xac2c20;  1 drivers
v0xaa9110_0 .net "xor0", 0 0, L_0xac2780;  1 drivers
S_0xaa9270 .scope generate, "genblock[15]" "genblock[15]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa9480 .param/l "i" 0 4 48, +C4<01111>;
S_0xaa9540 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa9270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac3180/d .functor XOR 1, L_0xac3c00, L_0xac3d60, C4<0>, C4<0>;
L_0xac3180 .delay 1 (30000,30000,30000) L_0xac3180/d;
L_0xac35b0/d .functor AND 1, L_0xac3c00, L_0xac3d60, C4<1>, C4<1>;
L_0xac35b0 .delay 1 (30000,30000,30000) L_0xac35b0/d;
L_0xac3740/d .functor XOR 1, L_0xac3180, L_0xac3450, C4<0>, C4<0>;
L_0xac3740 .delay 1 (30000,30000,30000) L_0xac3740/d;
L_0xac38a0/d .functor AND 1, L_0xac3180, L_0xac3450, C4<1>, C4<1>;
L_0xac38a0 .delay 1 (30000,30000,30000) L_0xac38a0/d;
L_0xac3a00/d .functor OR 1, L_0xac35b0, L_0xac38a0, C4<0>, C4<0>;
L_0xac3a00 .delay 1 (30000,30000,30000) L_0xac3a00/d;
v0xaa9790_0 .net "a", 0 0, L_0xac3c00;  1 drivers
v0xaa9870_0 .net "and0", 0 0, L_0xac35b0;  1 drivers
v0xaa9930_0 .net "and1", 0 0, L_0xac38a0;  1 drivers
v0xaa9a00_0 .net "b", 0 0, L_0xac3d60;  1 drivers
v0xaa9ac0_0 .net "carryin", 0 0, L_0xac3450;  1 drivers
v0xaa9bd0_0 .net "carryout", 0 0, L_0xac3a00;  1 drivers
v0xaa9c90_0 .net "sum", 0 0, L_0xac3740;  1 drivers
v0xaa9d50_0 .net "xor0", 0 0, L_0xac3180;  1 drivers
S_0xaa9eb0 .scope generate, "genblock[16]" "genblock[16]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaa3e70 .param/l "i" 0 4 48, +C4<010000>;
S_0xaaa220 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaa9eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac3ca0/d .functor XOR 1, L_0xac4630, L_0xac3e00, C4<0>, C4<0>;
L_0xac3ca0 .delay 1 (30000,30000,30000) L_0xac3ca0/d;
L_0xac3f70/d .functor AND 1, L_0xac4630, L_0xac3e00, C4<1>, C4<1>;
L_0xac3f70 .delay 1 (30000,30000,30000) L_0xac3f70/d;
L_0xac4170/d .functor XOR 1, L_0xac3ca0, L_0xac3ea0, C4<0>, C4<0>;
L_0xac4170 .delay 1 (30000,30000,30000) L_0xac4170/d;
L_0xac42d0/d .functor AND 1, L_0xac3ca0, L_0xac3ea0, C4<1>, C4<1>;
L_0xac42d0 .delay 1 (30000,30000,30000) L_0xac42d0/d;
L_0xac4430/d .functor OR 1, L_0xac3f70, L_0xac42d0, C4<0>, C4<0>;
L_0xac4430 .delay 1 (30000,30000,30000) L_0xac4430/d;
v0xaaa470_0 .net "a", 0 0, L_0xac4630;  1 drivers
v0xaaa530_0 .net "and0", 0 0, L_0xac3f70;  1 drivers
v0xaaa5f0_0 .net "and1", 0 0, L_0xac42d0;  1 drivers
v0xaaa6c0_0 .net "b", 0 0, L_0xac3e00;  1 drivers
v0xaaa780_0 .net "carryin", 0 0, L_0xac3ea0;  1 drivers
v0xaaa890_0 .net "carryout", 0 0, L_0xac4430;  1 drivers
v0xaaa950_0 .net "sum", 0 0, L_0xac4170;  1 drivers
v0xaaaa10_0 .net "xor0", 0 0, L_0xac3ca0;  1 drivers
S_0xaaab70 .scope generate, "genblock[17]" "genblock[17]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaaad80 .param/l "i" 0 4 48, +C4<010001>;
S_0xaaae40 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaaab70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac46d0/d .functor XOR 1, L_0xac5220, L_0xac5380, C4<0>, C4<0>;
L_0xac46d0 .delay 1 (30000,30000,30000) L_0xac46d0/d;
L_0xabf640/d .functor AND 1, L_0xac5220, L_0xac5380, C4<1>, C4<1>;
L_0xabf640 .delay 1 (30000,30000,30000) L_0xabf640/d;
L_0xac4790/d .functor XOR 1, L_0xac46d0, L_0xac4d30, C4<0>, C4<0>;
L_0xac4790 .delay 1 (30000,30000,30000) L_0xac4790/d;
L_0xac4ec0/d .functor AND 1, L_0xac46d0, L_0xac4d30, C4<1>, C4<1>;
L_0xac4ec0 .delay 1 (30000,30000,30000) L_0xac4ec0/d;
L_0xac5020/d .functor OR 1, L_0xabf640, L_0xac4ec0, C4<0>, C4<0>;
L_0xac5020 .delay 1 (30000,30000,30000) L_0xac5020/d;
v0xaab090_0 .net "a", 0 0, L_0xac5220;  1 drivers
v0xaab170_0 .net "and0", 0 0, L_0xabf640;  1 drivers
v0xaab230_0 .net "and1", 0 0, L_0xac4ec0;  1 drivers
v0xaab300_0 .net "b", 0 0, L_0xac5380;  1 drivers
v0xaab3c0_0 .net "carryin", 0 0, L_0xac4d30;  1 drivers
v0xaab4d0_0 .net "carryout", 0 0, L_0xac5020;  1 drivers
v0xaab590_0 .net "sum", 0 0, L_0xac4790;  1 drivers
v0xaab650_0 .net "xor0", 0 0, L_0xac46d0;  1 drivers
S_0xaab7b0 .scope generate, "genblock[18]" "genblock[18]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaab9c0 .param/l "i" 0 4 48, +C4<010010>;
S_0xaaba80 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaab7b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac52c0/d .functor XOR 1, L_0xac5c80, L_0xac5420, C4<0>, C4<0>;
L_0xac52c0 .delay 1 (30000,30000,30000) L_0xac52c0/d;
L_0xac55c0/d .functor AND 1, L_0xac5c80, L_0xac5420, C4<1>, C4<1>;
L_0xac55c0 .delay 1 (30000,30000,30000) L_0xac55c0/d;
L_0xac57c0/d .functor XOR 1, L_0xac52c0, L_0xac54c0, C4<0>, C4<0>;
L_0xac57c0 .delay 1 (30000,30000,30000) L_0xac57c0/d;
L_0xac5920/d .functor AND 1, L_0xac52c0, L_0xac54c0, C4<1>, C4<1>;
L_0xac5920 .delay 1 (30000,30000,30000) L_0xac5920/d;
L_0xac5a80/d .functor OR 1, L_0xac55c0, L_0xac5920, C4<0>, C4<0>;
L_0xac5a80 .delay 1 (30000,30000,30000) L_0xac5a80/d;
v0xaabcd0_0 .net "a", 0 0, L_0xac5c80;  1 drivers
v0xaabdb0_0 .net "and0", 0 0, L_0xac55c0;  1 drivers
v0xaabe70_0 .net "and1", 0 0, L_0xac5920;  1 drivers
v0xaabf40_0 .net "b", 0 0, L_0xac5420;  1 drivers
v0xaac000_0 .net "carryin", 0 0, L_0xac54c0;  1 drivers
v0xaac110_0 .net "carryout", 0 0, L_0xac5a80;  1 drivers
v0xaac1d0_0 .net "sum", 0 0, L_0xac57c0;  1 drivers
v0xaac290_0 .net "xor0", 0 0, L_0xac52c0;  1 drivers
S_0xaac3f0 .scope generate, "genblock[19]" "genblock[19]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaac600 .param/l "i" 0 4 48, +C4<010011>;
S_0xaac6c0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaac3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac5d20/d .functor XOR 1, L_0xac6660, L_0xac67c0, C4<0>, C4<0>;
L_0xac5d20 .delay 1 (30000,30000,30000) L_0xac5d20/d;
L_0xac5ff0/d .functor AND 1, L_0xac6660, L_0xac67c0, C4<1>, C4<1>;
L_0xac5ff0 .delay 1 (30000,30000,30000) L_0xac5ff0/d;
L_0xac61a0/d .functor XOR 1, L_0xac5d20, L_0xac5de0, C4<0>, C4<0>;
L_0xac61a0 .delay 1 (30000,30000,30000) L_0xac61a0/d;
L_0xac6300/d .functor AND 1, L_0xac5d20, L_0xac5de0, C4<1>, C4<1>;
L_0xac6300 .delay 1 (30000,30000,30000) L_0xac6300/d;
L_0xac6460/d .functor OR 1, L_0xac5ff0, L_0xac6300, C4<0>, C4<0>;
L_0xac6460 .delay 1 (30000,30000,30000) L_0xac6460/d;
v0xaac910_0 .net "a", 0 0, L_0xac6660;  1 drivers
v0xaac9f0_0 .net "and0", 0 0, L_0xac5ff0;  1 drivers
v0xaacab0_0 .net "and1", 0 0, L_0xac6300;  1 drivers
v0xaacb80_0 .net "b", 0 0, L_0xac67c0;  1 drivers
v0xaacc40_0 .net "carryin", 0 0, L_0xac5de0;  1 drivers
v0xaacd50_0 .net "carryout", 0 0, L_0xac6460;  1 drivers
v0xaace10_0 .net "sum", 0 0, L_0xac61a0;  1 drivers
v0xaaced0_0 .net "xor0", 0 0, L_0xac5d20;  1 drivers
S_0xaad030 .scope generate, "genblock[20]" "genblock[20]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaad240 .param/l "i" 0 4 48, +C4<010100>;
S_0xaad300 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaad030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac6700/d .functor XOR 1, L_0xac7000, L_0xac6860, C4<0>, C4<0>;
L_0xac6700 .delay 1 (30000,30000,30000) L_0xac6700/d;
L_0xac6a30/d .functor AND 1, L_0xac7000, L_0xac6860, C4<1>, C4<1>;
L_0xac6a30 .delay 1 (30000,30000,30000) L_0xac6a30/d;
L_0xac6b40/d .functor XOR 1, L_0xac6700, L_0xac6900, C4<0>, C4<0>;
L_0xac6b40 .delay 1 (30000,30000,30000) L_0xac6b40/d;
L_0xac6ca0/d .functor AND 1, L_0xac6700, L_0xac6900, C4<1>, C4<1>;
L_0xac6ca0 .delay 1 (30000,30000,30000) L_0xac6ca0/d;
L_0xac6e00/d .functor OR 1, L_0xac6a30, L_0xac6ca0, C4<0>, C4<0>;
L_0xac6e00 .delay 1 (30000,30000,30000) L_0xac6e00/d;
v0xaad550_0 .net "a", 0 0, L_0xac7000;  1 drivers
v0xaad630_0 .net "and0", 0 0, L_0xac6a30;  1 drivers
v0xaad6f0_0 .net "and1", 0 0, L_0xac6ca0;  1 drivers
v0xaad7c0_0 .net "b", 0 0, L_0xac6860;  1 drivers
v0xaad880_0 .net "carryin", 0 0, L_0xac6900;  1 drivers
v0xaad990_0 .net "carryout", 0 0, L_0xac6e00;  1 drivers
v0xaada50_0 .net "sum", 0 0, L_0xac6b40;  1 drivers
v0xaadb10_0 .net "xor0", 0 0, L_0xac6700;  1 drivers
S_0xaadc70 .scope generate, "genblock[21]" "genblock[21]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaade80 .param/l "i" 0 4 48, +C4<010101>;
S_0xaadf40 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaadc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac70a0/d .functor XOR 1, L_0xac7a10, L_0xac7b70, C4<0>, C4<0>;
L_0xac70a0 .delay 1 (30000,30000,30000) L_0xac70a0/d;
L_0xac73a0/d .functor AND 1, L_0xac7a10, L_0xac7b70, C4<1>, C4<1>;
L_0xac73a0 .delay 1 (30000,30000,30000) L_0xac73a0/d;
L_0xac7550/d .functor XOR 1, L_0xac70a0, L_0xac7160, C4<0>, C4<0>;
L_0xac7550 .delay 1 (30000,30000,30000) L_0xac7550/d;
L_0xac76b0/d .functor AND 1, L_0xac70a0, L_0xac7160, C4<1>, C4<1>;
L_0xac76b0 .delay 1 (30000,30000,30000) L_0xac76b0/d;
L_0xac7810/d .functor OR 1, L_0xac73a0, L_0xac76b0, C4<0>, C4<0>;
L_0xac7810 .delay 1 (30000,30000,30000) L_0xac7810/d;
v0xaae190_0 .net "a", 0 0, L_0xac7a10;  1 drivers
v0xaae270_0 .net "and0", 0 0, L_0xac73a0;  1 drivers
v0xaae330_0 .net "and1", 0 0, L_0xac76b0;  1 drivers
v0xaae400_0 .net "b", 0 0, L_0xac7b70;  1 drivers
v0xaae4c0_0 .net "carryin", 0 0, L_0xac7160;  1 drivers
v0xaae5d0_0 .net "carryout", 0 0, L_0xac7810;  1 drivers
v0xaae690_0 .net "sum", 0 0, L_0xac7550;  1 drivers
v0xaae750_0 .net "xor0", 0 0, L_0xac70a0;  1 drivers
S_0xaae8b0 .scope generate, "genblock[22]" "genblock[22]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaaeac0 .param/l "i" 0 4 48, +C4<010110>;
S_0xaaeb80 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaae8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac7ab0/d .functor XOR 1, L_0xac8350, L_0xac7c10, C4<0>, C4<0>;
L_0xac7ab0 .delay 1 (30000,30000,30000) L_0xac7ab0/d;
L_0xac72d0/d .functor AND 1, L_0xac8350, L_0xac7c10, C4<1>, C4<1>;
L_0xac72d0 .delay 1 (30000,30000,30000) L_0xac72d0/d;
L_0xac7f30/d .functor XOR 1, L_0xac7ab0, L_0xac7cb0, C4<0>, C4<0>;
L_0xac7f30 .delay 1 (30000,30000,30000) L_0xac7f30/d;
L_0xac8040/d .functor AND 1, L_0xac7ab0, L_0xac7cb0, C4<1>, C4<1>;
L_0xac8040 .delay 1 (30000,30000,30000) L_0xac8040/d;
L_0xac81a0/d .functor OR 1, L_0xac72d0, L_0xac8040, C4<0>, C4<0>;
L_0xac81a0 .delay 1 (30000,30000,30000) L_0xac81a0/d;
v0xaaedd0_0 .net "a", 0 0, L_0xac8350;  1 drivers
v0xaaeeb0_0 .net "and0", 0 0, L_0xac72d0;  1 drivers
v0xaaef70_0 .net "and1", 0 0, L_0xac8040;  1 drivers
v0xaaf040_0 .net "b", 0 0, L_0xac7c10;  1 drivers
v0xaaf100_0 .net "carryin", 0 0, L_0xac7cb0;  1 drivers
v0xaaf210_0 .net "carryout", 0 0, L_0xac81a0;  1 drivers
v0xaaf2d0_0 .net "sum", 0 0, L_0xac7f30;  1 drivers
v0xaaf390_0 .net "xor0", 0 0, L_0xac7ab0;  1 drivers
S_0xaaf4f0 .scope generate, "genblock[23]" "genblock[23]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xaaf700 .param/l "i" 0 4 48, +C4<010111>;
S_0xaaf7c0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xaaf4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac83f0/d .functor XOR 1, L_0xac8d90, L_0xac8ef0, C4<0>, C4<0>;
L_0xac83f0 .delay 1 (30000,30000,30000) L_0xac83f0/d;
L_0xac86d0/d .functor AND 1, L_0xac8d90, L_0xac8ef0, C4<1>, C4<1>;
L_0xac86d0 .delay 1 (30000,30000,30000) L_0xac86d0/d;
L_0xac88d0/d .functor XOR 1, L_0xac83f0, L_0xac84b0, C4<0>, C4<0>;
L_0xac88d0 .delay 1 (30000,30000,30000) L_0xac88d0/d;
L_0xac8a30/d .functor AND 1, L_0xac83f0, L_0xac84b0, C4<1>, C4<1>;
L_0xac8a30 .delay 1 (30000,30000,30000) L_0xac8a30/d;
L_0xac8b90/d .functor OR 1, L_0xac86d0, L_0xac8a30, C4<0>, C4<0>;
L_0xac8b90 .delay 1 (30000,30000,30000) L_0xac8b90/d;
v0xaafa10_0 .net "a", 0 0, L_0xac8d90;  1 drivers
v0xaafaf0_0 .net "and0", 0 0, L_0xac86d0;  1 drivers
v0xaafbb0_0 .net "and1", 0 0, L_0xac8a30;  1 drivers
v0xaafc80_0 .net "b", 0 0, L_0xac8ef0;  1 drivers
v0xaafd40_0 .net "carryin", 0 0, L_0xac84b0;  1 drivers
v0xaafe50_0 .net "carryout", 0 0, L_0xac8b90;  1 drivers
v0xaaff10_0 .net "sum", 0 0, L_0xac88d0;  1 drivers
v0xaaffd0_0 .net "xor0", 0 0, L_0xac83f0;  1 drivers
S_0xab0130 .scope generate, "genblock[24]" "genblock[24]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab0340 .param/l "i" 0 4 48, +C4<011000>;
S_0xab0400 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab0130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac8e30/d .functor XOR 1, L_0xac9770, L_0xac8f90, C4<0>, C4<0>;
L_0xac8e30 .delay 1 (30000,30000,30000) L_0xac8e30/d;
L_0xac8620/d .functor AND 1, L_0xac9770, L_0xac8f90, C4<1>, C4<1>;
L_0xac8620 .delay 1 (30000,30000,30000) L_0xac8620/d;
L_0xac92b0/d .functor XOR 1, L_0xac8e30, L_0xac9030, C4<0>, C4<0>;
L_0xac92b0 .delay 1 (30000,30000,30000) L_0xac92b0/d;
L_0xac9410/d .functor AND 1, L_0xac8e30, L_0xac9030, C4<1>, C4<1>;
L_0xac9410 .delay 1 (30000,30000,30000) L_0xac9410/d;
L_0xac9570/d .functor OR 1, L_0xac8620, L_0xac9410, C4<0>, C4<0>;
L_0xac9570 .delay 1 (30000,30000,30000) L_0xac9570/d;
v0xab0650_0 .net "a", 0 0, L_0xac9770;  1 drivers
v0xab0730_0 .net "and0", 0 0, L_0xac8620;  1 drivers
v0xab07f0_0 .net "and1", 0 0, L_0xac9410;  1 drivers
v0xab08c0_0 .net "b", 0 0, L_0xac8f90;  1 drivers
v0xab0980_0 .net "carryin", 0 0, L_0xac9030;  1 drivers
v0xab0a90_0 .net "carryout", 0 0, L_0xac9570;  1 drivers
v0xab0b50_0 .net "sum", 0 0, L_0xac92b0;  1 drivers
v0xab0c10_0 .net "xor0", 0 0, L_0xac8e30;  1 drivers
S_0xab0d70 .scope generate, "genblock[25]" "genblock[25]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab0f80 .param/l "i" 0 4 48, +C4<011001>;
S_0xab1040 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab0d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xac9810/d .functor XOR 1, L_0xaca1e0, L_0xaca340, C4<0>, C4<0>;
L_0xac9810 .delay 1 (30000,30000,30000) L_0xac9810/d;
L_0xac9b20/d .functor AND 1, L_0xaca1e0, L_0xaca340, C4<1>, C4<1>;
L_0xac9b20 .delay 1 (30000,30000,30000) L_0xac9b20/d;
L_0xac9d20/d .functor XOR 1, L_0xac9810, L_0xac98d0, C4<0>, C4<0>;
L_0xac9d20 .delay 1 (30000,30000,30000) L_0xac9d20/d;
L_0xac9e80/d .functor AND 1, L_0xac9810, L_0xac98d0, C4<1>, C4<1>;
L_0xac9e80 .delay 1 (30000,30000,30000) L_0xac9e80/d;
L_0xac9fe0/d .functor OR 1, L_0xac9b20, L_0xac9e80, C4<0>, C4<0>;
L_0xac9fe0 .delay 1 (30000,30000,30000) L_0xac9fe0/d;
v0xab1290_0 .net "a", 0 0, L_0xaca1e0;  1 drivers
v0xab1370_0 .net "and0", 0 0, L_0xac9b20;  1 drivers
v0xab1430_0 .net "and1", 0 0, L_0xac9e80;  1 drivers
v0xab1500_0 .net "b", 0 0, L_0xaca340;  1 drivers
v0xab15c0_0 .net "carryin", 0 0, L_0xac98d0;  1 drivers
v0xab16d0_0 .net "carryout", 0 0, L_0xac9fe0;  1 drivers
v0xab1790_0 .net "sum", 0 0, L_0xac9d20;  1 drivers
v0xab1850_0 .net "xor0", 0 0, L_0xac9810;  1 drivers
S_0xab19b0 .scope generate, "genblock[26]" "genblock[26]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab1bc0 .param/l "i" 0 4 48, +C4<011010>;
S_0xab1c80 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab19b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xaca280/d .functor XOR 1, L_0xacabf0, L_0xaca3e0, C4<0>, C4<0>;
L_0xaca280 .delay 1 (30000,30000,30000) L_0xaca280/d;
L_0xac99f0/d .functor AND 1, L_0xacabf0, L_0xaca3e0, C4<1>, C4<1>;
L_0xac99f0 .delay 1 (30000,30000,30000) L_0xac99f0/d;
L_0xaca730/d .functor XOR 1, L_0xaca280, L_0xaca480, C4<0>, C4<0>;
L_0xaca730 .delay 1 (30000,30000,30000) L_0xaca730/d;
L_0xaca890/d .functor AND 1, L_0xaca280, L_0xaca480, C4<1>, C4<1>;
L_0xaca890 .delay 1 (30000,30000,30000) L_0xaca890/d;
L_0xaca9f0/d .functor OR 1, L_0xac99f0, L_0xaca890, C4<0>, C4<0>;
L_0xaca9f0 .delay 1 (30000,30000,30000) L_0xaca9f0/d;
v0xab1ed0_0 .net "a", 0 0, L_0xacabf0;  1 drivers
v0xab1fb0_0 .net "and0", 0 0, L_0xac99f0;  1 drivers
v0xab2070_0 .net "and1", 0 0, L_0xaca890;  1 drivers
v0xab2140_0 .net "b", 0 0, L_0xaca3e0;  1 drivers
v0xab2200_0 .net "carryin", 0 0, L_0xaca480;  1 drivers
v0xab2310_0 .net "carryout", 0 0, L_0xaca9f0;  1 drivers
v0xab23d0_0 .net "sum", 0 0, L_0xaca730;  1 drivers
v0xab2490_0 .net "xor0", 0 0, L_0xaca280;  1 drivers
S_0xab25f0 .scope generate, "genblock[27]" "genblock[27]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab2800 .param/l "i" 0 4 48, +C4<011011>;
S_0xab28c0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab25f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xacac90/d .functor XOR 1, L_0xacb5a0, L_0xacb700, C4<0>, C4<0>;
L_0xacac90 .delay 1 (30000,30000,30000) L_0xacac90/d;
L_0xacafd0/d .functor AND 1, L_0xacb5a0, L_0xacb700, C4<1>, C4<1>;
L_0xacafd0 .delay 1 (30000,30000,30000) L_0xacafd0/d;
L_0xacb0e0/d .functor XOR 1, L_0xacac90, L_0xacad50, C4<0>, C4<0>;
L_0xacb0e0 .delay 1 (30000,30000,30000) L_0xacb0e0/d;
L_0xacb240/d .functor AND 1, L_0xacac90, L_0xacad50, C4<1>, C4<1>;
L_0xacb240 .delay 1 (30000,30000,30000) L_0xacb240/d;
L_0xacb3a0/d .functor OR 1, L_0xacafd0, L_0xacb240, C4<0>, C4<0>;
L_0xacb3a0 .delay 1 (30000,30000,30000) L_0xacb3a0/d;
v0xab2b10_0 .net "a", 0 0, L_0xacb5a0;  1 drivers
v0xab2bf0_0 .net "and0", 0 0, L_0xacafd0;  1 drivers
v0xab2cb0_0 .net "and1", 0 0, L_0xacb240;  1 drivers
v0xab2d80_0 .net "b", 0 0, L_0xacb700;  1 drivers
v0xab2e40_0 .net "carryin", 0 0, L_0xacad50;  1 drivers
v0xab2f50_0 .net "carryout", 0 0, L_0xacb3a0;  1 drivers
v0xab3010_0 .net "sum", 0 0, L_0xacb0e0;  1 drivers
v0xab30d0_0 .net "xor0", 0 0, L_0xacac90;  1 drivers
S_0xab3230 .scope generate, "genblock[28]" "genblock[28]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab3440 .param/l "i" 0 4 48, +C4<011100>;
S_0xab3500 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab3230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xacb640/d .functor XOR 1, L_0xacbfe0, L_0xacb7a0, C4<0>, C4<0>;
L_0xacb640 .delay 1 (30000,30000,30000) L_0xacb640/d;
L_0xacaea0/d .functor AND 1, L_0xacbfe0, L_0xacb7a0, C4<1>, C4<1>;
L_0xacaea0 .delay 1 (30000,30000,30000) L_0xacaea0/d;
L_0xacbb20/d .functor XOR 1, L_0xacb640, L_0xacb840, C4<0>, C4<0>;
L_0xacbb20 .delay 1 (30000,30000,30000) L_0xacbb20/d;
L_0xacbc80/d .functor AND 1, L_0xacb640, L_0xacb840, C4<1>, C4<1>;
L_0xacbc80 .delay 1 (30000,30000,30000) L_0xacbc80/d;
L_0xacbde0/d .functor OR 1, L_0xacaea0, L_0xacbc80, C4<0>, C4<0>;
L_0xacbde0 .delay 1 (30000,30000,30000) L_0xacbde0/d;
v0xab3750_0 .net "a", 0 0, L_0xacbfe0;  1 drivers
v0xab3830_0 .net "and0", 0 0, L_0xacaea0;  1 drivers
v0xab38f0_0 .net "and1", 0 0, L_0xacbc80;  1 drivers
v0xab39c0_0 .net "b", 0 0, L_0xacb7a0;  1 drivers
v0xab3a80_0 .net "carryin", 0 0, L_0xacb840;  1 drivers
v0xab3b90_0 .net "carryout", 0 0, L_0xacbde0;  1 drivers
v0xab3c50_0 .net "sum", 0 0, L_0xacbb20;  1 drivers
v0xab3d10_0 .net "xor0", 0 0, L_0xacb640;  1 drivers
S_0xab3e70 .scope generate, "genblock[29]" "genblock[29]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab4080 .param/l "i" 0 4 48, +C4<011101>;
S_0xab4140 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab3e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xacc080/d .functor XOR 1, L_0xacc9a0, L_0xaccb00, C4<0>, C4<0>;
L_0xacc080 .delay 1 (30000,30000,30000) L_0xacc080/d;
L_0xacb9b0/d .functor AND 1, L_0xacc9a0, L_0xaccb00, C4<1>, C4<1>;
L_0xacb9b0 .delay 1 (30000,30000,30000) L_0xacb9b0/d;
L_0xacc4e0/d .functor XOR 1, L_0xacc080, L_0xacc140, C4<0>, C4<0>;
L_0xacc4e0 .delay 1 (30000,30000,30000) L_0xacc4e0/d;
L_0xacc640/d .functor AND 1, L_0xacc080, L_0xacc140, C4<1>, C4<1>;
L_0xacc640 .delay 1 (30000,30000,30000) L_0xacc640/d;
L_0xacc7a0/d .functor OR 1, L_0xacb9b0, L_0xacc640, C4<0>, C4<0>;
L_0xacc7a0 .delay 1 (30000,30000,30000) L_0xacc7a0/d;
v0xab4390_0 .net "a", 0 0, L_0xacc9a0;  1 drivers
v0xab4470_0 .net "and0", 0 0, L_0xacb9b0;  1 drivers
v0xab4530_0 .net "and1", 0 0, L_0xacc640;  1 drivers
v0xab4600_0 .net "b", 0 0, L_0xaccb00;  1 drivers
v0xab46c0_0 .net "carryin", 0 0, L_0xacc140;  1 drivers
v0xab47d0_0 .net "carryout", 0 0, L_0xacc7a0;  1 drivers
v0xab4890_0 .net "sum", 0 0, L_0xacc4e0;  1 drivers
v0xab4950_0 .net "xor0", 0 0, L_0xacc080;  1 drivers
S_0xab4ab0 .scope generate, "genblock[30]" "genblock[30]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab4cc0 .param/l "i" 0 4 48, +C4<011110>;
S_0xab4d80 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab4ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xacca40/d .functor XOR 1, L_0xacd3c0, L_0xac3240, C4<0>, C4<0>;
L_0xacca40 .delay 1 (30000,30000,30000) L_0xacca40/d;
L_0xacc290/d .functor AND 1, L_0xacd3c0, L_0xac3240, C4<1>, C4<1>;
L_0xacc290 .delay 1 (30000,30000,30000) L_0xacc290/d;
L_0xaccf00/d .functor XOR 1, L_0xacca40, L_0xac32e0, C4<0>, C4<0>;
L_0xaccf00 .delay 1 (30000,30000,30000) L_0xaccf00/d;
L_0xacd060/d .functor AND 1, L_0xacca40, L_0xac32e0, C4<1>, C4<1>;
L_0xacd060 .delay 1 (30000,30000,30000) L_0xacd060/d;
L_0xacd1c0/d .functor OR 1, L_0xacc290, L_0xacd060, C4<0>, C4<0>;
L_0xacd1c0 .delay 1 (30000,30000,30000) L_0xacd1c0/d;
v0xab4fd0_0 .net "a", 0 0, L_0xacd3c0;  1 drivers
v0xab50b0_0 .net "and0", 0 0, L_0xacc290;  1 drivers
v0xab5170_0 .net "and1", 0 0, L_0xacd060;  1 drivers
v0xab5240_0 .net "b", 0 0, L_0xac3240;  1 drivers
v0xab5300_0 .net "carryin", 0 0, L_0xac32e0;  1 drivers
v0xab5410_0 .net "carryout", 0 0, L_0xacd1c0;  1 drivers
v0xab54d0_0 .net "sum", 0 0, L_0xaccf00;  1 drivers
v0xab5590_0 .net "xor0", 0 0, L_0xacca40;  1 drivers
S_0xab56f0 .scope generate, "genblock[31]" "genblock[31]" 4 48, 4 48 0, S_0xa55a80;
 .timescale -9 -12;
P_0xab5900 .param/l "i" 0 4 48, +C4<011111>;
S_0xab59c0 .scope module, "_adder" "structuralFullAdder" 4 50, 4 11 0, S_0xab56f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0xacd460/d .functor XOR 1, L_0xacdfc0, L_0xace120, C4<0>, C4<0>;
L_0xacd460 .delay 1 (30000,30000,30000) L_0xacd460/d;
L_0xaccba0/d .functor AND 1, L_0xacdfc0, L_0xace120, C4<1>, C4<1>;
L_0xaccba0 .delay 1 (30000,30000,30000) L_0xaccba0/d;
L_0xaccd30/d .functor XOR 1, L_0xacd460, L_0xacd930, C4<0>, C4<0>;
L_0xaccd30 .delay 1 (30000,30000,30000) L_0xaccd30/d;
L_0xacdc60/d .functor AND 1, L_0xacd460, L_0xacd930, C4<1>, C4<1>;
L_0xacdc60 .delay 1 (30000,30000,30000) L_0xacdc60/d;
L_0xacddc0/d .functor OR 1, L_0xaccba0, L_0xacdc60, C4<0>, C4<0>;
L_0xacddc0 .delay 1 (30000,30000,30000) L_0xacddc0/d;
v0xab5c10_0 .net "a", 0 0, L_0xacdfc0;  1 drivers
v0xab5cf0_0 .net "and0", 0 0, L_0xaccba0;  1 drivers
v0xab5db0_0 .net "and1", 0 0, L_0xacdc60;  1 drivers
v0xab5e80_0 .net "b", 0 0, L_0xace120;  1 drivers
v0xab5f40_0 .net "carryin", 0 0, L_0xacd930;  1 drivers
v0xab6050_0 .net "carryout", 0 0, L_0xacddc0;  1 drivers
v0xab6110_0 .net "sum", 0 0, L_0xaccd30;  1 drivers
v0xab61d0_0 .net "xor0", 0 0, L_0xacd460;  1 drivers
S_0xab92d0 .scope module, "mux" "pc_multiplexer" 3 20, 5 7 0, S_0xa4a1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "S"
v0xab9530_0 .net "I0", 31 0, L_0xace970;  alias, 1 drivers
v0xab9640_0 .net "I1", 31 0, v0xaba0e0_0;  alias, 1 drivers
v0xab9700_0 .net "S", 0 0, v0xaba1d0_0;  alias, 1 drivers
v0xab97d0_0 .var "out", 31 0;
E_0xa5d230 .event edge, v0xab9700_0, v0xab9640_0, v0xab9010_0;
    .scope S_0xab92d0;
T_0 ;
    %wait E_0xa5d230;
    %load/vec4 v0xab9700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0xab9640_0;
    %store/vec4 v0xab97d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xab9530_0;
    %store/vec4 v0xab97d0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xa4a1a0;
T_1 ;
    %wait E_0xa5f0f0;
    %load/vec4 v0xab9db0_0;
    %assign/vec4 v0xab9960_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa8d4d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaba020_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xa8d4d0;
T_3 ;
    %delay 200000, 0;
    %load/vec4 v0xaba020_0;
    %nor/r;
    %store/vec4 v0xaba020_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa8d4d0;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "pc.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaba1d0_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v0xab9ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 25 "$display", "initialization failed" {0 0 0};
T_4.0 ;
    %delay 200000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0xaba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaba1d0_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v0xab9ef0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 31 "$display", "first increment failed" {0 0 0};
T_4.2 ;
    %delay 200000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0xaba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaba1d0_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v0xab9ef0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 37 "$display", "second increment failed" {0 0 0};
T_4.4 ;
    %delay 200000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0xaba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaba1d0_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v0xab9ef0_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 43 "$display", "third increment failed" {0 0 0};
T_4.6 ;
    %delay 200000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0xaba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaba1d0_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v0xab9ef0_0;
    %cmpi/ne 20, 0, 32;
    %jmp/0xz  T_4.8, 6;
    %vpi_call 2 49 "$display", "jump failed" {0 0 0};
T_4.8 ;
    %delay 200000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "programcounter.t.v";
    "./programcounter.v";
    "./ALU/32bitadder.v";
    "./pc_multiplexer.v";
