--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ML605_FMCint_AD9284.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15198 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.339ns.
--------------------------------------------------------------------------------

Paths for end point counter_dco_27 (SLICE_X49Y134.CIN), 944 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.153   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_27
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.875ns logic, 1.408ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_7 (FF)
  Destination:          counter_dco_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.087 - 0.112)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_7 to counter_dco_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y129.BQ     Tcko                  0.337   counter_dco<9>
                                                       counter_dco_7
    SLICE_X49Y126.A2     net (fanout=3)        0.848   counter_dco<7>
    SLICE_X49Y126.COUT   Topcya                0.409   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.153   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_27
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.946ns logic, 1.304ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y127.C4     net (fanout=28)       0.412   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y127.COUT   Topcyc                0.338   counter_dco<1>
                                                       Mcount_counter_dco_lut<0>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<1>
    SLICE_X49Y128.COUT   Tbyp                  0.078   counter_dco<5>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.153   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_27
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.882ns logic, 1.364ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_dco_25 (SLICE_X49Y133.CIN), 804 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.088 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CLK    Tcinck                0.193   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
                                                       counter_dco_25
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.837ns logic, 1.408ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_7 (FF)
  Destination:          counter_dco_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.088 - 0.112)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_7 to counter_dco_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y129.BQ     Tcko                  0.337   counter_dco<9>
                                                       counter_dco_7
    SLICE_X49Y126.A2     net (fanout=3)        0.848   counter_dco<7>
    SLICE_X49Y126.COUT   Topcya                0.409   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CLK    Tcinck                0.193   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
                                                       counter_dco_25
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.908ns logic, 1.304ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.208ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.088 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y127.C4     net (fanout=28)       0.412   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y127.COUT   Topcyc                0.338   counter_dco<1>
                                                       Mcount_counter_dco_lut<0>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<1>
    SLICE_X49Y128.COUT   Tbyp                  0.078   counter_dco<5>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CLK    Tcinck                0.193   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
                                                       counter_dco_25
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (1.844ns logic, 1.364ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_dco_26 (SLICE_X49Y134.CIN), 944 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.094   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_26
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.816ns logic, 1.408ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_7 (FF)
  Destination:          counter_dco_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.087 - 0.112)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_7 to counter_dco_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y129.BQ     Tcko                  0.337   counter_dco<9>
                                                       counter_dco_7
    SLICE_X49Y126.A2     net (fanout=3)        0.848   counter_dco<7>
    SLICE_X49Y126.COUT   Topcya                0.409   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.A5     net (fanout=28)       0.456   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y128.COUT   Topcya                0.409   counter_dco<5>
                                                       Mcount_counter_dco_lut<2>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.094   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_26
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.887ns logic, 1.304ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_dco_20 (FF)
  Destination:          counter_dco_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_dco_20 to counter_dco_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y132.CQ     Tcko                  0.337   counter_dco<21>
                                                       counter_dco_20
    SLICE_X49Y126.C2     net (fanout=3)        0.952   counter_dco<20>
    SLICE_X49Y126.COUT   Topcyc                0.338   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_counter_dco[31]_LessThan_2_o_cy<3>
    SLICE_X49Y127.AMUX   Tcina                 0.248   counter_dco<1>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y127.C4     net (fanout=28)       0.412   GND_1_o_counter_dco[31]_LessThan_2_o
    SLICE_X49Y127.COUT   Topcyc                0.338   counter_dco<1>
                                                       Mcount_counter_dco_lut<0>
                                                       Mcount_counter_dco_cy<1>
    SLICE_X49Y128.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<1>
    SLICE_X49Y128.COUT   Tbyp                  0.078   counter_dco<5>
                                                       Mcount_counter_dco_cy<5>
    SLICE_X49Y129.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<5>
    SLICE_X49Y129.COUT   Tbyp                  0.078   counter_dco<9>
                                                       Mcount_counter_dco_cy<9>
    SLICE_X49Y130.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<9>
    SLICE_X49Y130.COUT   Tbyp                  0.078   counter_dco<13>
                                                       Mcount_counter_dco_cy<13>
    SLICE_X49Y131.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<13>
    SLICE_X49Y131.COUT   Tbyp                  0.078   counter_dco<17>
                                                       Mcount_counter_dco_cy<17>
    SLICE_X49Y132.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<17>
    SLICE_X49Y132.COUT   Tbyp                  0.078   counter_dco<21>
                                                       Mcount_counter_dco_cy<21>
    SLICE_X49Y133.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<21>
    SLICE_X49Y133.COUT   Tbyp                  0.078   counter_dco<25>
                                                       Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CIN    net (fanout=1)        0.000   Mcount_counter_dco_cy<25>
    SLICE_X49Y134.CLK    Tcinck                0.094   counter_dco<27>
                                                       Mcount_counter_dco_xor<27>
                                                       counter_dco_26
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.823ns logic, 1.364ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_dco_0 (SLICE_X49Y127.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_dco_0 (FF)
  Destination:          counter_dco_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_dco_0 to counter_dco_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y127.CQ     Tcko                  0.098   counter_dco<1>
                                                       counter_dco_0
    SLICE_X49Y127.C5     net (fanout=1)        0.062   counter_dco<0>
    SLICE_X49Y127.CLK    Tah         (-Th)     0.013   counter_dco<1>
                                                       Mcount_counter_dco_lut<0>
                                                       Mcount_counter_dco_cy<1>
                                                       counter_dco_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.085ns logic, 0.062ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_dco_1 (SLICE_X49Y127.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_dco_0 (FF)
  Destination:          counter_dco_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_dco_0 to counter_dco_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y127.CQ     Tcko                  0.098   counter_dco<1>
                                                       counter_dco_0
    SLICE_X49Y127.C5     net (fanout=1)        0.062   counter_dco<0>
    SLICE_X49Y127.CLK    Tah         (-Th)    -0.003   counter_dco<1>
                                                       Mcount_counter_dco_lut<0>
                                                       Mcount_counter_dco_cy<1>
                                                       counter_dco_1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.101ns logic, 0.062ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_dco_1 (SLICE_X49Y127.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_dco_1 (FF)
  Destination:          counter_dco_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_dco_1 to counter_dco_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y127.DQ     Tcko                  0.098   counter_dco<1>
                                                       counter_dco_1
    SLICE_X49Y127.D4     net (fanout=1)        0.091   counter_dco<1>
    SLICE_X49Y127.CLK    Tah         (-Th)     0.019   counter_dco<1>
                                                       Mcount_counter_dco_lut<1>
                                                       Mcount_counter_dco_cy<1>
                                                       counter_dco_1
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.079ns logic, 0.091ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.668ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: adc_dco_bufr/I
  Logical resource: adc_dco_bufr/I
  Location pin: BUFR_X0Y9.I
  Clock network: adc_dco_ibuf_s
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: leds_0_OBUF/CLK
  Logical resource: adc_input[0].i_data_ddr/CK
  Location pin: ILOGIC_X0Y173.CLK
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: leds_0_OBUF/CLKB
  Logical resource: adc_input[0].i_data_ddr/CKB
  Location pin: ILOGIC_X0Y173.CLKB
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Logical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Location pin: MMCM_ADV_X0Y4.CLKOUT0
  Clock network: adc_clock_out_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc_dco_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    3.339|         |         |         |
adc_dco_in_p   |    3.339|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    3.339|         |         |         |
adc_dco_in_p   |    3.339|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15198 paths, 0 nets, and 120 connections

Design statistics:
   Minimum period:   3.339ns{1}   (Maximum frequency: 299.491MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 11 11:34:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



