
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010987                       # Number of seconds simulated
sim_ticks                                 10986531500                       # Number of ticks simulated
final_tick                                10986531500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 700700                       # Simulator instruction rate (inst/s)
host_op_rate                                  1097963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1376162815                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696776                       # Number of bytes of host memory used
host_seconds                                     7.98                       # Real time elapsed on the host
sim_insts                                     5593989                       # Number of instructions simulated
sim_ops                                       8765521                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          627072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             730304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       103232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        43072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           43072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                673                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            9396232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           57076430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66472662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       9396232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9396232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3920437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3920437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3920437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           9396232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          57076430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70393099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        673                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      673                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 729600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   41024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  730304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                43072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10986451500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  673                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.177215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.299547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.211870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3014     59.61%     59.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1344     26.58%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      5.81%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           94      1.86%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      1.23%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      0.89%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.53%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.67%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5056                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     294.052632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.175580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    656.770598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            22     57.89%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6     15.79%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4     10.53%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      2.63%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      2.63%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      2.63%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.63%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.868421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.841872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     52.63%     52.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      7.89%     60.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     39.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    217192750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               430942750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   57000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19052.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37802.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     909173.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15379560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8151660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39270000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 459360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         355261920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            148722120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1594477530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       252927360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1566511020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3993119580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.455890                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10628984250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     13982000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     150280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6473962500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    658681750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     192863500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3496761750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20784540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11035860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                42126000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2886660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         491097360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            186763350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14219520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2133579540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       423025440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1147779000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4473297270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            407.161921                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          10539966250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     13283000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     207740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4759401750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1101767500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     225498500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4678840750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1906607                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      692160                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           944                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            66                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7320530                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           243                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21973063                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5593989                       # Number of instructions committed
system.cpu.committedOps                       8765521                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               8502794                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 472229                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      176130                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       424480                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      8502794                       # number of integer instructions
system.cpu.num_fp_insts                        472229                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            18733036                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7247919                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               573923                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              370202                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              3420034                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3173527                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2598728                       # number of memory refs
system.cpu.num_load_insts                     1906573                       # Number of load instructions
system.cpu.num_store_insts                     692155                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   21973063                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            679783                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 36830      0.42%      0.42% # Class of executed instruction
system.cpu.op_class::IntAlu                   5855316     66.80%     67.22% # Class of executed instruction
system.cpu.op_class::IntMult                     1993      0.02%     67.24% # Class of executed instruction
system.cpu.op_class::IntDiv                     52014      0.59%     67.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                   43120      0.49%     68.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                    6144      0.07%     68.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                   32768      0.37%     68.77% # Class of executed instruction
system.cpu.op_class::FloatMult                   2048      0.02%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                   4096      0.05%     68.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6172      0.07%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                    17570      0.20%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12782      0.15%     69.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15034      0.17%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdShift                   1034      0.01%     69.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               38912      0.44%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                2048      0.02%     69.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2048      0.02%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              36864      0.42%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::MemRead                  1756829     20.04%     90.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  641760      7.32%     97.72% # Class of executed instruction
system.cpu.op_class::FloatMemRead              149744      1.71%     99.43% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              50395      0.57%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8765521                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1990.509837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2598767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            200.382990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1990.509837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.971929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1912                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5210503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5210503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1896002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1896002                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       689796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         689796                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2585798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2585798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2585798                       # number of overall hits
system.cpu.dcache.overall_hits::total         2585798                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10605                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2364                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12969                       # number of overall misses
system.cpu.dcache.overall_misses::total         12969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    764767000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    764767000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    172537000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    172537000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    937304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    937304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    937304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    937304000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005562                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003415                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003415                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004990                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004990                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004990                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004990                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72113.814239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72113.814239                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72985.194585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72985.194585                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72272.650166                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72272.650166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72272.650166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72272.650166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2303                       # number of writebacks
system.cpu.dcache.writebacks::total              2303                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10605                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12969                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    754162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    754162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    170173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    170173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    924335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    924335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    924335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    924335000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004990                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004990                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004990                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004990                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71113.814239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71113.814239                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71985.194585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71985.194585                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71272.650166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71272.650166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71272.650166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71272.650166                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10921                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.318078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7320530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1669                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4386.177352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   998.318078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.487460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          811                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14642729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14642729                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7318861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7318861                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7318861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7318861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7318861                       # number of overall hits
system.cpu.icache.overall_hits::total         7318861                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1669                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1669                       # number of overall misses
system.cpu.icache.overall_misses::total          1669                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    144594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144594000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    144594000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144594000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    144594000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144594000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7320530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7320530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7320530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7320530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7320530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7320530                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86635.110845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86635.110845                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86635.110845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86635.110845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86635.110845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86635.110845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          327                       # number of writebacks
system.cpu.icache.writebacks::total               327                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1669                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1669                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    142925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    142925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    142925000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142925000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85635.110845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85635.110845                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85635.110845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85635.110845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85635.110845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85635.110845                       # average overall mshr miss latency
system.cpu.icache.replacements                    327                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8185.868871                       # Cycle average of tags in use
system.l2.tags.total_refs                       25754                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.235590                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       49.768429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1077.811378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7058.289064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.065784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.430804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.499626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.618347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     63288                       # Number of tag accesses
system.l2.tags.data_accesses                    63288                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2303                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          327                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              327                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   521                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2650                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3171                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3227                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   56                       # number of overall hits
system.l2.overall_hits::cpu.data                 3171                       # number of overall hits
system.l2.overall_hits::total                    3227                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1843                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1613                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         7955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7955                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1613                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                9798                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11411                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1613                       # number of overall misses
system.l2.overall_misses::cpu.data               9798                       # number of overall misses
system.l2.overall_misses::total                 11411                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    161156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     161156000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    139830500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139830500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    710423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    710423000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     139830500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     871579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1011409500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    139830500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    871579000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1011409500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          327                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        10605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1669                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             12969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14638                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1669                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            12969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14638                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.779611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779611                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.966447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966447                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.750118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.750118                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.966447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.755494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779546                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.966447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.755494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779546                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87442.213782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87442.213782                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86689.708617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86689.708617                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89305.216845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89305.216845                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86689.708617                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88954.786691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88634.606958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86689.708617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88954.786691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88634.606958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  673                       # number of writebacks
system.l2.writebacks::total                       673                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1843                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1613                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         7955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7955                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           9798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          9798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11411                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    142726000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142726000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    123700500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123700500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    630873000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    630873000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    123700500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    773599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    897299500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    123700500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    773599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    897299500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.779611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.779611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.966447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.750118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.750118                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.966447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.755494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779546                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.966447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.755494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.779546                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77442.213782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77442.213782                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76689.708617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76689.708617                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79305.216845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79305.216845                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76689.708617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78954.786691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78634.606958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76689.708617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78954.786691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78634.606958                       # average overall mshr miss latency
system.l2.replacements                           1389                       # number of replacements
system.membus.snoop_filter.tot_requests         12625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          673                       # Transaction distribution
system.membus.trans_dist::CleanEvict              541                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1843                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1843                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        24036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       773376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       773376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  773376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11411                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15331000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61363250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        25886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        11248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            305                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10986531500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        36859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       977408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1105152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1389                       # Total snoops (count)
system.tol2bus.snoopTraffic                     43072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019155                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137075                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15720     98.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    307      1.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16027                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15573000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2503500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19453500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
