 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Thu Jun 23 21:05:35 2016
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U64/Q (AO21X1)                             0.19      58.53 r
  mult_21/FS_1/U60/Q (AO21X1)                             0.17      58.69 r
  mult_21/FS_1/U56/Q (AO21X1)                             0.17      58.86 r
  mult_21/FS_1/U52/Q (AO21X1)                             0.19      59.05 r
  mult_21/FS_1/U51/Q (OR2X1)                              0.17      59.22 r
  mult_21/FS_1/U43/Q (AO22X1)                             0.17      59.39 r
  mult_21/FS_1/U42/Q (XOR3X1)                             0.17      59.56 r
  mult_21/FS_1/SUM[61] (VerilogMultiplier_DW01_add_0)     0.00      59.56 r
  mult_21/PRODUCT[63] (VerilogMultiplier_DW02_mult_0)     0.00      59.56 r
  P_reg_reg[63]/D (DFFARX1)                               0.27      59.83 r
  data arrival time                                                 59.83

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[63]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -59.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U64/Q (AO21X1)                             0.19      58.53 r
  mult_21/FS_1/U60/Q (AO21X1)                             0.17      58.69 r
  mult_21/FS_1/U56/Q (AO21X1)                             0.17      58.86 r
  mult_21/FS_1/U52/Q (AO21X1)                             0.19      59.05 r
  mult_21/FS_1/U5/Q (XOR3X2)                              0.21      59.27 r
  mult_21/FS_1/SUM[60] (VerilogMultiplier_DW01_add_0)     0.00      59.27 r
  mult_21/PRODUCT[62] (VerilogMultiplier_DW02_mult_0)     0.00      59.27 r
  P_reg_reg[62]/D (DFFARX1)                               0.27      59.54 r
  data arrival time                                                 59.54

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[62]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -59.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U64/Q (AO21X1)                             0.19      58.53 r
  mult_21/FS_1/U60/Q (AO21X1)                             0.17      58.69 r
  mult_21/FS_1/U56/Q (AO21X1)                             0.17      58.86 r
  mult_21/FS_1/U24/Q (XOR2X1)                             0.20      59.06 r
  mult_21/FS_1/SUM[59] (VerilogMultiplier_DW01_add_0)     0.00      59.06 r
  mult_21/PRODUCT[61] (VerilogMultiplier_DW02_mult_0)     0.00      59.06 r
  P_reg_reg[61]/D (DFFARX1)                               0.27      59.33 r
  data arrival time                                                 59.33

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[61]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -59.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U64/Q (AO21X1)                             0.19      58.53 r
  mult_21/FS_1/U14/Q (AO21X1)                             0.17      58.70 r
  mult_21/FS_1/U25/Q (XOR2X1)                             0.18      58.88 r
  mult_21/FS_1/SUM[58] (VerilogMultiplier_DW01_add_0)     0.00      58.88 r
  mult_21/PRODUCT[60] (VerilogMultiplier_DW02_mult_0)     0.00      58.88 r
  P_reg_reg[60]/D (DFFARX1)                               0.27      59.15 r
  data arrival time                                                 59.15

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[60]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -59.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U64/Q (AO21X1)                             0.19      58.53 r
  mult_21/FS_1/U4/Q (XOR2X2)                              0.21      58.73 r
  mult_21/FS_1/SUM[57] (VerilogMultiplier_DW01_add_0)     0.00      58.73 r
  mult_21/PRODUCT[59] (VerilogMultiplier_DW02_mult_0)     0.00      58.73 r
  P_reg_reg[59]/D (DFFARX1)                               0.27      59.01 r
  data arrival time                                                 59.01

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[59]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -59.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U68/Q (AO21X1)                             0.18      58.34 r
  mult_21/FS_1/U3/Q (XOR2X2)                              0.20      58.54 r
  mult_21/FS_1/SUM[56] (VerilogMultiplier_DW01_add_0)     0.00      58.54 r
  mult_21/PRODUCT[58] (VerilogMultiplier_DW02_mult_0)     0.00      58.54 r
  P_reg_reg[58]/D (DFFARX1)                               0.27      58.81 r
  data arrival time                                                 58.81

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[58]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -58.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U72/Q (AO21X1)                             0.18      58.16 r
  mult_21/FS_1/U2/Q (XOR2X2)                              0.20      58.36 r
  mult_21/FS_1/SUM[55] (VerilogMultiplier_DW01_add_0)     0.00      58.36 r
  mult_21/PRODUCT[57] (VerilogMultiplier_DW02_mult_0)     0.00      58.36 r
  P_reg_reg[57]/D (DFFARX1)                               0.27      58.63 r
  data arrival time                                                 58.63

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[57]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -58.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U81/Q (AO21X1)                             0.17      57.80 r
  mult_21/FS_1/U76/Q (AO21X1)                             0.17      57.98 r
  mult_21/FS_1/U11/Q (XOR2X1)                             0.20      58.17 r
  mult_21/FS_1/SUM[54] (VerilogMultiplier_DW01_add_0)     0.00      58.17 r
  mult_21/PRODUCT[56] (VerilogMultiplier_DW02_mult_0)     0.00      58.17 r
  P_reg_reg[56]/D (DFFARX1)                               0.27      58.44 r
  data arrival time                                                 58.44

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[56]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -58.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U10/Z (NBUFFX4)                            0.19      57.82 r
  mult_21/FS_1/U9/Q (XOR2X1)                              0.18      58.00 r
  mult_21/FS_1/SUM[52] (VerilogMultiplier_DW01_add_0)     0.00      58.00 r
  mult_21/PRODUCT[54] (VerilogMultiplier_DW02_mult_0)     0.00      58.00 r
  P_reg_reg[54]/D (DFFARX1)                               0.27      58.27 r
  data arrival time                                                 58.27

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[54]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -58.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U87/Q (OA21X1)                             0.18      57.41 f
  mult_21/FS_1/U85/QN (OAI21X1)                           0.22      57.63 r
  mult_21/FS_1/U13/Q (AO21X1)                             0.18      57.81 r
  mult_21/FS_1/U77/Q (XOR2X1)                             0.18      57.99 r
  mult_21/FS_1/SUM[53] (VerilogMultiplier_DW01_add_0)     0.00      57.99 r
  mult_21/PRODUCT[55] (VerilogMultiplier_DW02_mult_0)     0.00      57.99 r
  P_reg_reg[55]/D (DFFARX1)                               0.27      58.27 r
  data arrival time                                                 58.27

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[55]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -58.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U12/Q (OA21X1)                             0.19      57.42 f
  mult_21/FS_1/U86/Q (XOR2X1)                             0.18      57.61 r
  mult_21/FS_1/SUM[51] (VerilogMultiplier_DW01_add_0)     0.00      57.61 r
  mult_21/PRODUCT[53] (VerilogMultiplier_DW02_mult_0)     0.00      57.61 r
  P_reg_reg[53]/D (DFFARX1)                               0.27      57.88 r
  data arrival time                                                 57.88

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[53]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U92/Q (OA21X1)                             0.19      57.23 f
  mult_21/FS_1/U91/Q (XOR2X1)                             0.20      57.44 r
  mult_21/FS_1/SUM[50] (VerilogMultiplier_DW01_add_0)     0.00      57.44 r
  mult_21/PRODUCT[52] (VerilogMultiplier_DW02_mult_0)     0.00      57.44 r
  P_reg_reg[52]/D (DFFARX1)                               0.27      57.71 r
  data arrival time                                                 57.71

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[52]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U97/Q (OA21X1)                             0.18      57.04 f
  mult_21/FS_1/U96/Q (XOR2X1)                             0.20      57.24 r
  mult_21/FS_1/SUM[49] (VerilogMultiplier_DW01_add_0)     0.00      57.24 r
  mult_21/PRODUCT[51] (VerilogMultiplier_DW02_mult_0)     0.00      57.24 r
  P_reg_reg[51]/D (DFFARX1)                               0.27      57.51 r
  data arrival time                                                 57.51

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[51]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.51
  --------------------------------------------------------------------------
  slack (MET)                                                        2.32


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U6/Q (AND2X4)                              0.22      56.04 f
  mult_21/FS_1/U153/Q (OA21X1)                            0.19      56.24 f
  mult_21/FS_1/U130/Q (OA21X1)                            0.18      56.42 f
  mult_21/FS_1/U125/Q (OA21X1)                            0.19      56.61 f
  mult_21/FS_1/U120/Q (OA21X1)                            0.19      56.80 f
  mult_21/FS_1/U112/Q (OA21X1)                            0.18      56.97 f
  mult_21/FS_1/U111/Q (XOR2X1)                            0.18      57.16 r
  mult_21/FS_1/SUM[47] (VerilogMultiplier_DW01_add_0)     0.00      57.16 r
  mult_21/PRODUCT[49] (VerilogMultiplier_DW02_mult_0)     0.00      57.16 r
  P_reg_reg[49]/D (DFFARX1)                               0.27      57.43 r
  data arrival time                                                 57.43

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[49]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.43
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U107/Q (OA221X1)                           0.21      56.03 f
  mult_21/FS_1/U106/Q (OA21X1)                            0.17      56.19 f
  mult_21/FS_1/U105/Q (OA21X1)                            0.16      56.36 f
  mult_21/FS_1/U104/Q (OA21X1)                            0.16      56.52 f
  mult_21/FS_1/U103/Q (OA21X1)                            0.16      56.69 f
  mult_21/FS_1/U102/Q (OA21X1)                            0.18      56.86 f
  mult_21/FS_1/U101/Q (XOR2X1)                            0.20      57.06 r
  mult_21/FS_1/SUM[48] (VerilogMultiplier_DW01_add_0)     0.00      57.06 r
  mult_21/PRODUCT[50] (VerilogMultiplier_DW02_mult_0)     0.00      57.06 r
  P_reg_reg[50]/D (DFFARX1)                               0.27      57.33 r
  data arrival time                                                 57.33

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[50]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.51


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U6/Q (AND2X4)                              0.22      56.04 f
  mult_21/FS_1/U153/Q (OA21X1)                            0.19      56.24 f
  mult_21/FS_1/U130/Q (OA21X1)                            0.18      56.42 f
  mult_21/FS_1/U125/Q (OA21X1)                            0.19      56.61 f
  mult_21/FS_1/U120/Q (OA21X1)                            0.19      56.80 f
  mult_21/FS_1/U116/Q (XNOR2X1)                           0.24      57.04 r
  mult_21/FS_1/SUM[46] (VerilogMultiplier_DW01_add_0)     0.00      57.04 r
  mult_21/PRODUCT[48] (VerilogMultiplier_DW02_mult_0)     0.00      57.04 r
  P_reg_reg[48]/D (DFFARX1)                               0.27      57.31 r
  data arrival time                                                 57.31

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[48]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.52


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U6/Q (AND2X4)                              0.22      56.04 f
  mult_21/FS_1/U153/Q (OA21X1)                            0.19      56.24 f
  mult_21/FS_1/U148/Q (OA21X1)                            0.19      56.43 f
  mult_21/FS_1/U143/Q (OA21X1)                            0.19      56.62 f
  mult_21/FS_1/U135/Q (OA21X1)                            0.18      56.79 f
  mult_21/FS_1/U134/Q (XOR2X1)                            0.18      56.98 r
  mult_21/FS_1/SUM[43] (VerilogMultiplier_DW01_add_0)     0.00      56.98 r
  mult_21/PRODUCT[45] (VerilogMultiplier_DW02_mult_0)     0.00      56.98 r
  P_reg_reg[45]/D (DFFARX1)                               0.27      57.25 r
  data arrival time                                                 57.25

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[45]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U153/Q (OA21X1)                            0.18      56.24 r
  mult_21/FS_1/U148/Q (OA21X1)                            0.19      56.43 r
  mult_21/FS_1/U143/Q (OA21X1)                            0.18      56.61 r
  mult_21/FS_1/U139/Q (XNOR2X1)                           0.25      56.86 r
  mult_21/FS_1/SUM[42] (VerilogMultiplier_DW01_add_0)     0.00      56.86 r
  mult_21/PRODUCT[44] (VerilogMultiplier_DW02_mult_0)     0.00      56.86 r
  P_reg_reg[44]/D (DFFARX1)                               0.27      57.13 r
  data arrival time                                                 57.13

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[44]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.70


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U6/Q (AND2X4)                              0.22      56.04 f
  mult_21/FS_1/U153/Q (OA21X1)                            0.19      56.24 f
  mult_21/FS_1/U130/Q (OA21X1)                            0.18      56.42 f
  mult_21/FS_1/U125/Q (OA21X1)                            0.19      56.61 f
  mult_21/FS_1/U121/Q (XNOR2X1)                           0.24      56.85 r
  mult_21/FS_1/SUM[45] (VerilogMultiplier_DW01_add_0)     0.00      56.85 r
  mult_21/PRODUCT[47] (VerilogMultiplier_DW02_mult_0)     0.00      56.85 r
  P_reg_reg[47]/D (DFFARX1)                               0.27      57.12 r
  data arrival time                                                 57.12

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[47]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U172/Q (OA21X1)                            0.19      56.25 r
  mult_21/FS_1/U167/Q (OA21X1)                            0.18      56.44 r
  mult_21/FS_1/U159/Q (OA21X1)                            0.16      56.60 r
  mult_21/FS_1/U158/Q (XOR2X1)                            0.18      56.79 r
  mult_21/FS_1/SUM[39] (VerilogMultiplier_DW01_add_0)     0.00      56.79 r
  mult_21/PRODUCT[41] (VerilogMultiplier_DW02_mult_0)     0.00      56.79 r
  P_reg_reg[41]/D (DFFARX1)                               0.27      57.06 r
  data arrival time                                                 57.06

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[41]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -57.06
  --------------------------------------------------------------------------
  slack (MET)                                                        2.78


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U172/Q (OA21X1)                            0.19      56.25 r
  mult_21/FS_1/U167/Q (OA21X1)                            0.18      56.44 r
  mult_21/FS_1/U163/Q (XNOR2X1)                           0.25      56.68 r
  mult_21/FS_1/SUM[38] (VerilogMultiplier_DW01_add_0)     0.00      56.68 r
  mult_21/PRODUCT[40] (VerilogMultiplier_DW02_mult_0)     0.00      56.68 r
  P_reg_reg[40]/D (DFFARX1)                               0.27      56.96 r
  data arrival time                                                 56.96

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[40]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.96
  --------------------------------------------------------------------------
  slack (MET)                                                        2.88


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U153/Q (OA21X1)                            0.18      56.24 r
  mult_21/FS_1/U148/Q (OA21X1)                            0.19      56.43 r
  mult_21/FS_1/U144/Q (XNOR2X1)                           0.25      56.68 r
  mult_21/FS_1/SUM[41] (VerilogMultiplier_DW01_add_0)     0.00      56.68 r
  mult_21/PRODUCT[43] (VerilogMultiplier_DW02_mult_0)     0.00      56.68 r
  P_reg_reg[43]/D (DFFARX1)                               0.27      56.95 r
  data arrival time                                                 56.95

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[43]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.95
  --------------------------------------------------------------------------
  slack (MET)                                                        2.89


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.83      54.96 r
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.96 r
  mult_21/FS_1/U203/QN (NOR2X0)                           0.53      55.50 f
  mult_21/FS_1/U47/QN (OAI21X1)                           0.22      55.72 r
  mult_21/FS_1/U177/QN (NAND4X0)                          0.10      55.82 f
  mult_21/FS_1/U6/Q (AND2X4)                              0.22      56.04 f
  mult_21/FS_1/U153/Q (OA21X1)                            0.19      56.24 f
  mult_21/FS_1/U130/Q (OA21X1)                            0.18      56.42 f
  mult_21/FS_1/U126/Q (XNOR2X1)                           0.24      56.67 r
  mult_21/FS_1/SUM[44] (VerilogMultiplier_DW01_add_0)     0.00      56.67 r
  mult_21/PRODUCT[46] (VerilogMultiplier_DW02_mult_0)     0.00      56.67 r
  P_reg_reg[46]/D (DFFARX1)                               0.27      56.94 r
  data arrival time                                                 56.94

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[46]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.94
  --------------------------------------------------------------------------
  slack (MET)                                                        2.90


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U172/Q (OA21X1)                            0.19      56.25 r
  mult_21/FS_1/U168/Q (XNOR2X1)                           0.25      56.50 r
  mult_21/FS_1/SUM[37] (VerilogMultiplier_DW01_add_0)     0.00      56.50 r
  mult_21/PRODUCT[39] (VerilogMultiplier_DW02_mult_0)     0.00      56.50 r
  P_reg_reg[39]/D (DFFARX1)                               0.27      56.77 r
  data arrival time                                                 56.77

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[39]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U153/Q (OA21X1)                            0.18      56.24 r
  mult_21/FS_1/U149/Q (XNOR2X1)                           0.25      56.49 r
  mult_21/FS_1/SUM[40] (VerilogMultiplier_DW01_add_0)     0.00      56.49 r
  mult_21/PRODUCT[42] (VerilogMultiplier_DW02_mult_0)     0.00      56.49 r
  P_reg_reg[42]/D (DFFARX1)                               0.27      56.76 r
  data arrival time                                                 56.76

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[42]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.76
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U197/Q (OA21X1)                            0.19      55.73 r
  mult_21/FS_1/U193/Q (OA21X1)                            0.19      55.92 r
  mult_21/FS_1/U188/Q (OA21X1)                            0.17      56.09 r
  mult_21/FS_1/U183/Q (OA21X1)                            0.16      56.25 r
  mult_21/FS_1/U182/Q (XOR2X1)                            0.18      56.44 r
  mult_21/FS_1/SUM[35] (VerilogMultiplier_DW01_add_0)     0.00      56.44 r
  mult_21/PRODUCT[37] (VerilogMultiplier_DW02_mult_0)     0.00      56.44 r
  P_reg_reg[37]/D (DFFARX1)                               0.27      56.71 r
  data arrival time                                                 56.71

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[37]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.71
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U47/QN (OAI21X1)                           0.20      55.75 f
  mult_21/FS_1/U177/QN (NAND4X0)                          0.11      55.86 r
  mult_21/FS_1/U6/Q (AND2X4)                              0.21      56.06 r
  mult_21/FS_1/U173/Q (XNOR2X1)                           0.25      56.32 r
  mult_21/FS_1/SUM[36] (VerilogMultiplier_DW01_add_0)     0.00      56.32 r
  mult_21/PRODUCT[38] (VerilogMultiplier_DW02_mult_0)     0.00      56.32 r
  P_reg_reg[38]/D (DFFARX1)                               0.27      56.59 r
  data arrival time                                                 56.59

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[38]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.25


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U197/Q (OA21X1)                            0.19      55.73 r
  mult_21/FS_1/U193/Q (OA21X1)                            0.19      55.92 r
  mult_21/FS_1/U188/Q (OA21X1)                            0.17      56.09 r
  mult_21/FS_1/U187/Q (XOR2X1)                            0.20      56.29 r
  mult_21/FS_1/SUM[34] (VerilogMultiplier_DW01_add_0)     0.00      56.29 r
  mult_21/PRODUCT[36] (VerilogMultiplier_DW02_mult_0)     0.00      56.29 r
  P_reg_reg[36]/D (DFFARX1)                               0.27      56.56 r
  data arrival time                                                 56.56

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[36]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.28


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U197/Q (OA21X1)                            0.19      55.73 r
  mult_21/FS_1/U193/Q (OA21X1)                            0.19      55.92 r
  mult_21/FS_1/U192/Q (XOR2X1)                            0.20      56.12 r
  mult_21/FS_1/SUM[33] (VerilogMultiplier_DW01_add_0)     0.00      56.12 r
  mult_21/PRODUCT[35] (VerilogMultiplier_DW02_mult_0)     0.00      56.12 r
  P_reg_reg[35]/D (DFFARX1)                               0.27      56.39 r
  data arrival time                                                 56.39

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[35]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.45


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U197/Q (OA21X1)                            0.19      55.73 r
  mult_21/FS_1/U41/Q (XOR2X1)                             0.20      55.93 r
  mult_21/FS_1/SUM[32] (VerilogMultiplier_DW01_add_0)     0.00      55.93 r
  mult_21/PRODUCT[34] (VerilogMultiplier_DW02_mult_0)     0.00      55.93 r
  P_reg_reg[34]/D (DFFARX1)                               0.27      56.20 r
  data arrival time                                                 56.20

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[34]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.20
  --------------------------------------------------------------------------
  slack (MET)                                                        3.63


  Startpoint: B_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[13]/CLK (DFFARX1)                             0.00       0.00 r
  B_reg_reg[13]/Q (DFFARX1)                               0.30       0.30 r
  mult_21/B[13] (VerilogMultiplier_DW02_mult_0)           0.00       0.30 r
  mult_21/U3392/ZN (INVX0)                                0.39       0.68 f
  mult_21/U3407/Z (DELLN1X2)                              0.75       1.43 f
  mult_21/U4079/QN (NOR2X0)                               1.22       2.65 r
  mult_21/U303/Q (AND2X1)                                 0.49       3.14 r
  mult_21/U623/QN (NAND2X0)                               0.44       3.58 f
  mult_21/U624/QN (NAND3X1)                               0.49       4.07 r
  mult_21/S2_3_13/S (FADDX1)                              2.25       6.32 f
  mult_21/U2412/Q (XOR2X1)                                0.92       7.24 f
  mult_21/U2413/Q (XOR2X2)                                0.77       8.01 f
  mult_21/S2_5_11/CO (FADDX2)                             1.59       9.60 f
  mult_21/S2_6_11/CO (FADDX1)                             2.23      11.82 f
  mult_21/S2_7_11/S (FADDX1)                              2.25      14.08 f
  mult_21/S2_8_10/S (FADDX1)                              1.62      15.69 f
  mult_21/U603/Q (XOR2X1)                                 1.00      16.69 f
  mult_21/U599/QN (NAND2X0)                               0.39      17.08 r
  mult_21/U602/QN (NAND3X1)                               0.47      17.55 f
  mult_21/U1067/Q (XOR2X1)                                0.75      18.30 f
  mult_21/U1068/Q (XOR2X2)                                0.77      19.07 f
  mult_21/U2906/QN (NAND2X0)                              0.44      19.51 r
  mult_21/U2907/QN (NAND3X1)                              0.44      19.95 f
  mult_21/S2_13_7/CO (FADDX1)                             2.21      22.16 f
  mult_21/U1972/QN (NAND2X0)                              0.45      22.61 r
  mult_21/U1973/QN (NAND3X1)                              0.43      23.03 f
  mult_21/U1976/QN (NAND2X0)                              0.41      23.45 r
  mult_21/U1978/QN (NAND3X1)                              0.48      23.93 f
  mult_21/S2_16_7/CO (FADDX1)                             2.22      26.15 f
  mult_21/S2_17_7/S (FADDX1)                              2.25      28.40 f
  mult_21/U2838/QN (NAND2X0)                              0.45      28.85 r
  mult_21/U2839/QN (NAND3X1)                              0.43      29.28 f
  mult_21/U622/Q (XNOR2X1)                                0.93      30.21 r
  mult_21/U621/Q (XNOR2X2)                                0.66      30.86 r
  mult_21/S2_20_5/CO (FADDX1)                             2.02      32.88 r
  mult_21/S2_21_5/S (FADDX1)                              2.25      35.13 f
  mult_21/S2_22_4/CO (FADDX2)                             1.59      36.72 f
  mult_21/S2_23_4/CO (FADDX1)                             2.23      38.95 f
  mult_21/S2_24_4/S (FADDX1)                              2.25      41.20 f
  mult_21/U526/Q (XOR2X1)                                 0.92      42.12 f
  mult_21/U1112/Q (XNOR2X2)                               0.63      42.75 f
  mult_21/S2_26_2/CO (FADDX2)                             1.59      44.34 f
  mult_21/S2_27_2/CO (FADDX1)                             2.23      46.56 f
  mult_21/S2_28_2/S (FADDX1)                              2.25      48.81 f
  mult_21/U997/QN (NAND2X0)                               0.45      49.26 r
  mult_21/U998/QN (NAND3X1)                               0.44      49.70 f
  mult_21/S2_30_1/CO (FADDX2)                             2.23      51.92 f
  mult_21/S4_1/CO (FADDX1)                                2.21      54.13 f
  mult_21/U2211/Q (XOR2X2)                                0.86      54.99 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00      54.99 f
  mult_21/FS_1/U203/QN (NOR2X0)                           0.55      55.55 r
  mult_21/FS_1/U202/QN (NOR2X0)                           0.12      55.67 f
  mult_21/FS_1/U201/Q (XNOR2X1)                           0.25      55.92 r
  mult_21/FS_1/SUM[31] (VerilogMultiplier_DW01_add_0)     0.00      55.92 r
  mult_21/PRODUCT[33] (VerilogMultiplier_DW02_mult_0)     0.00      55.92 r
  P_reg_reg[33]/D (DFFARX1)                               0.27      56.19 r
  data arrival time                                                 56.19

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[33]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -56.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.64


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  VerilogMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/CO (FADDX1)                             2.23      47.89 f
  mult_21/S1_28_0/CO (FADDX1)                             2.23      50.12 f
  mult_21/S1_29_0/CO (FADDX1)                             2.22      52.34 f
  mult_21/U1873/QN (NAND2X0)                              0.45      52.79 r
  mult_21/U3171/QN (NAND3X1)                              0.47      53.26 f
  mult_21/U1884/Q (XOR3X1)                                0.91      54.17 f
  mult_21/U3150/QN (NAND2X0)                              0.42      54.59 r
  mult_21/U3152/QN (NAND3X1)                              0.46      55.06 f
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00      55.06 f
  mult_21/FS_1/U206/QN (NAND2X0)                          0.45      55.50 r
  mult_21/FS_1/U205/Q (OA21X1)                            0.16      55.66 r
  mult_21/FS_1/SUM[30] (VerilogMultiplier_DW01_add_0)     0.00      55.66 r
  mult_21/PRODUCT[32] (VerilogMultiplier_DW02_mult_0)     0.00      55.66 r
  P_reg_reg[32]/D (DFFARX1)                               0.27      55.93 r
  data arrival time                                                 55.93

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[32]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -55.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.90


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/CO (FADDX1)                             2.23      47.89 f
  mult_21/S1_28_0/CO (FADDX1)                             2.23      50.12 f
  mult_21/S1_29_0/CO (FADDX1)                             2.22      52.34 f
  mult_21/U1873/QN (NAND2X0)                              0.45      52.79 r
  mult_21/U3171/QN (NAND3X1)                              0.47      53.26 f
  mult_21/U1884/Q (XOR3X1)                                0.91      54.17 f
  mult_21/U3144/Q (XOR2X1)                                0.90      55.07 r
  mult_21/FS_1/A[29] (VerilogMultiplier_DW01_add_0)       0.00      55.07 r
  mult_21/FS_1/SUM[29] (VerilogMultiplier_DW01_add_0)     0.00      55.07 r
  mult_21/PRODUCT[31] (VerilogMultiplier_DW02_mult_0)     0.00      55.07 r
  P_reg_reg[31]/D (DFFARX1)                               0.27      55.34 r
  data arrival time                                                 55.34

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[31]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -55.34
  --------------------------------------------------------------------------
  slack (MET)                                                        4.50


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/CO (FADDX1)                             2.23      47.89 f
  mult_21/S1_28_0/CO (FADDX1)                             2.23      50.12 f
  mult_21/S1_29_0/CO (FADDX1)                             2.22      52.34 f
  mult_21/U1868/Q (XOR3X1)                                0.97      53.31 r
  mult_21/FS_1/A[28] (VerilogMultiplier_DW01_add_0)       0.00      53.31 r
  mult_21/FS_1/SUM[28] (VerilogMultiplier_DW01_add_0)     0.00      53.31 r
  mult_21/PRODUCT[30] (VerilogMultiplier_DW02_mult_0)     0.00      53.31 r
  P_reg_reg[30]/D (DFFARX1)                               0.27      53.58 r
  data arrival time                                                 53.58

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[30]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -53.58
  --------------------------------------------------------------------------
  slack (MET)                                                        6.26


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/CO (FADDX1)                             2.23      47.89 f
  mult_21/S1_28_0/CO (FADDX1)                             2.23      50.12 f
  mult_21/S1_29_0/S (FADDX1)                              2.23      52.35 f
  mult_21/FS_1/A[27] (VerilogMultiplier_DW01_add_0)       0.00      52.35 f
  mult_21/FS_1/SUM[27] (VerilogMultiplier_DW01_add_0)     0.00      52.35 f
  mult_21/PRODUCT[29] (VerilogMultiplier_DW02_mult_0)     0.00      52.35 f
  P_reg_reg[29]/D (DFFARX1)                               0.27      52.62 f
  data arrival time                                                 52.62

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[29]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -52.62
  --------------------------------------------------------------------------
  slack (MET)                                                        7.26


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/CO (FADDX1)                             2.23      47.89 f
  mult_21/S1_28_0/S (FADDX1)                              2.23      50.12 f
  mult_21/FS_1/A[26] (VerilogMultiplier_DW01_add_0)       0.00      50.12 f
  mult_21/FS_1/SUM[26] (VerilogMultiplier_DW01_add_0)     0.00      50.12 f
  mult_21/PRODUCT[28] (VerilogMultiplier_DW02_mult_0)     0.00      50.12 f
  P_reg_reg[28]/D (DFFARX1)                               0.27      50.39 f
  data arrival time                                                 50.39

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[28]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -50.39
  --------------------------------------------------------------------------
  slack (MET)                                                        9.49


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/CO (FADDX1)                             2.23      45.66 f
  mult_21/S1_27_0/S (FADDX1)                              2.23      47.89 f
  mult_21/FS_1/A[25] (VerilogMultiplier_DW01_add_0)       0.00      47.89 f
  mult_21/FS_1/SUM[25] (VerilogMultiplier_DW01_add_0)     0.00      47.89 f
  mult_21/PRODUCT[27] (VerilogMultiplier_DW02_mult_0)     0.00      47.89 f
  P_reg_reg[27]/D (DFFARX1)                               0.27      48.16 f
  data arrival time                                                 48.16

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[27]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -48.16
  --------------------------------------------------------------------------
  slack (MET)                                                       11.72


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/CO (FADDX1)                             2.22      43.43 f
  mult_21/S1_26_0/S (FADDX1)                              2.23      45.66 f
  mult_21/FS_1/A[24] (VerilogMultiplier_DW01_add_0)       0.00      45.66 f
  mult_21/FS_1/SUM[24] (VerilogMultiplier_DW01_add_0)     0.00      45.66 f
  mult_21/PRODUCT[26] (VerilogMultiplier_DW02_mult_0)     0.00      45.66 f
  P_reg_reg[26]/D (DFFARX1)                               0.27      45.93 f
  data arrival time                                                 45.93

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[26]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -45.93
  --------------------------------------------------------------------------
  slack (MET)                                                       13.95


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1333/QN (NAND2X0)                              0.44      40.77 r
  mult_21/U1334/QN (NAND3X1)                              0.44      41.21 f
  mult_21/S1_25_0/S (FADDX1)                              2.23      43.43 f
  mult_21/FS_1/A[23] (VerilogMultiplier_DW01_add_0)       0.00      43.43 f
  mult_21/FS_1/SUM[23] (VerilogMultiplier_DW01_add_0)     0.00      43.43 f
  mult_21/PRODUCT[25] (VerilogMultiplier_DW02_mult_0)     0.00      43.43 f
  P_reg_reg[25]/D (DFFARX1)                               0.27      43.71 f
  data arrival time                                                 43.71

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[25]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -43.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.18


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[1]/Q (DFFARX1)                                0.32       0.32 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.32 r
  mult_21/U3403/ZN (INVX0)                                0.53       0.85 f
  mult_21/U1990/Z (DELLN1X2)                              0.76       1.61 f
  mult_21/U4058/QN (NOR2X0)                               0.83       2.44 r
  mult_21/U608/Q (XOR2X2)                                 0.89       3.32 f
  mult_21/S2_2_3/CO (FADDX1)                              1.59       4.92 f
  mult_21/S2_3_3/S (FADDX1)                               2.25       7.17 f
  mult_21/S2_4_2/CO (FADDX1)                              1.60       8.76 f
  mult_21/S2_5_2/CO (FADDX1)                              2.22      10.99 f
  mult_21/S2_6_2/CO (FADDX1)                              1.59      12.58 f
  mult_21/S2_7_2/CO (FADDX1)                              2.23      14.81 f
  mult_21/S2_8_2/CO (FADDX1)                              2.23      17.04 f
  mult_21/S2_9_2/CO (FADDX1)                              2.23      19.27 f
  mult_21/S2_10_2/CO (FADDX1)                             2.23      21.50 f
  mult_21/S2_11_2/CO (FADDX1)                             2.22      23.72 f
  mult_21/U1815/QN (NAND2X0)                              0.45      24.16 r
  mult_21/U1816/QN (NAND3X1)                              0.44      24.60 f
  mult_21/S2_13_2/CO (FADDX1)                             2.21      26.81 f
  mult_21/U3128/Q (XOR3X1)                                1.00      27.81 f
  mult_21/U3027/QN (NAND2X0)                              0.45      28.26 r
  mult_21/U3028/QN (NAND3X1)                              0.43      28.69 f
  mult_21/S2_16_1/CO (FADDX1)                             2.02      30.71 f
  mult_21/U2494/QN (NAND2X0)                              0.43      31.14 r
  mult_21/U520/QN (NAND3X1)                               0.52      31.66 f
  mult_21/U2500/QN (NAND2X0)                              0.38      32.04 r
  mult_21/U2501/QN (NAND3X1)                              0.44      32.48 f
  mult_21/S2_19_1/CO (FADDX1)                             2.21      34.69 f
  mult_21/U1309/QN (NAND2X0)                              0.46      35.15 r
  mult_21/U517/QN (NAND3X1)                               0.47      35.61 f
  mult_21/U1314/QN (NAND2X0)                              0.38      35.99 r
  mult_21/U1315/QN (NAND3X1)                              0.44      36.43 f
  mult_21/S2_22_1/CO (FADDX1)                             2.21      38.64 f
  mult_21/U2088/Q (XOR2X1)                                0.92      39.56 f
  mult_21/U2089/Q (XOR2X2)                                0.77      40.33 f
  mult_21/U1329/Q (XOR2X1)                                0.92      41.25 f
  mult_21/U1330/Q (XOR2X1)                                0.79      42.03 r
  mult_21/FS_1/A[22] (VerilogMultiplier_DW01_add_0)       0.00      42.03 r
  mult_21/FS_1/SUM[22] (VerilogMultiplier_DW01_add_0)     0.00      42.03 r
  mult_21/PRODUCT[24] (VerilogMultiplier_DW02_mult_0)     0.00      42.03 r
  P_reg_reg[24]/D (DFFARX1)                               0.27      42.30 r
  data arrival time                                                 42.30

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[24]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -42.30
  --------------------------------------------------------------------------
  slack (MET)                                                       17.53


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1806/QN (NAND2X0)                              0.46      34.37 r
  mult_21/U223/QN (NAND3X0)                               0.58      34.95 f
  mult_21/U1809/QN (NAND2X0)                              0.35      35.30 r
  mult_21/U495/QN (NAND3X0)                               0.54      35.84 f
  mult_21/S1_20_0/CO (FADDX1)                             1.59      37.43 f
  mult_21/U1867/QN (NAND2X0)                              0.47      37.89 r
  mult_21/U466/QN (NAND3X0)                               0.58      38.47 f
  mult_21/U3158/QN (NAND2X0)                              0.34      38.82 r
  mult_21/U3160/QN (NAND3X1)                              0.47      39.29 f
  mult_21/U1324/Q (XOR3X1)                                1.12      40.41 r
  mult_21/FS_1/A[21] (VerilogMultiplier_DW01_add_0)       0.00      40.41 r
  mult_21/FS_1/SUM[21] (VerilogMultiplier_DW01_add_0)     0.00      40.41 r
  mult_21/PRODUCT[23] (VerilogMultiplier_DW02_mult_0)     0.00      40.41 r
  P_reg_reg[23]/D (DFFARX1)                               0.27      40.68 r
  data arrival time                                                 40.68

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[23]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -40.68
  --------------------------------------------------------------------------
  slack (MET)                                                       19.15


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1806/QN (NAND2X0)                              0.46      34.37 r
  mult_21/U223/QN (NAND3X0)                               0.58      34.95 f
  mult_21/U1809/QN (NAND2X0)                              0.35      35.30 r
  mult_21/U495/QN (NAND3X0)                               0.54      35.84 f
  mult_21/S1_20_0/CO (FADDX1)                             1.59      37.43 f
  mult_21/U1867/QN (NAND2X0)                              0.47      37.89 r
  mult_21/U832/QN (NAND3X1)                               0.47      38.36 f
  mult_21/U3156/Q (XOR2X1)                                0.82      39.18 r
  mult_21/FS_1/A[20] (VerilogMultiplier_DW01_add_0)       0.00      39.18 r
  mult_21/FS_1/SUM[20] (VerilogMultiplier_DW01_add_0)     0.00      39.18 r
  mult_21/PRODUCT[22] (VerilogMultiplier_DW02_mult_0)     0.00      39.18 r
  P_reg_reg[22]/D (DFFARX1)                               0.27      39.45 r
  data arrival time                                                 39.45

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[22]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -39.45
  --------------------------------------------------------------------------
  slack (MET)                                                       20.39


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1806/QN (NAND2X0)                              0.46      34.37 r
  mult_21/U223/QN (NAND3X0)                               0.58      34.95 f
  mult_21/U1809/QN (NAND2X0)                              0.35      35.30 r
  mult_21/U495/QN (NAND3X0)                               0.54      35.84 f
  mult_21/S1_20_0/CO (FADDX1)                             1.59      37.43 f
  mult_21/U3153/Q (XOR3X1)                                1.12      38.55 r
  mult_21/FS_1/A[19] (VerilogMultiplier_DW01_add_0)       0.00      38.55 r
  mult_21/FS_1/SUM[19] (VerilogMultiplier_DW01_add_0)     0.00      38.55 r
  mult_21/PRODUCT[21] (VerilogMultiplier_DW02_mult_0)     0.00      38.55 r
  P_reg_reg[21]/D (DFFARX1)                               0.27      38.82 r
  data arrival time                                                 38.82

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[21]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -38.82
  --------------------------------------------------------------------------
  slack (MET)                                                       21.01


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1806/QN (NAND2X0)                              0.46      34.37 r
  mult_21/U223/QN (NAND3X0)                               0.58      34.95 f
  mult_21/U1809/QN (NAND2X0)                              0.35      35.30 r
  mult_21/U495/QN (NAND3X0)                               0.54      35.84 f
  mult_21/S1_20_0/S (FADDX1)                              1.59      37.43 f
  mult_21/FS_1/A[18] (VerilogMultiplier_DW01_add_0)       0.00      37.43 f
  mult_21/FS_1/SUM[18] (VerilogMultiplier_DW01_add_0)     0.00      37.43 f
  mult_21/PRODUCT[20] (VerilogMultiplier_DW02_mult_0)     0.00      37.43 f
  P_reg_reg[20]/D (DFFARX1)                               0.27      37.70 f
  data arrival time                                                 37.70

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[20]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -37.70
  --------------------------------------------------------------------------
  slack (MET)                                                       22.18


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1806/QN (NAND2X0)                              0.46      34.37 r
  mult_21/U609/QN (NAND3X1)                               0.47      34.84 f
  mult_21/U1807/Q (XOR2X1)                                0.82      35.65 r
  mult_21/FS_1/A[17] (VerilogMultiplier_DW01_add_0)       0.00      35.65 r
  mult_21/FS_1/SUM[17] (VerilogMultiplier_DW01_add_0)     0.00      35.65 r
  mult_21/PRODUCT[19] (VerilogMultiplier_DW02_mult_0)     0.00      35.65 r
  P_reg_reg[19]/D (DFFARX1)                               0.27      35.93 r
  data arrival time                                                 35.93

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[19]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -35.93
  --------------------------------------------------------------------------
  slack (MET)                                                       23.91


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1337/QN (NAND2X0)                              0.45      33.43 r
  mult_21/U1339/QN (NAND3X1)                              0.47      33.91 f
  mult_21/U1803/Q (XOR3X1)                                1.12      35.03 r
  mult_21/FS_1/A[16] (VerilogMultiplier_DW01_add_0)       0.00      35.03 r
  mult_21/FS_1/SUM[16] (VerilogMultiplier_DW01_add_0)     0.00      35.03 r
  mult_21/PRODUCT[18] (VerilogMultiplier_DW02_mult_0)     0.00      35.03 r
  P_reg_reg[18]/D (DFFARX1)                               0.27      35.30 r
  data arrival time                                                 35.30

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[18]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -35.30
  --------------------------------------------------------------------------
  slack (MET)                                                       24.54


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/CO (FADDX1)                             2.23      32.99 f
  mult_21/U1335/Q (XOR3X1)                                0.97      33.95 r
  mult_21/FS_1/A[15] (VerilogMultiplier_DW01_add_0)       0.00      33.95 r
  mult_21/FS_1/SUM[15] (VerilogMultiplier_DW01_add_0)     0.00      33.95 r
  mult_21/PRODUCT[17] (VerilogMultiplier_DW02_mult_0)     0.00      33.95 r
  P_reg_reg[17]/D (DFFARX1)                               0.27      34.23 r
  data arrival time                                                 34.23

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[17]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -34.23
  --------------------------------------------------------------------------
  slack (MET)                                                       25.61


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U612/QN (NAND2X0)                               0.45      30.20 r
  mult_21/U493/QN (NAND3X0)                               0.56      30.76 f
  mult_21/S1_16_0/S (FADDX1)                              2.23      32.99 f
  mult_21/FS_1/A[14] (VerilogMultiplier_DW01_add_0)       0.00      32.99 f
  mult_21/FS_1/SUM[14] (VerilogMultiplier_DW01_add_0)     0.00      32.99 f
  mult_21/PRODUCT[16] (VerilogMultiplier_DW02_mult_0)     0.00      32.99 f
  P_reg_reg[16]/D (DFFARX1)                               0.27      33.27 f
  data arrival time                                                 33.27

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[16]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -33.27
  --------------------------------------------------------------------------
  slack (MET)                                                       26.62


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/CO (FADDX1)                             2.22      29.75 f
  mult_21/U610/Q (XOR3X1)                                 0.97      30.72 r
  mult_21/FS_1/A[13] (VerilogMultiplier_DW01_add_0)       0.00      30.72 r
  mult_21/FS_1/SUM[13] (VerilogMultiplier_DW01_add_0)     0.00      30.72 r
  mult_21/PRODUCT[15] (VerilogMultiplier_DW02_mult_0)     0.00      30.72 r
  P_reg_reg[15]/D (DFFARX1)                               0.27      30.99 r
  data arrival time                                                 30.99

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[15]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -30.99
  --------------------------------------------------------------------------
  slack (MET)                                                       28.85


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/CO (FADDX1)                             2.23      27.53 f
  mult_21/S1_14_0/S (FADDX1)                              2.23      29.76 f
  mult_21/FS_1/A[12] (VerilogMultiplier_DW01_add_0)       0.00      29.76 f
  mult_21/FS_1/SUM[12] (VerilogMultiplier_DW01_add_0)     0.00      29.76 f
  mult_21/PRODUCT[14] (VerilogMultiplier_DW02_mult_0)     0.00      29.76 f
  P_reg_reg[14]/D (DFFARX1)                               0.27      30.03 f
  data arrival time                                                 30.03

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[14]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -30.03
  --------------------------------------------------------------------------
  slack (MET)                                                       29.85


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/CO (FADDX1)                             2.23      25.30 f
  mult_21/S1_13_0/S (FADDX1)                              2.23      27.53 f
  mult_21/FS_1/A[11] (VerilogMultiplier_DW01_add_0)       0.00      27.53 f
  mult_21/FS_1/SUM[11] (VerilogMultiplier_DW01_add_0)     0.00      27.53 f
  mult_21/PRODUCT[13] (VerilogMultiplier_DW02_mult_0)     0.00      27.53 f
  P_reg_reg[13]/D (DFFARX1)                               0.27      27.80 f
  data arrival time                                                 27.80

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[13]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -27.80
  --------------------------------------------------------------------------
  slack (MET)                                                       32.08


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/CO (FADDX1)                             2.24      23.07 f
  mult_21/S1_12_0/S (FADDX1)                              2.23      25.30 f
  mult_21/FS_1/A[10] (VerilogMultiplier_DW01_add_0)       0.00      25.30 f
  mult_21/FS_1/SUM[10] (VerilogMultiplier_DW01_add_0)     0.00      25.30 f
  mult_21/PRODUCT[12] (VerilogMultiplier_DW02_mult_0)     0.00      25.30 f
  P_reg_reg[12]/D (DFFARX1)                               0.27      25.57 f
  data arrival time                                                 25.57

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[12]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -25.57
  --------------------------------------------------------------------------
  slack (MET)                                                       34.31


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3162/QN (NAND2X1)                              0.71      19.39 r
  mult_21/U3163/QN (NAND3X1)                              0.47      19.86 f
  mult_21/U3167/QN (NAND2X0)                              0.42      20.28 r
  mult_21/U492/QN (NAND3X0)                               0.56      20.83 f
  mult_21/S1_11_0/S (FADDX1)                              2.23      23.07 f
  mult_21/FS_1/A[9] (VerilogMultiplier_DW01_add_0)        0.00      23.07 f
  mult_21/FS_1/SUM[9] (VerilogMultiplier_DW01_add_0)      0.00      23.07 f
  mult_21/PRODUCT[11] (VerilogMultiplier_DW02_mult_0)     0.00      23.07 f
  P_reg_reg[11]/D (DFFARX1)                               0.27      23.34 f
  data arrival time                                                 23.34

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[11]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -23.34
  --------------------------------------------------------------------------
  slack (MET)                                                       36.55


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/CO (FADDX1)                              2.22      18.64 f
  mult_21/U718/Q (XOR2X1)                                 0.93      19.57 f
  mult_21/U3164/Q (XOR2X1)                                0.92      20.49 f
  mult_21/U3165/Q (XOR2X1)                                0.79      21.28 r
  mult_21/FS_1/A[8] (VerilogMultiplier_DW01_add_0)        0.00      21.28 r
  mult_21/FS_1/SUM[8] (VerilogMultiplier_DW01_add_0)      0.00      21.28 r
  mult_21/PRODUCT[10] (VerilogMultiplier_DW02_mult_0)     0.00      21.28 r
  P_reg_reg[10]/D (DFFARX1)                               0.27      21.55 r
  data arrival time                                                 21.55

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[10]/CLK (DFFARX1)                             0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                -21.55
  --------------------------------------------------------------------------
  slack (MET)                                                       38.28


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/CO (FADDX1)                              2.23      14.19 f
  mult_21/S2_7_1/CO (FADDX1)                              2.23      16.43 f
  mult_21/S2_8_1/S (FADDX1)                               2.25      18.68 f
  mult_21/U3161/Q (XOR3X1)                                0.88      19.56 r
  mult_21/FS_1/A[7] (VerilogMultiplier_DW01_add_0)        0.00      19.56 r
  mult_21/FS_1/SUM[7] (VerilogMultiplier_DW01_add_0)      0.00      19.56 r
  mult_21/PRODUCT[9] (VerilogMultiplier_DW02_mult_0)      0.00      19.56 r
  P_reg_reg[9]/D (DFFARX1)                                0.27      19.83 r
  data arrival time                                                 19.83

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[9]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -19.83
  --------------------------------------------------------------------------
  slack (MET)                                                       40.00


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/S (FADDX1)                               2.25      14.22 f
  mult_21/S1_7_0/CO (FADDX1)                              1.60      15.81 f
  mult_21/S1_8_0/S (FADDX1)                               2.23      18.04 f
  mult_21/FS_1/A[6] (VerilogMultiplier_DW01_add_0)        0.00      18.04 f
  mult_21/FS_1/SUM[6] (VerilogMultiplier_DW01_add_0)      0.00      18.04 f
  mult_21/PRODUCT[8] (VerilogMultiplier_DW02_mult_0)      0.00      18.04 f
  P_reg_reg[8]/D (DFFARX1)                                0.27      18.31 f
  data arrival time                                                 18.31

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[8]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -18.31
  --------------------------------------------------------------------------
  slack (MET)                                                       41.57


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  A_reg_reg[0]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3191/ZN (INVX0)                                0.47       0.79 r
  mult_21/U3405/Z (DELLN1X2)                              0.76       1.56 r
  mult_21/U4403/QN (NOR2X0)                               1.26       2.81 f
  mult_21/U3382/Q (XOR2X1)                                0.87       3.68 f
  mult_21/S2_2_1/CO (FADDX1)                              1.59       5.27 f
  mult_21/S2_3_1/CO (FADDX1)                              2.23       7.50 f
  mult_21/S2_4_1/CO (FADDX1)                              2.23       9.73 f
  mult_21/S2_5_1/CO (FADDX1)                              2.23      11.96 f
  mult_21/S2_6_1/S (FADDX1)                               2.25      14.22 f
  mult_21/S1_7_0/S (FADDX1)                               1.59      15.80 f
  mult_21/FS_1/A[5] (VerilogMultiplier_DW01_add_0)        0.00      15.80 f
  mult_21/FS_1/SUM[5] (VerilogMultiplier_DW01_add_0)      0.00      15.80 f
  mult_21/PRODUCT[7] (VerilogMultiplier_DW02_mult_0)      0.00      15.80 f
  P_reg_reg[7]/D (DFFARX1)                                0.27      16.07 f
  data arrival time                                                 16.07

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[7]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -16.07
  --------------------------------------------------------------------------
  slack (MET)                                                       43.81


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3402/ZN (INVX0)                                0.45       0.79 r
  mult_21/U619/Z (DELLN1X2)                               0.74       1.52 r
  mult_21/U4415/QN (NOR2X0)                               1.37       2.90 f
  mult_21/U508/Q (AND2X1)                                 0.49       3.38 f
  mult_21/S1_2_0/CO (FADDX1)                              2.23       5.61 f
  mult_21/S1_3_0/CO (FADDX1)                              2.23       7.84 f
  mult_21/S1_4_0/CO (FADDX1)                              2.23      10.07 f
  mult_21/S1_5_0/CO (FADDX1)                              2.22      12.29 f
  mult_21/U614/Q (XOR3X1)                                 0.97      13.25 r
  mult_21/FS_1/A[4] (VerilogMultiplier_DW01_add_0)        0.00      13.25 r
  mult_21/FS_1/SUM[4] (VerilogMultiplier_DW01_add_0)      0.00      13.25 r
  mult_21/PRODUCT[6] (VerilogMultiplier_DW02_mult_0)      0.00      13.25 r
  P_reg_reg[6]/D (DFFARX1)                                0.27      13.52 r
  data arrival time                                                 13.52

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[6]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.17      59.83
  data required time                                                59.83
  --------------------------------------------------------------------------
  data required time                                                59.83
  data arrival time                                                -13.52
  --------------------------------------------------------------------------
  slack (MET)                                                       46.31


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3402/ZN (INVX0)                                0.45       0.79 r
  mult_21/U619/Z (DELLN1X2)                               0.74       1.52 r
  mult_21/U4415/QN (NOR2X0)                               1.37       2.90 f
  mult_21/U508/Q (AND2X1)                                 0.49       3.38 f
  mult_21/S1_2_0/CO (FADDX1)                              2.23       5.61 f
  mult_21/S1_3_0/CO (FADDX1)                              2.23       7.84 f
  mult_21/S1_4_0/CO (FADDX1)                              2.23      10.07 f
  mult_21/S1_5_0/S (FADDX1)                               2.23      12.30 f
  mult_21/FS_1/A[3] (VerilogMultiplier_DW01_add_0)        0.00      12.30 f
  mult_21/FS_1/SUM[3] (VerilogMultiplier_DW01_add_0)      0.00      12.30 f
  mult_21/PRODUCT[5] (VerilogMultiplier_DW02_mult_0)      0.00      12.30 f
  P_reg_reg[5]/D (DFFARX1)                                0.27      12.57 f
  data arrival time                                                 12.57

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[5]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -12.57
  --------------------------------------------------------------------------
  slack (MET)                                                       47.31


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3402/ZN (INVX0)                                0.45       0.79 r
  mult_21/U619/Z (DELLN1X2)                               0.74       1.52 r
  mult_21/U4415/QN (NOR2X0)                               1.37       2.90 f
  mult_21/U508/Q (AND2X1)                                 0.49       3.38 f
  mult_21/S1_2_0/CO (FADDX1)                              2.23       5.61 f
  mult_21/S1_3_0/CO (FADDX1)                              2.23       7.84 f
  mult_21/S1_4_0/S (FADDX1)                               2.23      10.07 f
  mult_21/FS_1/A[2] (VerilogMultiplier_DW01_add_0)        0.00      10.07 f
  mult_21/FS_1/SUM[2] (VerilogMultiplier_DW01_add_0)      0.00      10.07 f
  mult_21/PRODUCT[4] (VerilogMultiplier_DW02_mult_0)      0.00      10.07 f
  P_reg_reg[4]/D (DFFARX1)                                0.27      10.34 f
  data arrival time                                                 10.34

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[4]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                -10.34
  --------------------------------------------------------------------------
  slack (MET)                                                       49.55


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.33       0.33 f
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.33 f
  mult_21/U3402/ZN (INVX0)                                0.45       0.79 r
  mult_21/U619/Z (DELLN1X2)                               0.74       1.52 r
  mult_21/U4415/QN (NOR2X0)                               1.37       2.90 f
  mult_21/U508/Q (AND2X1)                                 0.49       3.38 f
  mult_21/S1_2_0/CO (FADDX1)                              2.23       5.61 f
  mult_21/S1_3_0/S (FADDX1)                               2.23       7.84 f
  mult_21/FS_1/A[1] (VerilogMultiplier_DW01_add_0)        0.00       7.84 f
  mult_21/FS_1/SUM[1] (VerilogMultiplier_DW01_add_0)      0.00       7.84 f
  mult_21/PRODUCT[3] (VerilogMultiplier_DW02_mult_0)      0.00       7.84 f
  P_reg_reg[3]/D (DFFARX1)                                0.27       8.11 f
  data arrival time                                                  8.11

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[3]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                       51.78


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.30       0.30 r
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.30 r
  mult_21/U3402/ZN (INVX0)                                0.45       0.75 f
  mult_21/U619/Z (DELLN1X2)                               0.76       1.51 f
  mult_21/U4415/QN (NOR2X0)                               1.39       2.90 r
  mult_21/U508/Q (AND2X1)                                 0.50       3.39 r
  mult_21/S1_2_0/S (FADDX1)                               2.23       5.62 f
  mult_21/FS_1/A[0] (VerilogMultiplier_DW01_add_0)        0.00       5.62 f
  mult_21/FS_1/SUM[0] (VerilogMultiplier_DW01_add_0)      0.00       5.62 f
  mult_21/PRODUCT[2] (VerilogMultiplier_DW02_mult_0)      0.00       5.62 f
  P_reg_reg[2]/D (DFFARX1)                                0.27       5.89 f
  data arrival time                                                  5.89

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[2]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.12      59.88
  data required time                                                59.88
  --------------------------------------------------------------------------
  data required time                                                59.88
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       53.99


  Startpoint: B_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[1]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[1]/Q (DFFARX1)                                0.30       0.30 r
  mult_21/B[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.30 r
  mult_21/U3402/ZN (INVX0)                                0.45       0.75 f
  mult_21/U619/Z (DELLN1X2)                               0.76       1.51 f
  mult_21/U4415/QN (NOR2X0)                               1.39       2.90 r
  mult_21/U3380/Q (XOR2X1)                                0.83       3.73 r
  mult_21/PRODUCT[1] (VerilogMultiplier_DW02_mult_0)      0.00       3.73 r
  P_reg_reg[1]/D (DFFARX1)                                0.27       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[1]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.16      59.84
  data required time                                                59.84
  --------------------------------------------------------------------------
  data required time                                                59.84
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       55.83


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht
  VerilogMultiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CLK (DFFARX1)                              0.00       0.00 r
  B_reg_reg[0]/Q (DFFARX1)                                0.31       0.31 r
  mult_21/B[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.31 r
  mult_21/U3400/ZN (INVX0)                                0.50       0.82 f
  mult_21/U3242/Z (NBUFFX2)                               0.91       1.72 f
  mult_21/U4426/QN (NOR2X0)                               0.66       2.39 r
  mult_21/PRODUCT[0] (VerilogMultiplier_DW02_mult_0)      0.00       2.39 r
  P_reg_reg[0]/D (DFFARX1)                                0.27       2.66 r
  data arrival time                                                  2.66

  clock clk (rise edge)                                  60.00      60.00
  clock network delay (ideal)                             0.00      60.00
  P_reg_reg[0]/CLK (DFFARX1)                              0.00      60.00 r
  library setup time                                     -0.18      59.82
  data required time                                                59.82
  --------------------------------------------------------------------------
  data required time                                                59.82
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                       57.16


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: A_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[0] (in)                                0.00       0.20 r
  A_reg_reg[0]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[0]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: A_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[1] (in)                                0.00       0.20 r
  A_reg_reg[1]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[1]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: A_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[2] (in)                                0.00       0.20 r
  A_reg_reg[2]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[2]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: A_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[3] (in)                                0.00       0.20 r
  A_reg_reg[3]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[3]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: A_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[4] (in)                                0.00       0.20 r
  A_reg_reg[4]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[4]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: A_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[5] (in)                                0.00       0.20 r
  A_reg_reg[5]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[5]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: A_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[6] (in)                                0.00       0.20 r
  A_reg_reg[6]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[6]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: A_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[7] (in)                                0.00       0.20 r
  A_reg_reg[7]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[7]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: A_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[8] (in)                                0.00       0.20 r
  A_reg_reg[8]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[8]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: A_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[9] (in)                                0.00       0.20 r
  A_reg_reg[9]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[9]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: A_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[10] (in)                               0.00       0.20 r
  A_reg_reg[10]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[10]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: A_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[11] (in)                               0.00       0.20 r
  A_reg_reg[11]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[11]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: A_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[12] (in)                               0.00       0.20 r
  A_reg_reg[12]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[12]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: A_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[13] (in)                               0.00       0.20 r
  A_reg_reg[13]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[13]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: A_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[14] (in)                               0.00       0.20 r
  A_reg_reg[14]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[14]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[15] (input port clocked by clk)
  Endpoint: A_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[15] (in)                               0.00       0.20 r
  A_reg_reg[15]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[15]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[16] (input port clocked by clk)
  Endpoint: A_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[16] (in)                               0.00       0.20 r
  A_reg_reg[16]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[16]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[17] (input port clocked by clk)
  Endpoint: A_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[17] (in)                               0.00       0.20 r
  A_reg_reg[17]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[17]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[18] (input port clocked by clk)
  Endpoint: A_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[18] (in)                               0.00       0.20 r
  A_reg_reg[18]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[18]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[19] (input port clocked by clk)
  Endpoint: A_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[19] (in)                               0.00       0.20 r
  A_reg_reg[19]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[19]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[20] (input port clocked by clk)
  Endpoint: A_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[20] (in)                               0.00       0.20 r
  A_reg_reg[20]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[20]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[21] (input port clocked by clk)
  Endpoint: A_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[21] (in)                               0.00       0.20 r
  A_reg_reg[21]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[21]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[22] (input port clocked by clk)
  Endpoint: A_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[22] (in)                               0.00       0.20 r
  A_reg_reg[22]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[22]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[23] (input port clocked by clk)
  Endpoint: A_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[23] (in)                               0.00       0.20 r
  A_reg_reg[23]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[23]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[24] (input port clocked by clk)
  Endpoint: A_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[24] (in)                               0.00       0.20 r
  A_reg_reg[24]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[24]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[25] (input port clocked by clk)
  Endpoint: A_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[25] (in)                               0.00       0.20 r
  A_reg_reg[25]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[25]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[26] (input port clocked by clk)
  Endpoint: A_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[26] (in)                               0.00       0.20 r
  A_reg_reg[26]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[26]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[27] (input port clocked by clk)
  Endpoint: A_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[27] (in)                               0.00       0.20 r
  A_reg_reg[27]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[27]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[28] (input port clocked by clk)
  Endpoint: A_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[28] (in)                               0.00       0.20 r
  A_reg_reg[28]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[28]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[29] (input port clocked by clk)
  Endpoint: A_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[29] (in)                               0.00       0.20 r
  A_reg_reg[29]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[29]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[30] (input port clocked by clk)
  Endpoint: A_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[30] (in)                               0.00       0.20 r
  A_reg_reg[30]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[30]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: A[31] (input port clocked by clk)
  Endpoint: A_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[31] (in)                               0.00       0.20 r
  A_reg_reg[31]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  A_reg_reg[31]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[0] (input port clocked by clk)
  Endpoint: B_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[0] (in)                                0.00       0.20 r
  B_reg_reg[0]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[0]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[1] (input port clocked by clk)
  Endpoint: B_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[1] (in)                                0.00       0.20 r
  B_reg_reg[1]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[1]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[2] (input port clocked by clk)
  Endpoint: B_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[2] (in)                                0.00       0.20 r
  B_reg_reg[2]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[2]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[3] (input port clocked by clk)
  Endpoint: B_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[3] (in)                                0.00       0.20 r
  B_reg_reg[3]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[3]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[4] (input port clocked by clk)
  Endpoint: B_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[4] (in)                                0.00       0.20 r
  B_reg_reg[4]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[4]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[5] (input port clocked by clk)
  Endpoint: B_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[5] (in)                                0.00       0.20 r
  B_reg_reg[5]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[5]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[6] (input port clocked by clk)
  Endpoint: B_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[6] (in)                                0.00       0.20 r
  B_reg_reg[6]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[6]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[7] (input port clocked by clk)
  Endpoint: B_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[7] (in)                                0.00       0.20 r
  B_reg_reg[7]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[7]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[8] (input port clocked by clk)
  Endpoint: B_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[8] (in)                                0.00       0.20 r
  B_reg_reg[8]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[8]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[9] (input port clocked by clk)
  Endpoint: B_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[9] (in)                                0.00       0.20 r
  B_reg_reg[9]/D (DFFARX1)                 0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[9]/CLK (DFFARX1)               0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[10] (input port clocked by clk)
  Endpoint: B_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[10] (in)                               0.00       0.20 r
  B_reg_reg[10]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[10]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[11] (input port clocked by clk)
  Endpoint: B_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[11] (in)                               0.00       0.20 r
  B_reg_reg[11]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[11]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[12] (input port clocked by clk)
  Endpoint: B_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[12] (in)                               0.00       0.20 r
  B_reg_reg[12]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[12]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[13] (input port clocked by clk)
  Endpoint: B_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[13] (in)                               0.00       0.20 r
  B_reg_reg[13]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[13]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[14] (input port clocked by clk)
  Endpoint: B_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[14] (in)                               0.00       0.20 r
  B_reg_reg[14]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[14]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[15] (input port clocked by clk)
  Endpoint: B_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[15] (in)                               0.00       0.20 r
  B_reg_reg[15]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[15]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[16] (input port clocked by clk)
  Endpoint: B_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[16] (in)                               0.00       0.20 r
  B_reg_reg[16]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[16]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[17] (input port clocked by clk)
  Endpoint: B_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[17] (in)                               0.00       0.20 r
  B_reg_reg[17]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[17]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[18] (input port clocked by clk)
  Endpoint: B_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[18] (in)                               0.00       0.20 r
  B_reg_reg[18]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[18]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[19] (input port clocked by clk)
  Endpoint: B_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[19] (in)                               0.00       0.20 r
  B_reg_reg[19]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[19]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[20] (input port clocked by clk)
  Endpoint: B_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[20] (in)                               0.00       0.20 r
  B_reg_reg[20]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[20]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[21] (input port clocked by clk)
  Endpoint: B_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[21] (in)                               0.00       0.20 r
  B_reg_reg[21]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[21]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[22] (input port clocked by clk)
  Endpoint: B_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[22] (in)                               0.00       0.20 r
  B_reg_reg[22]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[22]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[23] (input port clocked by clk)
  Endpoint: B_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[23] (in)                               0.00       0.20 r
  B_reg_reg[23]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[23]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[24] (input port clocked by clk)
  Endpoint: B_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[24] (in)                               0.00       0.20 r
  B_reg_reg[24]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[24]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[25] (input port clocked by clk)
  Endpoint: B_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[25] (in)                               0.00       0.20 r
  B_reg_reg[25]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[25]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[26] (input port clocked by clk)
  Endpoint: B_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[26] (in)                               0.00       0.20 r
  B_reg_reg[26]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[26]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[27] (input port clocked by clk)
  Endpoint: B_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[27] (in)                               0.00       0.20 r
  B_reg_reg[27]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[27]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[28] (input port clocked by clk)
  Endpoint: B_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[28] (in)                               0.00       0.20 r
  B_reg_reg[28]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[28]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[29] (input port clocked by clk)
  Endpoint: B_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[29] (in)                               0.00       0.20 r
  B_reg_reg[29]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[29]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[30] (input port clocked by clk)
  Endpoint: B_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[30] (in)                               0.00       0.20 r
  B_reg_reg[30]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[30]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


  Startpoint: B[31] (input port clocked by clk)
  Endpoint: B_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[31] (in)                               0.00       0.20 r
  B_reg_reg[31]/D (DFFARX1)                0.27       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                   60.00      60.00
  clock network delay (ideal)              0.00      60.00
  B_reg_reg[31]/CLK (DFFARX1)              0.00      60.00 r
  library setup time                      -0.14      59.86
  data required time                                 59.86
  -----------------------------------------------------------
  data required time                                 59.86
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                        59.39


1
