onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/IDLE
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/DMA_READ
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/WAIT_FIFO
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/DMA_WRITE
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/DONE
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/clk
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/rst
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/conf_info_reg0
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/conf_info_reg1
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/conf_done
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/acc_done
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/debug
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_ready
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_valid
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_data_index
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_data_length
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_data_size
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_ctrl_data_user
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_chnl_ready
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_chnl_valid
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_read_chnl_data
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_ready
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_valid
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_data_index
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_data_length
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_data_size
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_ctrl_data_user
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_chnl_ready
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_chnl_valid
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/dma_write_chnl_data
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/fifo
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/rd_ptr
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/wr_ptr
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/count
add wave -noupdate /testbench/cpu/esp_1/tiles_gen(2)/accelerator_tile/tile_acc_i/tile_acc_1/test_rtl_gen/noc_test_rtl_i/test_rtl_rtl_i/impl_basic_dma64_gen/test_rtl_basic_dma64_i/state
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {3002695678769 fs} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits fs
update
WaveRestoreZoom {0 fs} {17969920136170 fs}
