INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.sim/sim_1/synth/timing/xsim/test_aul_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AUL
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.srcs/sim_1/new/test_aul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_aul
