INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cp/project/car/car.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
