quicklogic:
  files: [
    eFPGA_wrapper.sv,
    top.sv,
    top1vq.sv,
    top1_wrapper.v    
    Arnold2_design.sv,
    qlprim.v,
    primitive_macros.v
  ]

