

================================================================
== Vitis HLS Report for 'snn_top_hls'
================================================================
* Date:           Mon Dec  8 20:49:11 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       18|     6924|  0.180 us|  69.240 us|   19|  6925|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%snn_busy_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_busy"   --->   Operation 20 'read' 'snn_busy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%snn_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_ready"   --->   Operation 21 'read' 'snn_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spike_out_weight_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_weight"   --->   Operation 22 'read' 'spike_out_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spike_out_neuron_id_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_neuron_id"   --->   Operation 23 'read' 'spike_out_neuron_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spike_out_valid_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_out_valid"   --->   Operation 24 'read' 'spike_out_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spike_in_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_in_ready"   --->   Operation 25 'read' 'spike_in_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%reward_signal_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %reward_signal"   --->   Operation 26 'read' 'reward_signal_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%learning_params_read = read i144 @_ssdm_op_Read.s_axilite.i144, i144 %learning_params"   --->   Operation 27 'read' 'learning_params_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%config_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_reg"   --->   Operation 28 'read' 'config_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ctrl_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl_reg"   --->   Operation 29 'read' 'ctrl_reg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'weight_sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln308 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [src/snn_top_hls.cpp:308]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl_reg"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_24, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_reg"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_21, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i144 %learning_params"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_20, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status_reg"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %spike_count_reg"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_sum_reg"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %version_reg"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_axis_spikes_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_spikes_V_data_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_keep_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_strb_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_user_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_id_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_dest_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_weights_V_data_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_keep_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_strb_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_user_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_last_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_id_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_dest_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %reward_signal"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_valid"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_neuron_id"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_weight"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_ready"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_valid"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_neuron_id"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_weight"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_ready"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_enable"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_enable, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_reset"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_reset, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %threshold_out"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %threshold_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %leak_rate_out"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %leak_rate_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_ready"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_busy"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_busy, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%learning_params_rstdp_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i144, i144 %learning_params_read, i144 96"   --->   Operation 109 'bitselect' 'learning_params_rstdp_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 110 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 111 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 112 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 113 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 114 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 115 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 116 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:391]   --->   Operation 117 'specmemcore' 'specmemcore_ln391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 118 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 119 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 120 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 121 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 122 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 123 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 124 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:395]   --->   Operation 125 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 126 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 127 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 128 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 129 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 130 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 131 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 132 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:397]   --->   Operation 133 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 134 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 135 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 136 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 137 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 138 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 139 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 140 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 141 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 142 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 143 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 144 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 145 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 146 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 147 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 148 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:401]   --->   Operation 149 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 150 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 151 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 152 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 153 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 154 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 155 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 156 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 157 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 158 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 159 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 160 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 161 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 162 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 163 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 164 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0" [src/snn_top_hls.cpp:403]   --->   Operation 165 'specmemcore' 'specmemcore_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%enable = trunc i32 %ctrl_reg_read" [src/snn_top_hls.cpp:417]   --->   Operation 166 'trunc' 'enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%reset = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 1" [src/snn_top_hls.cpp:418]   --->   Operation 167 'bitselect' 'reset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%clear_counters = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 2" [src/snn_top_hls.cpp:419]   --->   Operation 168 'bitselect' 'clear_counters' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%learning_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 3" [src/snn_top_hls.cpp:420]   --->   Operation 169 'bitselect' 'learning_enable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weight_read_mode = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 4" [src/snn_top_hls.cpp:421]   --->   Operation 170 'bitselect' 'weight_read_mode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%apply_reward = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 5" [src/snn_top_hls.cpp:422]   --->   Operation 171 'bitselect' 'apply_reward' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%threshold = trunc i32 %config_reg_read" [src/snn_top_hls.cpp:424]   --->   Operation 172 'trunc' 'threshold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%leak_rate = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %config_reg_read, i32 16" [src/snn_top_hls.cpp:425]   --->   Operation 173 'partselect' 'leak_rate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_5" [src/snn_top_hls.cpp:430]   --->   Operation 174 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_19" [src/snn_top_hls.cpp:430]   --->   Operation 175 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_12" [src/snn_top_hls.cpp:430]   --->   Operation 176 'specaxissidechannel' 'specaxissidechannel_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%initialized_load = load i1 %initialized" [src/snn_top_hls.cpp:430]   --->   Operation 177 'load' 'initialized_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%timestamp_load = load i32 %timestamp" [src/snn_top_hls.cpp:496]   --->   Operation 178 'load' 'timestamp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%spike_counter_load = load i32 %spike_counter" [src/snn_top_hls.cpp:500]   --->   Operation 179 'load' 'spike_counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln430)   --->   "%xor_ln430 = xor i1 %initialized_load, i1 1" [src/snn_top_hls.cpp:430]   --->   Operation 180 'xor' 'xor_ln430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln430 = or i1 %reset, i1 %xor_ln430" [src/snn_top_hls.cpp:430]   --->   Operation 181 'or' 'or_ln430' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln430 = br i1 %or_ln430, void %if.end79, void %for.inc.preheader" [src/snn_top_hls.cpp:430]   --->   Operation 182 'br' 'br_ln430' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7"   --->   Operation 183 'call' 'call_ln0' <Predicate = (or_ln430)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7"   --->   Operation 184 'call' 'call_ln0' <Predicate = (or_ln430)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 185 [1/2] (5.04ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 186 [1/2] (5.04ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7"   --->   Operation 186 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %initialized_load, void %for.inc73.preheader, void %if.end" [src/snn_top_hls.cpp:452]   --->   Operation 187 'br' 'br_ln452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 188 'call' 'call_ln0' <Predicate = (!initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.77>
ST_3 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 189 'call' 'call_ln0' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln459 = store i1 1, i1 %initialized" [src/snn_top_hls.cpp:459]   --->   Operation 190 'store' 'store_ln459' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln460 = br void %if.end" [src/snn_top_hls.cpp:460]   --->   Operation 191 'br' 'br_ln460' <Predicate = (or_ln430 & !initialized_load)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln461 = br void %if.end79" [src/snn_top_hls.cpp:461]   --->   Operation 192 'br' 'br_ln461' <Predicate = (or_ln430)> <Delay = 1.58>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%timestamp_flag_0 = phi i1 1, void %if.end, i1 0, void %entry"   --->   Operation 193 'phi' 'timestamp_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%timestamp_loc_0 = phi i32 0, void %if.end, i32 %timestamp_load, void %entry" [src/snn_top_hls.cpp:496]   --->   Operation 194 'phi' 'timestamp_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln463)   --->   "%spike_counter_loc_0 = phi i32 0, void %if.end, i32 %spike_counter_load, void %entry" [src/snn_top_hls.cpp:500]   --->   Operation 195 'phi' 'spike_counter_loc_0' <Predicate = (!clear_counters)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.97ns)   --->   "%or_ln463 = or i1 %clear_counters, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:463]   --->   Operation 196 'or' 'or_ln463' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln463 = select i1 %clear_counters, i32 0, i32 %spike_counter_loc_0" [src/snn_top_hls.cpp:463]   --->   Operation 197 'select' 'select_ln463' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_enable, i1 %enable" [src/snn_top_hls.cpp:471]   --->   Operation 198 'write' 'write_ln471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln472 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_reset, i1 %reset" [src/snn_top_hls.cpp:472]   --->   Operation 199 'write' 'write_ln472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln473 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %threshold_out, i16 %threshold" [src/snn_top_hls.cpp:473]   --->   Operation 200 'write' 'write_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln474 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %leak_rate_out, i16 %leak_rate" [src/snn_top_hls.cpp:474]   --->   Operation 201 'write' 'write_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.97ns)   --->   "%and_ln483 = and i1 %enable, i1 %spike_in_ready_read" [src/snn_top_hls.cpp:483]   --->   Operation 202 'and' 'and_ln483' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln483 = br i1 %and_ln483, void %if.end101, void %land.lhs.true90" [src/snn_top_hls.cpp:483]   --->   Operation 203 'br' 'br_ln483' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 204 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:483]   --->   Operation 204 'nbreadreq' 'tmp' <Predicate = (and_ln483)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln483 = br i1 %tmp, void %if.end101, void %if.then92" [src/snn_top_hls.cpp:483]   --->   Operation 205 'br' 'br_ln483' <Predicate = (and_ln483)> <Delay = 1.58>
ST_3 : Operation 206 [1/1] ( I:0.51ns O:0.51ns )   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V" [src/snn_top_hls.cpp:484]   --->   Operation 206 'read' 'empty' <Predicate = (and_ln483 & tmp)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%in_pkt_data = extractvalue i44 %empty" [src/snn_top_hls.cpp:484]   --->   Operation 207 'extractvalue' 'in_pkt_data' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%pre_id = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:486]   --->   Operation 208 'trunc' 'pre_id' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln486_1 = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:486]   --->   Operation 209 'trunc' 'trunc_ln486_1' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%weight = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %in_pkt_data, i32 8" [src/snn_top_hls.cpp:487]   --->   Operation 210 'partselect' 'weight' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln495 = br i1 %learning_enable, void %if.end100, void %if.then97" [src/snn_top_hls.cpp:495]   --->   Operation 211 'br' 'br_ln495' <Predicate = (and_ln483 & tmp)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i32 %in_pkt_data" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 212 'trunc' 'trunc_ln294' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %in_pkt_data, i32 3, i32 5" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 213 'partselect' 'lshr_ln3' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i3 %lshr_ln3" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 214 'zext' 'zext_ln294' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_0_addr = getelementptr i8 %p_ZL15pre_eligibility_0, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 215 'getelementptr' 'p_ZL15pre_eligibility_0_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_1_addr = getelementptr i8 %p_ZL15pre_eligibility_1, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 216 'getelementptr' 'p_ZL15pre_eligibility_1_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_2_addr = getelementptr i8 %p_ZL15pre_eligibility_2, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 217 'getelementptr' 'p_ZL15pre_eligibility_2_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_3_addr = getelementptr i8 %p_ZL15pre_eligibility_3, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 218 'getelementptr' 'p_ZL15pre_eligibility_3_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_4_addr = getelementptr i8 %p_ZL15pre_eligibility_4, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 219 'getelementptr' 'p_ZL15pre_eligibility_4_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_5_addr = getelementptr i8 %p_ZL15pre_eligibility_5, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 220 'getelementptr' 'p_ZL15pre_eligibility_5_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_6_addr = getelementptr i8 %p_ZL15pre_eligibility_6, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 221 'getelementptr' 'p_ZL15pre_eligibility_6_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZL15pre_eligibility_7_addr = getelementptr i8 %p_ZL15pre_eligibility_7, i64 0, i64 %zext_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 222 'getelementptr' 'p_ZL15pre_eligibility_7_addr' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 223 'load' 'p_ZL15pre_eligibility_0_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 224 'load' 'p_ZL15pre_eligibility_1_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 225 'load' 'p_ZL15pre_eligibility_2_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 226 'load' 'p_ZL15pre_eligibility_3_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 227 'load' 'p_ZL15pre_eligibility_4_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 228 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 228 'load' 'p_ZL15pre_eligibility_5_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 229 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 229 'load' 'p_ZL15pre_eligibility_6_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 230 'load' 'p_ZL15pre_eligibility_7_load' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.55>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i32 %timestamp_loc_0" [src/snn_top_hls.cpp:496]   --->   Operation 231 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (4.39ns)   --->   "%call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:496]   --->   Operation 232 'call' 'call_ln496' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 233 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 233 'load' 'p_ZL15pre_eligibility_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 234 'load' 'p_ZL15pre_eligibility_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 235 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 235 'load' 'p_ZL15pre_eligibility_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 236 'load' 'p_ZL15pre_eligibility_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 237 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 237 'load' 'p_ZL15pre_eligibility_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 238 'load' 'p_ZL15pre_eligibility_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 239 'load' 'p_ZL15pre_eligibility_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 240 'load' 'p_ZL15pre_eligibility_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 241 [1/1] (2.30ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL15pre_eligibility_0_load, i3 1, i8 %p_ZL15pre_eligibility_1_load, i3 2, i8 %p_ZL15pre_eligibility_2_load, i3 3, i8 %p_ZL15pre_eligibility_3_load, i3 4, i8 %p_ZL15pre_eligibility_4_load, i3 5, i8 %p_ZL15pre_eligibility_5_load, i3 6, i8 %p_ZL15pre_eligibility_6_load, i3 7, i8 %p_ZL15pre_eligibility_7_load, i8 0, i3 %trunc_ln294" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 241 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:496]   --->   Operation 242 'call' 'call_ln496' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i8 %tmp_3" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 243 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.91ns)   --->   "%new_elig = add i9 %sext_ln294, i9 32" [src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497]   --->   Operation 244 'add' 'new_elig' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig, i32 7, i32 8" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 245 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.56ns)   --->   "%icmp_ln295 = icmp_eq  i2 %tmp_14, i2 1" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 246 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i9 %new_elig" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 247 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.24ns)   --->   "%select_ln295 = select i1 %icmp_ln295, i8 127, i8 %trunc_ln295" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 248 'select' 'select_ln295' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (1.65ns)   --->   "%switch_ln295 = switch i3 %trunc_ln294, void %V1.i32.i374695.case.7, i3 0, void %V1.i32.i374695.case.0, i3 1, void %V1.i32.i374695.case.1, i3 2, void %V1.i32.i374695.case.2, i3 3, void %V1.i32.i374695.case.3, i3 4, void %V1.i32.i374695.case.4, i3 5, void %V1.i32.i374695.case.5, i3 6, void %V1.i32.i374695.case.6" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 249 'switch' 'switch_ln295' <Predicate = true> <Delay = 1.65>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 250 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_6_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 250 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 251 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 6)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_5_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 252 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 253 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 5)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_4_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 254 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 255 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 4)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_3_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 256 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 257 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 3)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_2_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 258 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 259 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 2)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_1_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 260 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 261 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 1)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_0_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 262 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 263 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 0)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_7_addr" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 264 'store' 'store_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln295 = br void %V1.i32.i374695.exit" [src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497]   --->   Operation 265 'br' 'br_ln295' <Predicate = (and_ln483 & tmp & learning_enable & trunc_ln294 == 7)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln498 = br void %if.end100" [src/snn_top_hls.cpp:498]   --->   Operation 266 'br' 'br_ln498' <Predicate = (and_ln483 & tmp & learning_enable)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (2.55ns)   --->   "%add_ln500 = add i32 %select_ln463, i32 1" [src/snn_top_hls.cpp:500]   --->   Operation 267 'add' 'add_ln500' <Predicate = (and_ln483 & tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln501 = br void %if.end101" [src/snn_top_hls.cpp:501]   --->   Operation 268 'br' 'br_ln501' <Predicate = (and_ln483 & tmp)> <Delay = 1.58>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%spike_in_valid_local_0 = phi i1 1, void %if.end100, i1 0, void %land.lhs.true90, i1 0, void %if.end79"   --->   Operation 269 'phi' 'spike_in_valid_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%spike_in_neuron_id_local_0 = phi i8 %pre_id, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79"   --->   Operation 270 'phi' 'spike_in_neuron_id_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%spike_in_weight_local_0 = phi i8 %weight, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79"   --->   Operation 271 'phi' 'spike_in_weight_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%spike_counter_flag_2 = phi i1 1, void %if.end100, i1 %or_ln463, void %land.lhs.true90, i1 %or_ln463, void %if.end79" [src/snn_top_hls.cpp:463]   --->   Operation 272 'phi' 'spike_counter_flag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%spike_counter_new_2 = phi i32 %add_ln500, void %if.end100, i32 0, void %land.lhs.true90, i32 0, void %if.end79" [src/snn_top_hls.cpp:500]   --->   Operation 273 'phi' 'spike_counter_new_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%spike_counter_loc_2 = phi i32 %add_ln500, void %if.end100, i32 %select_ln463, void %land.lhs.true90, i32 %select_ln463, void %if.end79" [src/snn_top_hls.cpp:500]   --->   Operation 274 'phi' 'spike_counter_loc_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:506]   --->   Operation 275 'nbwritereq' 'tmp_4' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln506 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_out_ready, i1 %tmp_4" [src/snn_top_hls.cpp:506]   --->   Operation 276 'write' 'write_ln506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %spike_counter_flag_2, void %if.end101.new, void %mergeST2" [src/snn_top_hls.cpp:463]   --->   Operation 277 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln432 = store i32 %spike_counter_new_2, i32 %spike_counter" [src/snn_top_hls.cpp:432]   --->   Operation 278 'store' 'store_ln432' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end101.new"   --->   Operation 279 'br' 'br_ln0' <Predicate = (spike_counter_flag_2)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %spike_out_valid_read, void %if.end133, void %land.lhs.true106" [src/snn_top_hls.cpp:508]   --->   Operation 280 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1" [src/snn_top_hls.cpp:508]   --->   Operation 281 'nbwritereq' 'tmp_5' <Predicate = (spike_out_valid_read)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %tmp_5, void %if.end133, void %if.then108" [src/snn_top_hls.cpp:508]   --->   Operation 282 'br' 'br_ln508' <Predicate = (spike_out_valid_read)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln517 = trunc i32 %timestamp_loc_0" [src/snn_top_hls.cpp:517]   --->   Operation 283 'trunc' 'trunc_ln517' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%out_pkt_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %trunc_ln517, i8 %spike_out_weight_read, i8 %spike_out_neuron_id_read" [src/snn_top_hls.cpp:517]   --->   Operation 284 'bitconcatenate' 'out_pkt_data' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_6 : Operation 285 [2/2] (1.29ns)   --->   "%write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:524]   --->   Operation 285 'write' 'write_ln524' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 7 <SV = 6> <Delay = 4.39>
ST_7 : Operation 286 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0" [src/snn_top_hls.cpp:524]   --->   Operation 286 'write' 'write_ln524' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %learning_enable, void %if.end132, void %if.then128" [src/snn_top_hls.cpp:527]   --->   Operation 287 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (4.39ns)   --->   "%call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:528]   --->   Operation 288 'call' 'call_ln528' <Predicate = (learning_enable)> <Delay = 4.39> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i8 %spike_out_neuron_id_read" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 289 'trunc' 'trunc_ln301' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %spike_out_neuron_id_read, i32 3, i32 5" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 290 'partselect' 'lshr_ln4' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i3 %lshr_ln4" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 291 'zext' 'zext_ln301' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_0_addr = getelementptr i8 %p_ZL16post_eligibility_0, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 292 'getelementptr' 'p_ZL16post_eligibility_0_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_1_addr = getelementptr i8 %p_ZL16post_eligibility_1, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 293 'getelementptr' 'p_ZL16post_eligibility_1_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_2_addr = getelementptr i8 %p_ZL16post_eligibility_2, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 294 'getelementptr' 'p_ZL16post_eligibility_2_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_3_addr = getelementptr i8 %p_ZL16post_eligibility_3, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 295 'getelementptr' 'p_ZL16post_eligibility_3_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_4_addr = getelementptr i8 %p_ZL16post_eligibility_4, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 296 'getelementptr' 'p_ZL16post_eligibility_4_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_5_addr = getelementptr i8 %p_ZL16post_eligibility_5, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 297 'getelementptr' 'p_ZL16post_eligibility_5_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_6_addr = getelementptr i8 %p_ZL16post_eligibility_6, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 298 'getelementptr' 'p_ZL16post_eligibility_6_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL16post_eligibility_7_addr = getelementptr i8 %p_ZL16post_eligibility_7, i64 0, i64 %zext_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 299 'getelementptr' 'p_ZL16post_eligibility_7_addr' <Predicate = (learning_enable)> <Delay = 0.00>
ST_7 : Operation 300 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 300 'load' 'p_ZL16post_eligibility_0_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 301 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 301 'load' 'p_ZL16post_eligibility_1_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 302 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 302 'load' 'p_ZL16post_eligibility_2_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 303 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 303 'load' 'p_ZL16post_eligibility_3_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 304 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 304 'load' 'p_ZL16post_eligibility_4_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 305 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 305 'load' 'p_ZL16post_eligibility_5_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 306 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 306 'load' 'p_ZL16post_eligibility_6_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 307 [2/2] (3.25ns)   --->   "%p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 307 'load' 'p_ZL16post_eligibility_7_load' <Predicate = (learning_enable)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 5.55>
ST_8 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:528]   --->   Operation 308 'call' 'call_ln528' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 309 'load' 'p_ZL16post_eligibility_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 310 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 310 'load' 'p_ZL16post_eligibility_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 311 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 311 'load' 'p_ZL16post_eligibility_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 312 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 312 'load' 'p_ZL16post_eligibility_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 313 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 313 'load' 'p_ZL16post_eligibility_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 314 'load' 'p_ZL16post_eligibility_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 315 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 315 'load' 'p_ZL16post_eligibility_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 316 'load' 'p_ZL16post_eligibility_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 317 [1/1] (2.30ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL16post_eligibility_0_load, i3 1, i8 %p_ZL16post_eligibility_1_load, i3 2, i8 %p_ZL16post_eligibility_2_load, i3 3, i8 %p_ZL16post_eligibility_3_load, i3 4, i8 %p_ZL16post_eligibility_4_load, i3 5, i8 %p_ZL16post_eligibility_5_load, i3 6, i8 %p_ZL16post_eligibility_6_load, i3 7, i8 %p_ZL16post_eligibility_7_load, i8 0, i3 %trunc_ln301" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 317 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.72>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln301 = sext i8 %tmp_8" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 318 'sext' 'sext_ln301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (1.91ns)   --->   "%new_elig_1 = add i9 %sext_ln301, i9 32" [src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529]   --->   Operation 319 'add' 'new_elig_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig_1, i32 7, i32 8" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 320 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (1.56ns)   --->   "%icmp_ln302 = icmp_eq  i2 %tmp_15, i2 1" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 321 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i9 %new_elig_1" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 322 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (1.24ns)   --->   "%select_ln302 = select i1 %icmp_ln302, i8 127, i8 %trunc_ln302" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 323 'select' 'select_ln302' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (1.65ns)   --->   "%switch_ln302 = switch i3 %trunc_ln301, void %V1.i32.i659.case.7, i3 0, void %V1.i32.i659.case.0, i3 1, void %V1.i32.i659.case.1, i3 2, void %V1.i32.i659.case.2, i3 3, void %V1.i32.i659.case.3, i3 4, void %V1.i32.i659.case.4, i3 5, void %V1.i32.i659.case.5, i3 6, void %V1.i32.i659.case.6" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 324 'switch' 'switch_ln302' <Predicate = true> <Delay = 1.65>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 325 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_6_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 325 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 326 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 6)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_5_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 327 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 328 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 5)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_4_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 329 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 330 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 4)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_3_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 331 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 332 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 3)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_2_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 333 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 334 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 2)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_1_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 335 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 336 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 1)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_0_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 337 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 338 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 0)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_7_addr" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 339 'store' 'store_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln302 = br void %V1.i32.i659.exit" [src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529]   --->   Operation 340 'br' 'br_ln302' <Predicate = (learning_enable & spike_out_valid_read & tmp_5 & trunc_ln301 == 7)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln530 = br void %if.end132" [src/snn_top_hls.cpp:530]   --->   Operation 341 'br' 'br_ln530' <Predicate = (learning_enable & spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln531 = br void %if.end133" [src/snn_top_hls.cpp:531]   --->   Operation 342 'br' 'br_ln531' <Predicate = (spike_out_valid_read & tmp_5)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.97ns)   --->   "%and_ln536 = and i1 %apply_reward, i1 %learning_params_rstdp_enable" [src/snn_top_hls.cpp:536]   --->   Operation 343 'and' 'and_ln536' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln536 = br i1 %and_ln536, void %if.end138, void %if.then135" [src/snn_top_hls.cpp:536]   --->   Operation 344 'br' 'br_ln536' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.48>
ST_11 : Operation 345 [2/2] (6.48ns)   --->   "%call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:537]   --->   Operation 345 'call' 'call_ln537' <Predicate = true> <Delay = 6.48> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1" [src/snn_top_hls.cpp:537]   --->   Operation 346 'call' 'call_ln537' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 347 [2/2] (0.00ns)   --->   "%call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7" [src/snn_top_hls.cpp:538]   --->   Operation 347 'call' 'call_ln538' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 348 [1/2] (0.00ns)   --->   "%call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7" [src/snn_top_hls.cpp:538]   --->   Operation 348 'call' 'call_ln538' <Predicate = (and_ln536)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln539 = br void %if.end138" [src/snn_top_hls.cpp:539]   --->   Operation 349 'br' 'br_ln539' <Predicate = (and_ln536)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %weight_read_mode, void %if.end187, void %land.lhs.true139" [src/snn_top_hls.cpp:544]   --->   Operation 350 'br' 'br_ln544' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] ( I:1.29ns O:1.29ns )   --->   "%tmp_9 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 1" [src/snn_top_hls.cpp:544]   --->   Operation 351 'nbwritereq' 'tmp_9' <Predicate = (weight_read_mode)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %tmp_9, void %if.end187, void %init.end147" [src/snn_top_hls.cpp:544]   --->   Operation 352 'br' 'br_ln544' <Predicate = (weight_read_mode)> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%read_row_load = load i6 %read_row" [src/snn_top_hls.cpp:550]   --->   Operation 353 'load' 'read_row_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%read_col_load = load i6 %read_col" [src/snn_top_hls.cpp:551]   --->   Operation 354 'load' 'read_col_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i6 %read_row_load" [src/snn_top_hls.cpp:552]   --->   Operation 355 'trunc' 'trunc_ln552' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 356 'trunc' 'trunc_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%lshr_ln552_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %read_col_load, i32 2, i32 5" [src/snn_top_hls.cpp:552]   --->   Operation 357 'partselect' 'lshr_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %read_row_load, i32 1, i32 5" [src/snn_top_hls.cpp:552]   --->   Operation 358 'partselect' 'tmp_7' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %lshr_ln552_1" [src/snn_top_hls.cpp:552]   --->   Operation 359 'bitconcatenate' 'tmp_2' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i9 %tmp_2" [src/snn_top_hls.cpp:552]   --->   Operation 360 'zext' 'zext_ln552_2' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 361 'getelementptr' 'p_ZL13weight_memory_0_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 362 'getelementptr' 'p_ZL13weight_memory_0_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 363 'getelementptr' 'p_ZL13weight_memory_1_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 364 'getelementptr' 'p_ZL13weight_memory_1_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 365 'getelementptr' 'p_ZL13weight_memory_2_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 366 'getelementptr' 'p_ZL13weight_memory_2_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_0, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 367 'getelementptr' 'p_ZL13weight_memory_3_0_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_1, i64 0, i64 %zext_ln552_2" [src/snn_top_hls.cpp:552]   --->   Operation 368 'getelementptr' 'p_ZL13weight_memory_3_1_addr_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 369 'load' 'p_ZL13weight_memory_0_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 370 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 370 'load' 'p_ZL13weight_memory_0_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 371 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 371 'load' 'p_ZL13weight_memory_1_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 372 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 372 'load' 'p_ZL13weight_memory_1_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 373 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 373 'load' 'p_ZL13weight_memory_2_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 374 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 374 'load' 'p_ZL13weight_memory_2_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 375 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 375 'load' 'p_ZL13weight_memory_3_0_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_14 : Operation 376 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 376 'load' 'p_ZL13weight_memory_3_1_load' <Predicate = (weight_read_mode & tmp_9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 15 <SV = 14> <Delay = 6.32>
ST_15 : Operation 377 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 377 'load' 'p_ZL13weight_memory_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 378 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 378 'load' 'p_ZL13weight_memory_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 379 [1/1] (1.24ns)   --->   "%select_ln552 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_0_1_load, i8 %p_ZL13weight_memory_0_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 379 'select' 'select_ln552' <Predicate = (trunc_ln552_1 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 380 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 380 'load' 'p_ZL13weight_memory_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 381 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 381 'load' 'p_ZL13weight_memory_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 382 [1/1] (1.24ns)   --->   "%select_ln552_1 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_1_1_load, i8 %p_ZL13weight_memory_1_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 382 'select' 'select_ln552_1' <Predicate = (trunc_ln552_1 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 383 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 383 'load' 'p_ZL13weight_memory_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 384 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 384 'load' 'p_ZL13weight_memory_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 385 [1/1] (1.24ns)   --->   "%select_ln552_2 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_2_1_load, i8 %p_ZL13weight_memory_2_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 385 'select' 'select_ln552_2' <Predicate = (trunc_ln552_1 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 386 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 386 'load' 'p_ZL13weight_memory_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 387 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1" [src/snn_top_hls.cpp:552]   --->   Operation 387 'load' 'p_ZL13weight_memory_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_15 : Operation 388 [1/1] (1.24ns)   --->   "%select_ln552_3 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_3_1_load, i8 %p_ZL13weight_memory_3_0_load" [src/snn_top_hls.cpp:552]   --->   Operation 388 'select' 'select_ln552_3' <Predicate = (trunc_ln552_1 == 3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %select_ln552, i2 1, i8 %select_ln552_1, i2 2, i8 %select_ln552_2, i2 3, i8 %select_ln552_3, i8 0, i2 %trunc_ln552_1" [src/snn_top_hls.cpp:552]   --->   Operation 389 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i6 %read_row_load" [src/snn_top_hls.cpp:551]   --->   Operation 390 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 391 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%w_pkt_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_s, i8 %zext_ln552, i8 %zext_ln551" [src/snn_top_hls.cpp:552]   --->   Operation 392 'bitconcatenate' 'w_pkt_data' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln552_3 = zext i24 %w_pkt_data" [src/snn_top_hls.cpp:552]   --->   Operation 393 'zext' 'zext_ln552_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (1.82ns)   --->   "%icmp_ln555 = icmp_eq  i6 %read_row_load, i6 63" [src/snn_top_hls.cpp:555]   --->   Operation 394 'icmp' 'icmp_ln555' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (1.82ns)   --->   "%icmp_ln555_1 = icmp_eq  i6 %read_col_load, i6 63" [src/snn_top_hls.cpp:555]   --->   Operation 395 'icmp' 'icmp_ln555_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.97ns)   --->   "%w_pkt_last = and i1 %icmp_ln555, i1 %icmp_ln555_1" [src/snn_top_hls.cpp:555]   --->   Operation 396 'and' 'w_pkt_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [2/2] (1.29ns)   --->   "%write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:559]   --->   Operation 397 'write' 'write_ln559' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 17 <SV = 16> <Delay = 3.41>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i6 %read_row_load" [src/snn_top_hls.cpp:551]   --->   Operation 398 'zext' 'zext_ln551_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i6 %read_col_load" [src/snn_top_hls.cpp:552]   --->   Operation 399 'zext' 'zext_ln552_1' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 400 [1/2] ( I:1.29ns O:1.29ns )   --->   "%write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0" [src/snn_top_hls.cpp:559]   --->   Operation 400 'write' 'write_ln559' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 401 [1/1] (1.82ns)   --->   "%add_ln561 = add i7 %zext_ln552_1, i7 1" [src/snn_top_hls.cpp:561]   --->   Operation 401 'add' 'add_ln561' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln562 = trunc i7 %add_ln561" [src/snn_top_hls.cpp:562]   --->   Operation 402 'trunc' 'trunc_ln562' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln561, i32 6" [src/snn_top_hls.cpp:562]   --->   Operation 403 'bitselect' 'tmp_16' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (1.58ns)   --->   "%br_ln562 = br i1 %tmp_16, void %mergeST3, void %if.then179" [src/snn_top_hls.cpp:562]   --->   Operation 404 'br' 'br_ln562' <Predicate = (weight_read_mode & tmp_9)> <Delay = 1.58>
ST_17 : Operation 405 [1/1] (1.82ns)   --->   "%add_ln564 = add i7 %zext_ln551_1, i7 1" [src/snn_top_hls.cpp:564]   --->   Operation 405 'add' 'add_ln564' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i7 %add_ln564" [src/snn_top_hls.cpp:565]   --->   Operation 406 'trunc' 'trunc_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln564, i32 6" [src/snn_top_hls.cpp:565]   --->   Operation 407 'bitselect' 'tmp_17' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (1.18ns)   --->   "%select_ln565 = select i1 %tmp_17, i6 0, i6 %trunc_ln565" [src/snn_top_hls.cpp:565]   --->   Operation 408 'select' 'select_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln565 = store i6 %select_ln565, i6 %read_row" [src/snn_top_hls.cpp:565]   --->   Operation 409 'store' 'store_ln565' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln568 = br void %mergeST3" [src/snn_top_hls.cpp:568]   --->   Operation 410 'br' 'br_ln568' <Predicate = (weight_read_mode & tmp_9 & tmp_16)> <Delay = 1.58>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%read_col_new_0 = phi i6 0, void %if.then179, i6 %trunc_ln562, void %init.end147" [src/snn_top_hls.cpp:562]   --->   Operation 411 'phi' 'read_col_new_0' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln561 = store i6 %read_col_new_0, i6 %read_col" [src/snn_top_hls.cpp:561]   --->   Operation 412 'store' 'store_ln561' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln569 = br void %if.end187" [src/snn_top_hls.cpp:569]   --->   Operation 413 'br' 'br_ln569' <Predicate = (weight_read_mode & tmp_9)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (2.55ns)   --->   "%add_ln575 = add i32 %timestamp_loc_0, i32 1" [src/snn_top_hls.cpp:575]   --->   Operation 414 'add' 'add_ln575' <Predicate = (enable)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.97ns)   --->   "%or_ln574 = or i1 %enable, i1 %timestamp_flag_0" [src/snn_top_hls.cpp:574]   --->   Operation 415 'or' 'or_ln574' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln574 = select i1 %enable, i32 %add_ln575, i32 0" [src/snn_top_hls.cpp:574]   --->   Operation 416 'select' 'select_ln574' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%status = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %learning_params_rstdp_enable, i1 0, i1 %learning_enable, i1 %snn_busy_read, i1 %snn_ready_read" [src/snn_top_hls.cpp:586]   --->   Operation 417 'bitconcatenate' 'status' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %status" [src/snn_top_hls.cpp:587]   --->   Operation 418 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (1.00ns)   --->   "%write_ln589 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %status_reg, i32 %zext_ln587" [src/snn_top_hls.cpp:589]   --->   Operation 419 'write' 'write_ln589' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 420 [1/1] (1.00ns)   --->   "%write_ln590 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %spike_count_reg, i32 %spike_counter_loc_2" [src/snn_top_hls.cpp:590]   --->   Operation 420 'write' 'write_ln590' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 421 [1/1] (1.00ns)   --->   "%write_ln591 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %version_reg, i32 539300357" [src/snn_top_hls.cpp:591]   --->   Operation 421 'write' 'write_ln591' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln574 = br i1 %or_ln574, void %if.end190.new, void %mergeST" [src/snn_top_hls.cpp:574]   --->   Operation 422 'br' 'br_ln574' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln431 = store i32 %select_ln574, i32 %timestamp" [src/snn_top_hls.cpp:431]   --->   Operation 423 'store' 'store_ln431' <Predicate = (or_ln574)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end190.new"   --->   Operation 424 'br' 'br_ln0' <Predicate = (or_ln574)> <Delay = 0.00>
ST_17 : Operation 425 [2/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 425 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_in_valid, i1 %spike_in_valid_local_0"   --->   Operation 426 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln486 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_neuron_id, i8 %spike_in_neuron_id_local_0" [src/snn_top_hls.cpp:486]   --->   Operation 427 'write' 'write_ln486' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln487 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_weight, i8 %spike_in_weight_local_0" [src/snn_top_hls.cpp:487]   --->   Operation 428 'write' 'write_ln487' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 429 [1/2] (0.00ns)   --->   "%call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1"   --->   Operation 429 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 1.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%weight_sum_loc_load = load i14 %weight_sum_loc"   --->   Operation 430 'load' 'weight_sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln595 = sext i14 %weight_sum_loc_load" [src/snn_top_hls.cpp:595]   --->   Operation 431 'sext' 'sext_ln595' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (1.00ns)   --->   "%write_ln601 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %weight_sum_reg, i32 %sext_ln595" [src/snn_top_hls.cpp:601]   --->   Operation 432 'write' 'write_ln601' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln602 = ret" [src/snn_top_hls.cpp:602]   --->   Operation 433 'ret' 'ret_ln602' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.566ns
The critical path consists of the following:
	s_axi read operation ('ctrl_reg_read') on port 'ctrl_reg' [115]  (1.000 ns)
	'or' operation 1 bit ('or_ln430', src/snn_top_hls.cpp:430) [267]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('timestamp_flag_0') [280]  (1.588 ns)
	'br' operation ('br_ln430', src/snn_top_hls.cpp:430) [268]  (1.588 ns)

 <State 2>: 5.046ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'snn_top_hls_Pipeline_RESET_ELIG' [270]  (5.046 ns)

 <State 3>: 3.772ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln483', src/snn_top_hls.cpp:483) [289]  (0.978 ns)
	axis request operation ('tmp', src/snn_top_hls.cpp:483) on port 's_axis_spikes_V_data_V' (src/snn_top_hls.cpp:483) [292]  (1.290 ns)
	axis read operation ('empty', src/snn_top_hls.cpp:484) on port 's_axis_spikes_V_data_V' (src/snn_top_hls.cpp:484) [295]  (0.518 ns)
	'getelementptr' operation 3 bit ('p_ZL15pre_eligibility_0_addr', src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497) [307]  (0.000 ns)
	'load' operation 8 bit ('p_ZL15pre_eligibility_0_load', src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497) on array 'p_ZL15pre_eligibility_0' [315]  (3.254 ns)

 <State 4>: 5.558ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL15pre_eligibility_0_load', src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497) on array 'p_ZL15pre_eligibility_0' [315]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_3', src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497) [323]  (2.304 ns)

 <State 5>: 4.728ns
The critical path consists of the following:
	'add' operation 9 bit ('new_elig', src/snn_top_hls.cpp:294->src/snn_top_hls.cpp:497) [325]  (1.915 ns)
	'icmp' operation 1 bit ('icmp_ln295', src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497) [327]  (1.565 ns)
	'select' operation 8 bit ('select_ln295', src/snn_top_hls.cpp:295->src/snn_top_hls.cpp:497) [329]  (1.248 ns)

 <State 6>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln500', src/snn_top_hls.cpp:500) [358]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('spike_counter_new_2', src/snn_top_hls.cpp:500) with incoming values : ('add_ln500', src/snn_top_hls.cpp:500) [365]  (1.588 ns)
	'phi' operation 32 bit ('spike_counter_new_2', src/snn_top_hls.cpp:500) with incoming values : ('add_ln500', src/snn_top_hls.cpp:500) [365]  (0.000 ns)
	'store' operation ('store_ln432', src/snn_top_hls.cpp:432) of variable 'spike_counter_new_2', src/snn_top_hls.cpp:500 32 bit on static variable 'spike_counter' [371]  (0.000 ns)

 <State 7>: 4.399ns
The critical path consists of the following:
	'call' operation ('call_ln528', src/snn_top_hls.cpp:528) to 'process_post_spike_aer' [384]  (4.399 ns)

 <State 8>: 5.558ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL16post_eligibility_0_load', src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529) on array 'p_ZL16post_eligibility_0' [396]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_8', src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529) [404]  (2.304 ns)

 <State 9>: 4.728ns
The critical path consists of the following:
	'add' operation 9 bit ('new_elig', src/snn_top_hls.cpp:301->src/snn_top_hls.cpp:529) [406]  (1.915 ns)
	'icmp' operation 1 bit ('icmp_ln302', src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529) [408]  (1.565 ns)
	'select' operation 8 bit ('select_ln302', src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529) [410]  (1.248 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln302', src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529) of variable 'select_ln302', src/snn_top_hls.cpp:302->src/snn_top_hls.cpp:529 8 bit on array 'p_ZL16post_eligibility_6' [413]  (3.254 ns)

 <State 11>: 6.486ns
The critical path consists of the following:
	'call' operation ('call_ln537', src/snn_top_hls.cpp:537) to 'apply_rstdp_reward' [444]  (6.486 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 3.254ns
The critical path consists of the following:
	'load' operation 6 bit ('read_row_load', src/snn_top_hls.cpp:550) on static variable 'read_row' [453]  (0.000 ns)
	'getelementptr' operation 9 bit ('p_ZL13weight_memory_0_0_addr_1', src/snn_top_hls.cpp:552) [465]  (0.000 ns)
	'load' operation 8 bit ('p_ZL13weight_memory_0_0_load', src/snn_top_hls.cpp:552) on array 'p_ZL13weight_memory_0_0' [473]  (3.254 ns)

 <State 15>: 6.329ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL13weight_memory_0_0_load', src/snn_top_hls.cpp:552) on array 'p_ZL13weight_memory_0_0' [473]  (3.254 ns)
	'select' operation 8 bit ('select_ln552', src/snn_top_hls.cpp:552) [475]  (1.248 ns)
	'sparsemux' operation 8 bit ('tmp_s', src/snn_top_hls.cpp:552) [485]  (1.827 ns)

 <State 16>: 4.093ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln555', src/snn_top_hls.cpp:555) [488]  (1.825 ns)
	'and' operation 1 bit ('w_pkt.last', src/snn_top_hls.cpp:555) [490]  (0.978 ns)
	axis write operation ('write_ln559', src/snn_top_hls.cpp:559) on port 'm_axis_weights_V_data_V' (src/snn_top_hls.cpp:559) [491]  (0.000 ns)
	blocking operation 1.29 ns on control path)

 <State 17>: 3.413ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln561', src/snn_top_hls.cpp:561) [492]  (1.825 ns)
	multiplexor before 'phi' operation 6 bit ('read_col_new_0', src/snn_top_hls.cpp:562) with incoming values : ('trunc_ln562', src/snn_top_hls.cpp:562) [504]  (1.588 ns)
	'phi' operation 6 bit ('read_col_new_0', src/snn_top_hls.cpp:562) with incoming values : ('trunc_ln562', src/snn_top_hls.cpp:562) [504]  (0.000 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 1.000ns
The critical path consists of the following:
	'load' operation 14 bit ('weight_sum_loc_load') on local variable 'weight_sum_loc' [522]  (0.000 ns)
	s_axi write operation ('write_ln601', src/snn_top_hls.cpp:601) on port 'weight_sum_reg' (src/snn_top_hls.cpp:601) [524]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
