{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732587378403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732587378403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 10:16:18 2024 " "Processing started: Tue Nov 26 10:16:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732587378403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732587378403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalDesign -c FinalDesign_zyq " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalDesign -c FinalDesign_zyq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732587378403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1732587378909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividersmall_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file dividersmall_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividersmall_zyq " "Found entity 1: dividersmall_zyq" {  } { { "dividersmall_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividersmall_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587378981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587378981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finaldesign_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file finaldesign_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalDesign_zyq " "Found entity 1: FinalDesign_zyq" {  } { { "FinalDesign_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587378988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587378988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dividerbig_zyq.v(6) " "Verilog HDL information at dividerbig_zyq.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "dividerbig_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividerbig_zyq.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1732587378999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerbig_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file dividerbig_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividerbig_zyq " "Found entity 1: dividerbig_zyq" {  } { { "dividerbig_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividerbig_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ymq38_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file ymq38_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ymq38_zyq " "Found entity 1: ymq38_zyq" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ymq47_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file ymq47_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ymq47_zyq " "Found entity 1: ymq47_zyq" {  } { { "ymq47_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq47_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter7_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file counter7_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter7_zyq " "Found entity 1: Counter7_zyq" {  } { { "Counter7_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Counter7_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_81_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file select_81_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_81_zyq " "Found entity 1: Select_81_zyq" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smgshow_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file smgshow_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 smgshow_zyq " "Found entity 1: smgshow_zyq" {  } { { "smgshow_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/smgshow_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "get_key_zyq.v(20) " "Verilog HDL information at get_key_zyq.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1732587379089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/get_key_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/get_key_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_key_zyq " "Found entity 1: get_key_zyq" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3_zyq " "Found entity 1: Counter3_zyq" {  } { { "Counter3_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Counter3_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smmout_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file smmout_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 smmout_zyq " "Found entity 1: smmout_zyq" {  } { { "smmout_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/smmout_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_status_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file get_status_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_status_zyq " "Found entity 1: get_status_zyq" {  } { { "get_status_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/get_status_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judge_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file judge_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 judge_zyq " "Found entity 1: judge_zyq" {  } { { "judge_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/judge_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "work_zyq.v(21) " "Verilog HDL information at work_zyq.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1732587379135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file work_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 work_zyq " "Found entity 1: work_zyq" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncd_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncd_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debouncd_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/debouncd_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finaldesign_zyq_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file finaldesign_zyq_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalDesign_zyq_tb " "Found entity 1: FinalDesign_zyq_tb" {  } { { "FinalDesign_zyq_tb.v" "" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividertest_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file dividertest_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividertest_zyq " "Found entity 1: dividertest_zyq" {  } { { "dividertest_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividertest_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividertest2_zyq.v 1 1 " "Found 1 design units, including 1 entities, in source file dividertest2_zyq.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividertest2_zyq " "Found entity 1: dividertest2_zyq" {  } { { "dividertest2_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividertest2_zyq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587379187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587379187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalDesign_zyq " "Elaborating entity \"FinalDesign_zyq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732587379551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividersmall_zyq dividersmall_zyq:div1 " "Elaborating entity \"dividersmall_zyq\" for hierarchy \"dividersmall_zyq:div1\"" {  } { { "FinalDesign_zyq.v" "div1" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dividersmall_zyq.v(19) " "Verilog HDL assignment warning at dividersmall_zyq.v(19): truncated value with size 32 to match size of target (9)" {  } { { "dividersmall_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividersmall_zyq.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379589 "|FinalDesign_zyq|dividersmall_zyq:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerbig_zyq dividerbig_zyq:div2 " "Elaborating entity \"dividerbig_zyq\" for hierarchy \"dividerbig_zyq:div2\"" {  } { { "FinalDesign_zyq.v" "div2" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 dividerbig_zyq.v(14) " "Verilog HDL assignment warning at dividerbig_zyq.v(14): truncated value with size 32 to match size of target (21)" {  } { { "dividerbig_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/dividerbig_zyq.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379619 "|FinalDesign_zyq|dividerbig_zyq:div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_key_zyq get_key_zyq:gk " "Elaborating entity \"get_key_zyq\" for hierarchy \"get_key_zyq:gk\"" {  } { { "FinalDesign_zyq.v" "gk" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 get_key_zyq.v(21) " "Verilog HDL assignment warning at get_key_zyq.v(21): truncated value with size 32 to match size of target (2)" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379641 "|FinalDesign_zyq|get_key_zyq:gk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 get_key_zyq.v(32) " "Verilog HDL assignment warning at get_key_zyq.v(32): truncated value with size 32 to match size of target (3)" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379641 "|FinalDesign_zyq|get_key_zyq:gk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 get_key_zyq.v(42) " "Verilog HDL assignment warning at get_key_zyq.v(42): truncated value with size 32 to match size of target (3)" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379641 "|FinalDesign_zyq|get_key_zyq:gk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 get_key_zyq.v(52) " "Verilog HDL assignment warning at get_key_zyq.v(52): truncated value with size 32 to match size of target (3)" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379641 "|FinalDesign_zyq|get_key_zyq:gk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 get_key_zyq.v(62) " "Verilog HDL assignment warning at get_key_zyq.v(62): truncated value with size 32 to match size of target (3)" {  } { { "output_files/get_key_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/output_files/get_key_zyq.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379641 "|FinalDesign_zyq|get_key_zyq:gk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work_zyq work_zyq:work " "Elaborating entity \"work_zyq\" for hierarchy \"work_zyq:work\"" {  } { { "FinalDesign_zyq.v" "work" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digits work_zyq.v(12) " "Verilog HDL or VHDL warning at work_zyq.v(12): object \"digits\" assigned a value but never read" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732587379665 "|FinalDesign_zyq|work_zyq:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 work_zyq.v(95) " "Verilog HDL assignment warning at work_zyq.v(95): truncated value with size 32 to match size of target (4)" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379665 "|FinalDesign_zyq|work_zyq:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smgshow_zyq smgshow_zyq:smg " "Elaborating entity \"smgshow_zyq\" for hierarchy \"smgshow_zyq:smg\"" {  } { { "FinalDesign_zyq.v" "smg" { Text "D:/Myverilogspace/FinalDesign/FinalDesign_zyq.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter7_zyq smgshow_zyq:smg\|Counter7_zyq:cnt7 " "Elaborating entity \"Counter7_zyq\" for hierarchy \"smgshow_zyq:smg\|Counter7_zyq:cnt7\"" {  } { { "smgshow_zyq.v" "cnt7" { Text "D:/Myverilogspace/FinalDesign/smgshow_zyq.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter7_zyq.v(10) " "Verilog HDL assignment warning at Counter7_zyq.v(10): truncated value with size 32 to match size of target (3)" {  } { { "Counter7_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Counter7_zyq.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732587379701 "|FinalDesign_zyq|smgshow_zyq:comb_3|Counter7_zyq:cnt7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ymq38_zyq smgshow_zyq:smg\|ymq38_zyq:ymq38 " "Elaborating entity \"ymq38_zyq\" for hierarchy \"smgshow_zyq:smg\|ymq38_zyq:ymq38\"" {  } { { "smgshow_zyq.v" "ymq38" { Text "D:/Myverilogspace/FinalDesign/smgshow_zyq.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379703 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ymq38_zyq.v(6) " "Verilog HDL Always Construct warning at ymq38_zyq.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732587379720 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ymq38_zyq.v(8) " "Inferred latch for \"out\[0\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379720 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ymq38_zyq.v(8) " "Inferred latch for \"out\[1\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379720 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ymq38_zyq.v(8) " "Inferred latch for \"out\[2\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379720 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ymq38_zyq.v(8) " "Inferred latch for \"out\[3\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379720 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ymq38_zyq.v(8) " "Inferred latch for \"out\[4\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379721 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ymq38_zyq.v(8) " "Inferred latch for \"out\[5\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379721 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ymq38_zyq.v(8) " "Inferred latch for \"out\[6\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379721 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ymq38_zyq.v(8) " "Inferred latch for \"out\[7\]\" at ymq38_zyq.v(8)" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732587379721 "|FinalDesign_zyq|smgshow_zyq:comb_3|ymq38_zyq:ymq38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_81_zyq smgshow_zyq:smg\|Select_81_zyq:sel81 " "Elaborating entity \"Select_81_zyq\" for hierarchy \"smgshow_zyq:smg\|Select_81_zyq:sel81\"" {  } { { "smgshow_zyq.v" "sel81" { Text "D:/Myverilogspace/FinalDesign/smgshow_zyq.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379723 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data0 Select_81_zyq.v(9) " "Verilog HDL Always Construct warning at Select_81_zyq.v(9): variable \"data0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 Select_81_zyq.v(10) " "Verilog HDL Always Construct warning at Select_81_zyq.v(10): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 Select_81_zyq.v(11) " "Verilog HDL Always Construct warning at Select_81_zyq.v(11): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data3 Select_81_zyq.v(12) " "Verilog HDL Always Construct warning at Select_81_zyq.v(12): variable \"data3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data4 Select_81_zyq.v(13) " "Verilog HDL Always Construct warning at Select_81_zyq.v(13): variable \"data4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data5 Select_81_zyq.v(14) " "Verilog HDL Always Construct warning at Select_81_zyq.v(14): variable \"data5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data6 Select_81_zyq.v(15) " "Verilog HDL Always Construct warning at Select_81_zyq.v(15): variable \"data6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data7 Select_81_zyq.v(16) " "Verilog HDL Always Construct warning at Select_81_zyq.v(16): variable \"data7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Select_81_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/Select_81_zyq.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732587379743 "|FinalDesign_zyq|smgshow_zyq:comb_3|Select_81_zyq:sel81"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ymq47_zyq smgshow_zyq:smg\|ymq47_zyq:y47 " "Elaborating entity \"ymq47_zyq\" for hierarchy \"smgshow_zyq:smg\|ymq47_zyq:y47\"" {  } { { "smgshow_zyq.v" "y47" { Text "D:/Myverilogspace/FinalDesign/smgshow_zyq.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587379745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[0\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[0\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[2\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[2\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[3\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[3\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[4\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[4\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[5\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[5\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[6\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[6\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[7\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[7\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[1\] " "LATCH primitive \"smgshow_zyq:smg\|ymq38_zyq:ymq38\|out\[1\]\" is permanently enabled" {  } { { "ymq38_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/ymq38_zyq.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732587379905 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div0\"" {  } { { "work_zyq.v" "Div0" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div1\"" {  } { { "work_zyq.v" "Div1" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div2\"" {  } { { "work_zyq.v" "Div2" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div3\"" {  } { { "work_zyq.v" "Div3" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div4\"" {  } { { "work_zyq.v" "Div4" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod4\"" {  } { { "work_zyq.v" "Mod4" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div5\"" {  } { { "work_zyq.v" "Div5" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div6\"" {  } { { "work_zyq.v" "Div6" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod6\"" {  } { { "work_zyq.v" "Mod6" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Div7\"" {  } { { "work_zyq.v" "Div7" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod7\"" {  } { { "work_zyq.v" "Mod7" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod5\"" {  } { { "work_zyq.v" "Mod5" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod2\"" {  } { { "work_zyq.v" "Mod2" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod3\"" {  } { { "work_zyq.v" "Mod3" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod1\"" {  } { { "work_zyq.v" "Mod1" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "work_zyq:work\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"work_zyq:work\|Mod0\"" {  } { { "work_zyq.v" "Mod0" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1732587380581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "work_zyq:work\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"work_zyq:work\|lpm_divide:Div0\"" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "work_zyq:work\|lpm_divide:Div0 " "Instantiated megafunction \"work_zyq:work\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587380654 ""}  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732587380654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587380739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587380739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587380777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587380777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587380879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587380879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587380962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587380962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587380999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587380999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "work_zyq:work\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"work_zyq:work\|lpm_divide:Div1\"" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "work_zyq:work\|lpm_divide:Div1 " "Instantiated megafunction \"work_zyq:work\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381057 ""}  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732587381057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587381138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587381138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587381218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587381218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587381293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587381293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587381346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587381346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "work_zyq:work\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"work_zyq:work\|lpm_divide:Mod4\"" {  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "work_zyq:work\|lpm_divide:Mod4 " "Instantiated megafunction \"work_zyq:work\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732587381438 ""}  } { { "work_zyq.v" "" { Text "D:/Myverilogspace/FinalDesign/work_zyq.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732587381438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "D:/Myverilogspace/FinalDesign/db/lpm_divide_eho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732587381518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732587381518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732587395192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Myverilogspace/FinalDesign/output_files/FinalDesign_zyq.map.smsg " "Generated suppressed messages file D:/Myverilogspace/FinalDesign/output_files/FinalDesign_zyq.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1732587397068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732587397766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732587397766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8671 " "Implemented 8671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732587398938 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732587398938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8643 " "Implemented 8643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732587398938 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1732587398938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732587398938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732587398984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 10:16:38 2024 " "Processing ended: Tue Nov 26 10:16:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732587398984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732587398984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732587398984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732587398984 ""}
