{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 18:02:02 2019 " "Info: Processing started: Thu Apr 18 18:02:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fangcun -c Fangcun " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fangcun -c Fangcun" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../TheOne8/TheOne8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../TheOne8/TheOne8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TheOne8 " "Info: Found entity 1: TheOne8" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Selector1/Selector1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Selector1/Selector1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector1 " "Info: Found entity 1: Selector1" {  } { { "../Selector1/Selector1.bdf" "" { Schematic "H:/mu/Selector1/Selector1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Selector_3/Selector_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Selector_3/Selector_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_3 " "Info: Found entity 1: Selector_3" {  } { { "../Selector_3/Selector_3.bdf" "" { Schematic "H:/mu/Selector_3/Selector_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Scounter8/Scounter8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Scounter8/Scounter8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scounter8 " "Info: Found entity 1: Scounter8" {  } { { "../Scounter8/Scounter8.bdf" "" { Schematic "H:/mu/Scounter8/Scounter8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Scounter2/Scounter2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Scounter2/Scounter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scounter2 " "Info: Found entity 1: Scounter2" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../santaixuantong/santaixuantong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../santaixuantong/santaixuantong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 santaixuantong " "Info: Found entity 1: santaixuantong" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Exper1/Exper1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Exper1/Exper1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Exper1 " "Info: Found entity 1: Exper1" {  } { { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fangcun.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Fangcun.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fangcun " "Info: Found entity 1: Fangcun" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fangcun " "Info: Elaborating entity \"Fangcun\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scounter8 Scounter8:inst5 " "Info: Elaborating entity \"Scounter8\" for hierarchy \"Scounter8:inst5\"" {  } { { "Fangcun.bdf" "inst5" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 8 288 384 264 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scounter2 Scounter8:inst5\|Scounter2:inst7 " "Info: Elaborating entity \"Scounter2\" for hierarchy \"Scounter8:inst5\|Scounter2:inst7\"" {  } { { "../Scounter8/Scounter8.bdf" "inst7" { Schematic "H:/mu/Scounter8/Scounter8.bdf" { { 704 336 432 864 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector1 Scounter8:inst5\|Scounter2:inst7\|Selector1:inst5 " "Info: Elaborating entity \"Selector1\" for hierarchy \"Scounter8:inst5\|Scounter2:inst7\|Selector1:inst5\"" {  } { { "../Scounter2/Scounter2.bdf" "inst5" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { 152 248 376 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exper1 Exper1:inst " "Info: Elaborating entity \"Exper1\" for hierarchy \"Exper1:inst\"" {  } { { "Fangcun.bdf" "inst" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 568 928 1280 664 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst10 " "Warning: Primitive \"AND2\" of instance \"inst10\" not used" {  } { { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 1368 248 312 1416 "inst10" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheOne8 TheOne8:inst2 " "Info: Elaborating entity \"TheOne8\" for hierarchy \"TheOne8:inst2\"" {  } { { "Fangcun.bdf" "inst2" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 336 1088 1312 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "santaixuantong santaixuantong:inst4 " "Info: Elaborating entity \"santaixuantong\" for hierarchy \"santaixuantong:inst4\"" {  } { { "Fangcun.bdf" "inst4" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 520 1784 2104 648 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst5 Exper1:inst6\|inst37 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst5\" to the node \"Exper1:inst6\|inst37\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 32 480 528 64 "inst5" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst7 Exper1:inst6\|inst34 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst7\" to the node \"Exper1:inst6\|inst34\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 184 480 528 216 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst9 Exper1:inst6\|inst31 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst9\" to the node \"Exper1:inst6\|inst31\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 336 480 528 368 "inst9" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst11 Exper1:inst6\|inst28 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst11\" to the node \"Exper1:inst6\|inst28\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 488 480 528 520 "inst11" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst13 Exper1:inst6\|inst26 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst13\" to the node \"Exper1:inst6\|inst26\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 648 480 528 680 "inst13" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst15 Exper1:inst6\|inst25 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst15\" to the node \"Exper1:inst6\|inst25\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 800 480 528 832 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst17 Exper1:inst6\|inst23 " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst17\" to the node \"Exper1:inst6\|inst23\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 960 480 528 992 "inst17" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "santaixuantong:inst4\|inst19 Exper1:inst6\|inst " "Warning: Converted the fan-out from the tri-state buffer \"santaixuantong:inst4\|inst19\" to the node \"Exper1:inst6\|inst\" into an OR gate" {  } { { "../santaixuantong/santaixuantong.bdf" "" { Schematic "H:/mu/santaixuantong/santaixuantong.bdf" { { 1112 480 528 1144 "inst19" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Info: Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 18:02:05 2019 " "Info: Processing ended: Thu Apr 18 18:02:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 18:02:07 2019 " "Info: Processing started: Thu Apr 18 18:02:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fangcun EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Fangcun\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 48 " "Warning: No exact pin location assignment(s) for 10 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2Y " "Info: Pin B2Y not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B2Y } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1672 1688 936 "B2Y" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2Y } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM0 " "Info: Pin ROM0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM0 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1632 1648 936 "ROM0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2Y " "Info: Pin A2Y not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A2Y } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1656 1672 936 "A2Y" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2Y } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM1 " "Info: Pin ROM1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM1 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1600 1616 936 "ROM1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM2 " "Info: Pin ROM2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM2 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1568 1584 936 "ROM2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM3 " "Info: Pin ROM3 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM3 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1536 1552 936 "ROM3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM4 " "Info: Pin ROM4 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM4 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1504 1520 936 "ROM4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM5 " "Info: Pin ROM5 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM5 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1472 1488 936 "ROM5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM6 " "Info: Pin ROM6 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM6 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1440 1456 936 "ROM6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM7 " "Info: Pin ROM7 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ROM7 } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1408 1424 936 "ROM7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPIR " "Info: Destination node CPIR" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPIR } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPIR" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { -16 808 984 0 "CPIR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { uRD } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { -32 808 984 -16 "uRD" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CK } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 288 32 200 304 "CK" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 10 0 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 10 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 11 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 33 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_read " "Warning: Node \"RAM_read\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM_read" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_write " "Warning: Node \"RAM_write\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM_write" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.537 ns register register " "Info: Estimated most critical path is register to register delay of 3.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Scounter8:inst1\|Scounter2:inst7\|inst 1 REG LAB_X15_Y18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y18; Fanout = 5; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scounter8:inst1|Scounter2:inst7|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.589 ns) 1.152 ns Scounter8:inst1\|inst10~21 2 COMB LAB_X14_Y18 4 " "Info: 2: + IC(0.563 ns) + CELL(0.589 ns) = 1.152 ns; Loc. = LAB_X14_Y18; Fanout = 4; COMB Node = 'Scounter8:inst1\|inst10~21'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { Scounter8:inst1|Scounter2:inst7|inst Scounter8:inst1|inst10~21 } "NODE_NAME" } } { "../Scounter8/Scounter8.bdf" "" { Schematic "H:/mu/Scounter8/Scounter8.bdf" { { 400 392 456 448 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.370 ns) 3.429 ns Scounter8:inst1\|Scounter2:inst5\|Selector1:inst7\|inst2 3 COMB LAB_X24_Y18 1 " "Info: 3: + IC(1.907 ns) + CELL(0.370 ns) = 3.429 ns; Loc. = LAB_X24_Y18; Fanout = 1; COMB Node = 'Scounter8:inst1\|Scounter2:inst5\|Selector1:inst7\|inst2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "H:/mu/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.537 ns Scounter8:inst1\|Scounter2:inst5\|inst1 4 REG LAB_X24_Y18 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.537 ns; Loc. = LAB_X24_Y18; Fanout = 5; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 Scounter8:inst1|Scounter2:inst5|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.067 ns ( 30.17 % ) " "Info: Total cell delay = 1.067 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 69.83 % ) " "Info: Total interconnect delay = 2.470 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { Scounter8:inst1|Scounter2:inst7|inst Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 Scounter8:inst1|Scounter2:inst5|inst1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0 0 " "Info: Pin \"R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1 0 " "Info: Pin \"R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2 0 " "Info: Pin \"R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3 0 " "Info: Pin \"R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4 0 " "Info: Pin \"R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5 0 " "Info: Pin \"R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R6 0 " "Info: Pin \"R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R7 0 " "Info: Pin \"R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPIR 0 " "Info: Pin \"CPIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd 0 " "Info: Pin \"rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Info: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN_write " "Info: Following pins have the same output enable: EN_write" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R0 3.3-V LVTTL " "Info: Type bi-directional pin R0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R0 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 2048 2064 824 "R0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R1 3.3-V LVTTL " "Info: Type bi-directional pin R1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R1 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R1" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 2016 2032 824 "R1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R2 3.3-V LVTTL " "Info: Type bi-directional pin R2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R2 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R2" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1984 2000 824 "R2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R3 3.3-V LVTTL " "Info: Type bi-directional pin R3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R3 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R3" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1952 1968 824 "R3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R4 3.3-V LVTTL " "Info: Type bi-directional pin R4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R4 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R4" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1920 1936 824 "R4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R5 3.3-V LVTTL " "Info: Type bi-directional pin R5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R5 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R5" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1888 1904 824 "R5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R6 3.3-V LVTTL " "Info: Type bi-directional pin R6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R6 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R6" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1856 1872 824 "R6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R7 3.3-V LVTTL " "Info: Type bi-directional pin R7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R7 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R7" } } } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1824 1840 824 "R7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 18:02:09 2019 " "Info: Processing ended: Thu Apr 18 18:02:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 18:02:12 2019 " "Info: Processing started: Thu Apr 18 18:02:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 18:02:13 2019 " "Info: Processing ended: Thu Apr 18 18:02:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 18:02:14 2019 " "Info: Processing started: Thu Apr 18 18:02:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 288 32 200 304 "CK" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 480 32 200 496 "CPR1" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 536 32 200 552 "CPR2" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 424 32 200 440 "CPR0" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register Scounter8:inst1\|Scounter2:inst7\|inst1 register Scounter8:inst1\|Scounter2:inst5\|inst 288.85 MHz 3.462 ns Internal " "Info: Clock \"CK\" has Internal fmax of 288.85 MHz between source register \"Scounter8:inst1\|Scounter2:inst7\|inst1\" and destination register \"Scounter8:inst1\|Scounter2:inst5\|inst\" (period= 3.462 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.182 ns + Longest register register " "Info: + Longest register to register delay is 3.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Scounter8:inst1\|Scounter2:inst7\|inst1 1 REG LCFF_X14_Y18_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 6; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.614 ns) 1.101 ns Scounter8:inst1\|inst10~21 2 COMB LCCOMB_X14_Y18_N22 4 " "Info: 2: + IC(0.487 ns) + CELL(0.614 ns) = 1.101 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 4; COMB Node = 'Scounter8:inst1\|inst10~21'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 } "NODE_NAME" } } { "../Scounter8/Scounter8.bdf" "" { Schematic "H:/mu/Scounter8/Scounter8.bdf" { { 400 392 456 448 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.206 ns) 3.074 ns Scounter8:inst1\|Scounter2:inst5\|Selector1:inst5\|inst2~96 3 COMB LCCOMB_X24_Y18_N14 1 " "Info: 3: + IC(1.767 ns) + CELL(0.206 ns) = 3.074 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'Scounter8:inst1\|Scounter2:inst5\|Selector1:inst5\|inst2~96'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "H:/mu/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.182 ns Scounter8:inst1\|Scounter2:inst5\|inst 4 REG LCFF_X24_Y18_N15 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.182 ns; Loc. = LCFF_X24_Y18_N15; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.928 ns ( 29.16 % ) " "Info: Total cell delay = 0.928 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 70.84 % ) " "Info: Total interconnect delay = 2.254 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 {} Scounter8:inst1|inst10~21 {} Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.487ns 1.767ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.266 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 6.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 288 32 200 304 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.202 ns) 2.851 ns inst11 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(1.499 ns) + CELL(0.202 ns) = 2.851 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CK inst11 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.000 ns) 4.679 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.828 ns) + CELL(0.000 ns) = 4.679 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 6.266 ns Scounter8:inst1\|Scounter2:inst5\|inst 4 REG LCFF_X24_Y18_N15 4 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 6.266 ns; Loc. = LCFF_X24_Y18_N15; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 32.21 % ) " "Info: Total cell delay = 2.018 ns ( 32.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.248 ns ( 67.79 % ) " "Info: Total interconnect delay = 4.248 ns ( 67.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.266 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.282 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 6.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 288 32 200 304 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.202 ns) 2.851 ns inst11 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(1.499 ns) + CELL(0.202 ns) = 2.851 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CK inst11 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.000 ns) 4.679 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.828 ns) + CELL(0.000 ns) = 4.679 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 6.282 ns Scounter8:inst1\|Scounter2:inst7\|inst1 4 REG LCFF_X14_Y18_N17 6 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 6.282 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 6; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 32.12 % ) " "Info: Total cell delay = 2.018 ns ( 32.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 67.88 % ) " "Info: Total interconnect delay = 4.264 ns ( 67.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.937ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.266 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.937ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 {} Scounter8:inst1|inst10~21 {} Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.487ns 1.767ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.266 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { CK inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.499ns 1.828ns 0.937ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPR0 register Scounter8:inst1\|Scounter2:inst7\|inst1 register Scounter8:inst1\|Scounter2:inst5\|inst 288.85 MHz 3.462 ns Internal " "Info: Clock \"CPR0\" has Internal fmax of 288.85 MHz between source register \"Scounter8:inst1\|Scounter2:inst7\|inst1\" and destination register \"Scounter8:inst1\|Scounter2:inst5\|inst\" (period= 3.462 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.182 ns + Longest register register " "Info: + Longest register to register delay is 3.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Scounter8:inst1\|Scounter2:inst7\|inst1 1 REG LCFF_X14_Y18_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 6; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.614 ns) 1.101 ns Scounter8:inst1\|inst10~21 2 COMB LCCOMB_X14_Y18_N22 4 " "Info: 2: + IC(0.487 ns) + CELL(0.614 ns) = 1.101 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 4; COMB Node = 'Scounter8:inst1\|inst10~21'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 } "NODE_NAME" } } { "../Scounter8/Scounter8.bdf" "" { Schematic "H:/mu/Scounter8/Scounter8.bdf" { { 400 392 456 448 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.206 ns) 3.074 ns Scounter8:inst1\|Scounter2:inst5\|Selector1:inst5\|inst2~96 3 COMB LCCOMB_X24_Y18_N14 1 " "Info: 3: + IC(1.767 ns) + CELL(0.206 ns) = 3.074 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'Scounter8:inst1\|Scounter2:inst5\|Selector1:inst5\|inst2~96'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "H:/mu/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.182 ns Scounter8:inst1\|Scounter2:inst5\|inst 4 REG LCFF_X24_Y18_N15 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.182 ns; Loc. = LCFF_X24_Y18_N15; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.928 ns ( 29.16 % ) " "Info: Total cell delay = 0.928 ns ( 29.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 70.84 % ) " "Info: Total interconnect delay = 2.254 ns ( 70.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 {} Scounter8:inst1|inst10~21 {} Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.487ns 1.767ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR0 destination 6.896 ns + Shortest register " "Info: + Shortest clock path from clock \"CPR0\" to destination register is 6.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR0 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPR0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 424 32 200 440 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.624 ns) 3.481 ns inst11 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(1.873 ns) + CELL(0.624 ns) = 3.481 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { CPR0 inst11 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.000 ns) 5.309 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.828 ns) + CELL(0.000 ns) = 5.309 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 6.896 ns Scounter8:inst1\|Scounter2:inst5\|inst 4 REG LCFF_X24_Y18_N15 4 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 6.896 ns; Loc. = LCFF_X24_Y18_N15; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 32.98 % ) " "Info: Total cell delay = 2.274 ns ( 32.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.622 ns ( 67.02 % ) " "Info: Total interconnect delay = 4.622 ns ( 67.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.921ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR0 source 6.912 ns - Longest register " "Info: - Longest clock path from clock \"CPR0\" to source register is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR0 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPR0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 424 32 200 440 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.624 ns) 3.481 ns inst11 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(1.873 ns) + CELL(0.624 ns) = 3.481 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { CPR0 inst11 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.000 ns) 5.309 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.828 ns) + CELL(0.000 ns) = 5.309 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 6.912 ns Scounter8:inst1\|Scounter2:inst7\|inst1 4 REG LCFF_X14_Y18_N17 6 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 6.912 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 6; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 32.90 % ) " "Info: Total cell delay = 2.274 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns ( 67.10 % ) " "Info: Total interconnect delay = 4.638 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.937ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.921ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.937ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "3.182 ns" { Scounter8:inst1|Scounter2:inst7|inst1 {} Scounter8:inst1|inst10~21 {} Scounter8:inst1|Scounter2:inst5|Selector1:inst5|inst2~96 {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.487ns 1.767ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst5|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst5|inst {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.921ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst7|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst7|inst1 {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.937ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TheOne8:inst2\|inst ROM7 CPR1 6.447 ns register " "Info: tsu for register \"TheOne8:inst2\|inst\" (data pin = \"ROM7\", clock pin = \"CPR1\") is 6.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.985 ns + Longest pin register " "Info: + Longest pin to register delay is 12.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns ROM7 1 PIN PIN_138 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'ROM7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM7 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 768 1408 1424 936 "ROM7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.832 ns) + CELL(0.651 ns) 8.458 ns Exper1:inst6\|inst17 2 COMB LCCOMB_X15_Y18_N20 1 " "Info: 2: + IC(6.832 ns) + CELL(0.651 ns) = 8.458 ns; Loc. = LCCOMB_X15_Y18_N20; Fanout = 1; COMB Node = 'Exper1:inst6\|inst17'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { ROM7 Exper1:inst6|inst17 } "NODE_NAME" } } { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 64 208 272 112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.624 ns) 10.470 ns Exper1:inst6\|inst18~15 3 COMB LCCOMB_X7_Y18_N24 2 " "Info: 3: + IC(1.388 ns) + CELL(0.624 ns) = 10.470 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 2; COMB Node = 'Exper1:inst6\|inst18~15'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { Exper1:inst6|inst17 Exper1:inst6|inst18~15 } "NODE_NAME" } } { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 40 352 416 88 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.460 ns) 12.985 ns TheOne8:inst2\|inst 4 REG LCFF_X24_Y18_N29 1 " "Info: 4: + IC(2.055 ns) + CELL(0.460 ns) = 12.985 ns; Loc. = LCFF_X24_Y18_N29; Fanout = 1; REG Node = 'TheOne8:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { Exper1:inst6|inst18~15 TheOne8:inst2|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.710 ns ( 20.87 % ) " "Info: Total cell delay = 2.710 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.275 ns ( 79.13 % ) " "Info: Total interconnect delay = 10.275 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "12.985 ns" { ROM7 Exper1:inst6|inst17 Exper1:inst6|inst18~15 TheOne8:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "12.985 ns" { ROM7 {} ROM7~combout {} Exper1:inst6|inst17 {} Exper1:inst6|inst18~15 {} TheOne8:inst2|inst {} } { 0.000ns 0.000ns 6.832ns 1.388ns 2.055ns } { 0.000ns 0.975ns 0.651ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR1 destination 6.498 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR1\" to destination register is 6.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR1 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'CPR1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 480 32 200 496 "CPR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.206 ns) 3.141 ns inst12 2 COMB LCCOMB_X26_Y8_N0 1 " "Info: 2: + IC(1.951 ns) + CELL(0.206 ns) = 3.141 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { CPR1 inst12 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.000 ns) 4.911 ns inst12~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.911 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 6.498 ns TheOne8:inst2\|inst 4 REG LCFF_X24_Y18_N29 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 6.498 ns; Loc. = LCFF_X24_Y18_N29; Fanout = 1; REG Node = 'TheOne8:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst12~clkctrl TheOne8:inst2|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 28.56 % ) " "Info: Total cell delay = 1.856 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.642 ns ( 71.44 % ) " "Info: Total interconnect delay = 4.642 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.498 ns" { CPR1 inst12 inst12~clkctrl TheOne8:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.498 ns" { CPR1 {} CPR1~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst2|inst {} } { 0.000ns 0.000ns 1.951ns 1.770ns 0.921ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "12.985 ns" { ROM7 Exper1:inst6|inst17 Exper1:inst6|inst18~15 TheOne8:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "12.985 ns" { ROM7 {} ROM7~combout {} Exper1:inst6|inst17 {} Exper1:inst6|inst18~15 {} TheOne8:inst2|inst {} } { 0.000ns 0.000ns 6.832ns 1.388ns 2.055ns } { 0.000ns 0.975ns 0.651ns 0.624ns 0.460ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.498 ns" { CPR1 inst12 inst12~clkctrl TheOne8:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.498 ns" { CPR1 {} CPR1~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst2|inst {} } { 0.000ns 0.000ns 1.951ns 1.770ns 0.921ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR0 A2 Scounter8:inst1\|Scounter2:inst6\|inst1 14.240 ns register " "Info: tco from clock \"CPR0\" to destination pin \"A2\" through register \"Scounter8:inst1\|Scounter2:inst6\|inst1\" is 14.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR0 source 6.912 ns + Longest register " "Info: + Longest clock path from clock \"CPR0\" to source register is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR0 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPR0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 424 32 200 440 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.624 ns) 3.481 ns inst11 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(1.873 ns) + CELL(0.624 ns) = 3.481 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { CPR0 inst11 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.000 ns) 5.309 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.828 ns) + CELL(0.000 ns) = 5.309 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 6.912 ns Scounter8:inst1\|Scounter2:inst6\|inst1 4 REG LCFF_X14_Y18_N3 4 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 6.912 ns; Loc. = LCFF_X14_Y18_N3; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst6\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { inst11~clkctrl Scounter8:inst1|Scounter2:inst6|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 32.90 % ) " "Info: Total cell delay = 2.274 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns ( 67.10 % ) " "Info: Total interconnect delay = 4.638 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst6|inst1 {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.937ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.024 ns + Longest register pin " "Info: + Longest register to pin delay is 7.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Scounter8:inst1\|Scounter2:inst6\|inst1 1 REG LCFF_X14_Y18_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N3; Fanout = 4; REG Node = 'Scounter8:inst1\|Scounter2:inst6\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scounter8:inst1|Scounter2:inst6|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "H:/mu/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.370 ns) 1.471 ns Exper1:inst\|inst33 2 COMB LCCOMB_X15_Y18_N12 1 " "Info: 2: + IC(1.101 ns) + CELL(0.370 ns) = 1.471 ns; Loc. = LCCOMB_X15_Y18_N12; Fanout = 1; COMB Node = 'Exper1:inst\|inst33'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { Scounter8:inst1|Scounter2:inst6|inst1 Exper1:inst|inst33 } "NODE_NAME" } } { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 664 352 416 712 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(3.276 ns) 7.024 ns A2 3 PIN PIN_170 0 " "Info: 3: + IC(2.277 ns) + CELL(3.276 ns) = 7.024 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'A2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { Exper1:inst|inst33 A2 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 664 1032 1048 840 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 51.91 % ) " "Info: Total cell delay = 3.646 ns ( 51.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.378 ns ( 48.09 % ) " "Info: Total interconnect delay = 3.378 ns ( 48.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.024 ns" { Scounter8:inst1|Scounter2:inst6|inst1 Exper1:inst|inst33 A2 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.024 ns" { Scounter8:inst1|Scounter2:inst6|inst1 {} Exper1:inst|inst33 {} A2 {} } { 0.000ns 1.101ns 2.277ns } { 0.000ns 0.370ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { CPR0 inst11 inst11~clkctrl Scounter8:inst1|Scounter2:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} Scounter8:inst1|Scounter2:inst6|inst1 {} } { 0.000ns 0.000ns 1.873ns 1.828ns 0.937ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.024 ns" { Scounter8:inst1|Scounter2:inst6|inst1 Exper1:inst|inst33 A2 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.024 ns" { Scounter8:inst1|Scounter2:inst6|inst1 {} Exper1:inst|inst33 {} A2 {} } { 0.000ns 1.101ns 2.277ns } { 0.000ns 0.370ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "AY A3 14.671 ns Longest " "Info: Longest tpd from source pin \"AY\" to destination pin \"A3\" is 14.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns AY 1 PIN PIN_94 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 8; PIN Node = 'AY'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { AY } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 696 1208 1224 864 "AY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.470 ns) + CELL(0.651 ns) 9.085 ns Exper1:inst\|inst30 2 COMB LCCOMB_X15_Y18_N16 1 " "Info: 2: + IC(7.470 ns) + CELL(0.651 ns) = 9.085 ns; Loc. = LCCOMB_X15_Y18_N16; Fanout = 1; COMB Node = 'Exper1:inst\|inst30'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.121 ns" { AY Exper1:inst|inst30 } "NODE_NAME" } } { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 536 352 416 584 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(3.276 ns) 14.671 ns A3 3 PIN PIN_171 0 " "Info: 3: + IC(2.310 ns) + CELL(3.276 ns) = 14.671 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'A3'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { Exper1:inst|inst30 A3 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 664 1016 1032 840 "A3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 33.34 % ) " "Info: Total cell delay = 4.891 ns ( 33.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.780 ns ( 66.66 % ) " "Info: Total interconnect delay = 9.780 ns ( 66.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "14.671 ns" { AY Exper1:inst|inst30 A3 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "14.671 ns" { AY {} AY~combout {} Exper1:inst|inst30 {} A3 {} } { 0.000ns 0.000ns 7.470ns 2.310ns } { 0.000ns 0.964ns 0.651ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "TheOne8:inst3\|inst R7 CPR2 -0.485 ns register " "Info: th for register \"TheOne8:inst3\|inst\" (data pin = \"R7\", clock pin = \"CPR2\") is -0.485 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 6.747 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to destination register is 6.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CPR2 1 CLK PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 1; CLK Node = 'CPR2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 536 32 200 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.370 ns) 3.320 ns inst13 2 COMB LCCOMB_X26_Y8_N28 1 " "Info: 2: + IC(1.986 ns) + CELL(0.370 ns) = 3.320 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CPR2 inst13 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.000 ns) 5.156 ns inst13~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.836 ns) + CELL(0.000 ns) = 5.156 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 6.747 ns TheOne8:inst3\|inst 4 REG LCFF_X7_Y18_N25 1 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 6.747 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 1; REG Node = 'TheOne8:inst3\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst13~clkctrl TheOne8:inst3|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 29.64 % ) " "Info: Total cell delay = 2.000 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.747 ns ( 70.36 % ) " "Info: Total interconnect delay = 4.747 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst3|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst3|inst {} } { 0.000ns 0.000ns 1.986ns 1.836ns 0.925ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.538 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R7 1 PIN PIN_201 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'R7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R7 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1824 1840 824 "R7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns R7~0 2 COMB IOC_X3_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 1; COMB Node = 'R7~0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { R7 R7~0 } "NODE_NAME" } } { "Fangcun.bdf" "" { Schematic "H:/mu/Fangcun/Fangcun.bdf" { { 648 1824 1840 824 "R7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.070 ns) + CELL(0.366 ns) 7.430 ns Exper1:inst6\|inst18~15 3 COMB LCCOMB_X7_Y18_N24 2 " "Info: 3: + IC(6.070 ns) + CELL(0.366 ns) = 7.430 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 2; COMB Node = 'Exper1:inst6\|inst18~15'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.436 ns" { R7~0 Exper1:inst6|inst18~15 } "NODE_NAME" } } { "../Exper1/Exper1.bdf" "" { Schematic "H:/mu/Exper1/Exper1.bdf" { { 40 352 416 88 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.538 ns TheOne8:inst3\|inst 4 REG LCFF_X7_Y18_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.538 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 1; REG Node = 'TheOne8:inst3\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Exper1:inst6|inst18~15 TheOne8:inst3|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "H:/mu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.468 ns ( 19.47 % ) " "Info: Total cell delay = 1.468 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.070 ns ( 80.53 % ) " "Info: Total interconnect delay = 6.070 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.538 ns" { R7 R7~0 Exper1:inst6|inst18~15 TheOne8:inst3|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.538 ns" { R7 {} R7~0 {} Exper1:inst6|inst18~15 {} TheOne8:inst3|inst {} } { 0.000ns 0.000ns 6.070ns 0.000ns } { 0.000ns 0.994ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst3|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst3|inst {} } { 0.000ns 0.000ns 1.986ns 1.836ns 0.925ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.538 ns" { R7 R7~0 Exper1:inst6|inst18~15 TheOne8:inst3|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.538 ns" { R7 {} R7~0 {} Exper1:inst6|inst18~15 {} TheOne8:inst3|inst {} } { 0.000ns 0.000ns 6.070ns 0.000ns } { 0.000ns 0.994ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 18:02:15 2019 " "Info: Processing ended: Thu Apr 18 18:02:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
