timestamp 1746770961
version 8.3
tech scmos
style HP0.5um(hpcmos14tb)from:N9AE
scale 1000 1 30
resistclasses 2800 2300 713000 713000 1 2500 2500 70 70 50
use REG0v2 REG0v2_0 1 0 -158 0 1 -2136
use REG8v2 REG8v2_6 1 0 6 0 1 -1960
use REG8v2 REG8v2_5 1 0 6 0 1 -1620
use REG8v2 REG8v2_4 1 0 6 0 1 -1280
use REG8v2 REG8v2_3 1 0 6 0 1 -940
use Decoder_4x8 Decoder_4x8_1 1 0 -727 0 1 -575
use REG8v2 REG8v2_2 1 0 6 0 1 -600
use Decoder_4x8 Decoder_4x8_0 1 0 -508 0 1 -327
use REG8v2 REG8v2_1 1 0 6 0 1 -260
use Decoder_Inv_4x8 Decoder_Inv_4x8_0 1 0 -604 0 1 -156
use REG8v2 REG8v2_0 1 0 6 0 1 80
use 8bitMUX2to1 8bitMUX2to1_0 1 0 -578 0 1 232
node "m2_n86_n109#" 0 96.912 -86 -109 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 26 0 0
node "m1_732_n2212#" 38 50399.5 732 -2212 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8776 4396 0 0 0 0
node "m1_n401_n2140#" 31 19928 -401 -2140 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1008 512 6004 3010 0 0
node "m1_n182_n2132#" 31 16801 -182 -2132 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108 62 6964 3490 0 0
node "m1_86_n2124#" 0 174.096 86 -2124 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n442_n2024#" 32 23407.8 -442 -2024 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1792 904 5540 2778 0 0
node "m1_n223_n2016#" 32 20457.7 -223 -2016 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 916 466 6500 3258 0 0
node "reg_six7" 0 414.36 2910 -1960 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six6" 0 414.36 2910 -1952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six5" 0 414.36 2910 -1944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six4" 0 414.36 2910 -1936 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six3" 0 414.36 2910 -1928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six2" 0 414.36 2910 -1920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six1" 0 414.36 2910 -1912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_six0" 0 414.36 2910 -1904 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n102_n1800#" 32 19015.8 -102 -1800 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 564 290 6864 3440 0 0
node "m1_n483_n1684#" 27 21137 -483 -1684 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1956 986 4180 2098 0 0
node "m1_n264_n1676#" 27 18226 -264 -1676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1080 548 5140 2578 0 0
node "reg_five7" 0 414.36 2910 -1620 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five6" 0 414.36 2910 -1612 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five5" 0 414.36 2910 -1604 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five4" 0 414.36 2910 -1596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five3" 0 414.36 2910 -1588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five2" 0 414.36 2910 -1580 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five1" 0 414.36 2910 -1572 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_five0" 0 414.36 2910 -1564 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n118_n1460#" 26 15549.6 -118 -1460 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528 272 5440 2728 0 0
node "m1_n524_n1344#" 22 18866.2 -524 -1344 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2120 1068 2820 1418 0 0
node "m1_n305_n1336#" 22 15994.4 -305 -1336 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1244 630 3780 1898 0 0
node "reg_four7" 0 414.36 2910 -1280 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four6" 0 414.36 2910 -1272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four5" 0 414.36 2910 -1264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four4" 0 414.36 2910 -1256 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four3" 0 414.36 2910 -1248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four2" 0 414.36 2910 -1240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four1" 0 414.36 2910 -1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_four0" 0 414.36 2910 -1224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_2930_n1216#" 0 138.96 2930 -1216 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1208#" 0 138.96 2930 -1208 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1200#" 0 138.96 2930 -1200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1192#" 0 138.96 2930 -1192 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1184#" 0 138.96 2930 -1184 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1176#" 0 138.96 2930 -1176 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1168#" 0 138.96 2930 -1168 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2930_n1160#" 0 138.96 2930 -1160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n134_n1120#" 20 12783.3 -134 -1120 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 592 304 4080 2048 0 0
node "m1_n565_n1004#" 17 16801.9 -565 -1004 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2320 1168 1460 738 0 0
node "m1_n346_n996#" 17 13762.7 -346 -996 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1408 712 2420 1218 0 0
node "reg_three7" 0 414.36 2910 -940 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three6" 0 414.36 2910 -932 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three5" 0 414.36 2910 -924 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three4" 0 414.36 2910 -916 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three3" 0 414.36 2910 -908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three2" 0 414.36 2910 -900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three1" 0 414.36 2910 -892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_three0" 0 414.36 2910 -884 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n150_n780#" 15 10017.1 -150 -780 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 656 336 2720 1368 0 0
node "m1_n606_n664#" 11 14334.3 -606 -664 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2448 1232 104 60 0 0
node "m1_n387_n656#" 12 11531.1 -387 -656 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1572 794 1060 538 0 0
node "B_sel2" 1 1148.76 -785 -623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 192 104 0 0 0 0
node "B_sel1" 1 781.56 -785 -607 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128 72 0 0 0 0
node "reg_two7" 0 414.36 2909 -600 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two6" 0 414.36 2909 -592 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "B_sel0" 0 414.36 -785 -591 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two5" 0 414.36 2909 -584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two4" 0 414.36 2909 -576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n785_n579#" 0 174.096 -785 -579 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "reg_two3" 0 414.36 2909 -568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two2" 0 414.36 2909 -560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two1" 0 414.36 2909 -552 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_two0" 0 414.36 2909 -544 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n166_n440#" 10 7999.52 -166 -440 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 808 412 1440 728 0 0
node "m1_n396_n575#" 10 10936.5 -396 -575 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1660 846 588 302 0 0
node "A_sel2" 5 6174.81 -785 -375 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1068 542 0 0 0 0
node "A_sel1" 4 5807.61 -785 -359 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1004 510 0 0 0 0
node "A_sel0" 4 5440.41 -785 -343 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 940 478 0 0 0 0
node "m1_n647_n476#" 16 17378.4 -647 -476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2628 1330 988 510 0 0
node "reg_one7" 0 414.36 2909 -260 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_one6" 0 414.36 2909 -252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_one5" 0 414.36 2909 -244 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n176_n243#" 5 5531.58 -176 -243 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 776 404 436 226 0 0
node "reg_one4" 0 414.36 2909 -236 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_one3" 0 414.36 2909 -228 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "m1_n428_n228#" 11 11827 -428 -228 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1756 894 716 374 0 0
node "reg_one2" 0 414.36 2909 -220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_one1" 0 414.36 2909 -212 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_one0" 0 414.36 2909 -204 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "C_sel2" 4 5440.41 -785 -140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 940 478 0 0 0 0
node "C_sel1" 4 5073.21 -785 -124 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 876 446 0 0 0 0
node "C_sel0" 4 4797.81 -785 -108 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828 422 0 0 0 0
node "m1_n182_n100#" 4 4571.71 -182 -100 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 784 400 16 16 0 0
node "C_sel3" 3 4456.96 -785 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 764 390 16 16 0 0
node "m1_n82_n92#" 2 2273.31 -82 -92 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 388 202 0 0 0 0
node "m1_n82_n8#" 2 2250.36 -82 -8 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384 200 0 0 0 0
node "B7" 101 96859 732 -2276 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12892 6510 9984 5000 0 0
node "m1_n688_n468#" 23 21514.9 -688 -468 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2796 1414 2348 1190 0 0
node "B6" 101 96273.8 732 -2268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "m1_n469_n220#" 15 14282.3 -469 -220 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1916 974 1376 704 0 0
node "B5" 101 96273.8 732 -2260 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "B4" 101 96273.8 732 -2252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "B3" 101 96273.8 732 -2244 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "B2" 101 96273.8 732 -2236 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "B1" 101 96273.8 732 -2228 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "B0" 101 96273.8 732 -2220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12888 6508 9984 5000 0 0
node "reg_zero7" 0 414.36 2909 80 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero6" 0 414.36 2909 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero5" 0 414.36 2909 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero4" 0 414.36 2909 104 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero3" 0 414.36 2909 112 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero2" 0 414.36 2909 120 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero1" 0 414.36 2909 128 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "reg_zero0" 0 414.36 2909 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0
node "A7" 91 81306 732 -2204 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n68_144#" 46 28017.6 -68 144 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1712 912 8528 4280 0 0
node "Imm7" 15 17455.2 -785 144 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2852 1434 576 296 0 0
node "A6" 91 80814.1 732 -2196 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n132_152#" 47 29056 -132 152 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1968 1040 8528 4280 0 0
node "Imm6" 14 15947.3 -785 152 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2596 1306 544 280 0 0
node "A5" 91 80814.1 732 -2188 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n196_160#" 48 30564 -196 160 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2224 1168 8528 4280 0 0
node "Imm5" 12 14478.5 -785 160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2340 1178 512 264 0 0
node "A4" 91 80814.1 732 -2180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n260_168#" 49 32032.8 -260 168 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2480 1296 8528 4280 0 0
node "Imm4" 11 12970.5 -785 168 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2084 1050 480 248 0 0
node "A3" 91 80814.1 732 -2172 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n324_176#" 50 33501.6 -324 176 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2736 1424 8528 4280 0 0
node "Imm3" 10 11462.5 -785 176 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1828 922 448 232 0 0
node "A2" 91 80814.1 732 -2164 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n388_184#" 51 34970.4 -388 184 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2992 1552 8528 4280 0 0
node "Imm2" 9 9954.56 -785 184 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1572 794 416 216 0 0
node "A1" 91 80814.1 732 -2156 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n452_192#" 53 36439.2 -452 192 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3248 1680 8528 4280 0 0
node "Imm1" 7 8446.59 -785 192 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1316 666 384 200 0 0
node "A0" 91 80743.8 732 -2148 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10584 5348 9984 5000 0 0
node "m1_n516_200#" 54 38329.6 -516 200 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3504 1808 8528 4280 0 0
node "Imm0" 6 6938.62 -785 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1060 538 352 184 0 0
node "m1_n188_216#" 10 7873.79 -188 216 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 860 438 1320 676 0 0
node "m1_15_n1816#" 38 20674.9 15 -1816 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 112 8176 4096 0 0
node "CLK" 14 18384.2 -785 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3196 1606 0 0 0 0
node "Imm_en" 4 4935.51 -785 240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 852 434 0 0 0 0
node "m1_n62_248#" 1 1814.31 -62 248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "VSS" 123 128163 -799 -2124 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18296 9226 9520 4776 0 0
node "C7" 1 467.856 -101 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C6" 1 467.856 -165 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C5" 1 467.856 -229 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C4" 1 467.856 -293 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C3" 1 467.856 -357 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C2" 1 467.856 -421 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C1" 1 467.856 -485 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "C0" 1 467.856 -549 311 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 136 76 0 0
node "m1_n63_332#" 1 1860.21 -63 332 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316 166 0 0 0 0
node "VDD" 125 131299 -807 -2040 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18800 9472 9504 4760 0 0
cap "m1_n182_n100#" "m2_n86_n109#" 51.024
cap "m1_n516_200#" "m1_n524_n1344#" 156.768
cap "m1_n132_152#" "m1_n134_n1120#" 156.768
cap "m1_n182_n100#" "m1_n166_n440#" 156.768
cap "VSS" "C_sel3" 2135.55
cap "A0" "B4" 1254.14
cap "A1" "B1" 1254.14
cap "m1_n196_160#" "m1_n68_144#" 2016.17
cap "VDD" "m1_n102_n1800#" 627.072
cap "reg_four0" "reg_four1" 184.696
cap "m1_n134_n1120#" "m1_n118_n1460#" 156.768
cap "m1_n150_n780#" "m1_n102_n1800#" 156.768
cap "m1_n324_176#" "m1_n264_n1676#" 156.768
cap "m1_n132_152#" "m1_n118_n1460#" 156.768
cap "m1_n688_n468#" "m1_n346_n996#" 156.768
cap "m1_n469_n220#" "m1_n134_n1120#" 156.768
cap "m1_n132_152#" "m1_n469_n220#" 156.768
cap "A6" "B5" 1254.14
cap "A7" "B2" 1254.14
cap "reg_zero4" "reg_zero5" 184.696
cap "m1_n565_n1004#" "m1_n223_n2016#" 156.768
cap "reg_two6" "reg_two7" 184.696
cap "m1_n647_n476#" "m1_n346_n996#" 156.768
cap "m1_n688_n468#" "m1_n305_n1336#" 156.768
cap "m1_n469_n220#" "m1_n118_n1460#" 156.768
cap "m1_n260_168#" "m1_n396_n575#" 156.768
cap "B5" "B6" 56056.4
cap "B3" "B7" 2278.68
cap "m1_n264_n1676#" "m1_n483_n1684#" 3116.74
cap "m1_n524_n1344#" "m1_n223_n2016#" 156.768
cap "m1_n516_200#" "m1_n452_192#" 25398.4
cap "B0" "m1_732_n2212#" 25326.4
cap "VDD" "m1_n196_160#" 627.072
cap "m1_n606_n664#" "m1_n346_n996#" 156.768
cap "m1_n647_n476#" "m1_n305_n1336#" 156.768
cap "A0" "m1_2930_n1176#" 51.024
cap "m1_n388_184#" "m1_n346_n996#" 156.768
cap "m1_n196_160#" "m1_n150_n780#" 156.768
cap "m1_n688_n468#" "m1_n176_n243#" 156.768
cap "m1_2930_n1168#" "m1_2930_n1176#" 46.174
cap "m1_n606_n664#" "m1_n305_n1336#" 156.768
cap "m1_n388_184#" "m1_n305_n1336#" 156.768
cap "VSS" "m1_n102_n1800#" 2000.75
cap "m1_n176_n243#" "m1_n647_n476#" 309.618
cap "m1_n516_200#" "m1_n82_n8#" 156.768
cap "A0" "B7" 1228.63
cap "A2" "B3" 1254.14
cap "A3" "B0" 1254.14
cap "Imm7" "m1_n68_144#" 1167.07
cap "A6" "A7" 49271.9
cap "m1_n260_168#" "m1_n102_n1800#" 156.768
cap "reg_two1" "reg_two2" 184.696
cap "m1_15_n1816#" "m1_n166_n440#" 156.768
cap "m1_n388_184#" "m1_n176_n243#" 156.768
cap "m1_n324_176#" "m1_n428_n228#" 156.768
cap "m1_n132_152#" "m1_n82_n92#" 156.768
cap "m1_n68_144#" "m1_n688_n468#" 156.768
cap "A7" "B6" 1254.14
cap "reg_five1" "reg_five2" 184.696
cap "m1_n452_192#" "m1_n387_n656#" 156.768
cap "m1_n68_144#" "m1_n647_n476#" 156.768
cap "m1_n469_n220#" "m1_n82_n92#" 156.768
cap "VSS" "m1_n196_160#" 627.072
cap "m1_n452_192#" "Imm2" 849.378
cap "A0" "A2" 2194.75
cap "m1_n516_200#" "Imm3" 156.768
cap "CLK" "m1_n260_168#" 156.768
cap "reg_three5" "reg_three6" 184.696
cap "A0" "m1_2930_n1216#" 51.024
cap "m1_n324_176#" "m1_n134_n1120#" 156.768
cap "m1_n68_144#" "m1_n606_n664#" 156.768
cap "m1_n260_168#" "m1_n196_160#" 22188.7
cap "m1_n324_176#" "m1_n132_152#" 2194.75
cap "m1_n388_184#" "m1_n68_144#" 2016.17
cap "m1_n223_n2016#" "m1_n182_n2132#" 156.768
cap "m1_n516_200#" "m1_n264_n1676#" 156.768
cap "m1_n324_176#" "m1_n118_n1460#" 156.768
cap "m1_n688_n468#" "m1_n150_n780#" 156.768
cap "m1_n176_n243#" "m1_n166_n440#" 156.768
cap "m1_n324_176#" "m1_n469_n220#" 156.768
cap "A3" "B5" 1254.14
cap "A4" "B2" 1254.14
cap "reg_four5" "reg_four6" 184.696
cap "m1_n565_n1004#" "m1_n102_n1800#" 156.768
cap "VDD" "m1_n442_n2024#" 627.072
cap "m1_n387_n656#" "m1_n182_n2132#" 156.768
cap "m1_n132_152#" "m1_n483_n1684#" 156.768
cap "reg_two3" "reg_two4" 184.696
cap "m1_n647_n476#" "m1_n150_n780#" 156.768
cap "m1_n452_192#" "m1_n396_n575#" 156.768
cap "m1_n68_144#" "m1_n182_n100#" 156.768
cap "B1" "B2" 56260.2
cap "B0" "B3" 2508.29
cap "CLK" "m1_n188_216#" 2354.87
cap "m1_n524_n1344#" "m1_n102_n1800#" 156.768
cap "A7" "m1_732_n2212#" 25326.4
cap "VDD" "m1_n388_184#" 627.072
cap "m1_n606_n664#" "m1_n150_n780#" 156.768
cap "m1_n388_184#" "m1_n150_n780#" 156.768
cap "m1_n68_144#" "m1_n166_n440#" 156.768
cap "m1_n188_216#" "m1_n196_160#" 589.843
cap "Imm2" "Imm3" 4559.68
cap "CLK" "Imm6" 156.768
cap "reg_six2" "reg_six3" 184.696
cap "m1_n264_n1676#" "m1_n223_n2016#" 156.768
cap "m1_n196_160#" "m1_n565_n1004#" 156.768
cap "A0" "B0" 1254.14
cap "m1_n196_160#" "Imm6" 849.378
cap "A4" "A6" 2194.75
cap "m1_n260_168#" "Imm7" 156.768
cap "A3" "A7" 2016.17
cap "m1_2930_n1208#" "m1_2930_n1216#" 46.174
cap "m1_n346_n996#" "m1_n305_n1336#" 156.768
cap "m1_n387_n656#" "m1_n264_n1676#" 156.768
cap "m1_n396_n575#" "m1_n182_n2132#" 156.768
cap "m1_n452_192#" "m1_n102_n1800#" 156.768
cap "m1_n196_160#" "m1_n524_n1344#" 156.768
cap "VSS" "m1_n442_n2024#" 627.072
cap "m1_n182_n100#" "m1_n150_n780#" 51.024
cap "m1_n516_200#" "m1_n428_n228#" 156.768
cap "m1_n324_176#" "m1_n82_n92#" 156.768
cap "m1_n260_168#" "m1_n688_n468#" 156.768
cap "A4" "B6" 1254.14
cap "A5" "B4" 1254.14
cap "A6" "B1" 1254.14
cap "reg_zero2" "reg_zero3" 184.696
cap "m1_n166_n440#" "m1_n150_n780#" 156.768
cap "m1_n260_168#" "m1_n647_n476#" 156.768
cap "B3" "B5" 2508.29
cap "B1" "B6" 2508.29
cap "VSS" "m1_n388_184#" 627.072
cap "Imm0" "m1_n516_200#" 453.774
cap "CLK" "m1_n452_192#" 156.768
cap "reg_five6" "reg_five7" 184.696
cap "m1_n516_200#" "m1_n134_n1120#" 156.768
cap "m1_n260_168#" "m1_n606_n664#" 156.768
cap "m1_n483_n1684#" "m1_n401_n2140#" 156.768
cap "m1_n388_184#" "m1_n260_168#" 2194.75
cap "m1_n452_192#" "m1_n196_160#" 2194.75
cap "m1_n516_200#" "m1_n132_152#" 2041.68
cap "m1_n188_216#" "Imm7" 313.536
cap "m1_n396_n575#" "m1_n264_n1676#" 156.768
cap "m1_n516_200#" "m1_n118_n1460#" 156.768
cap "m1_n68_144#" "m1_n346_n996#" 156.768
cap "reg_one4" "reg_one5" 184.696
cap "m1_n516_200#" "m1_n469_n220#" 156.768
cap "A0" "B5" 1254.14
cap "A1" "B2" 1254.14
cap "Imm6" "Imm7" 7514.82
cap "m1_n324_176#" "m1_n483_n1684#" 156.768
cap "m1_n68_144#" "m1_n305_n1336#" 156.768
cap "m1_n260_168#" "m1_n182_n100#" 156.768
cap "m1_n196_160#" "m1_n82_n8#" 156.768
cap "A5" "B7" 1228.63
cap "A7" "B3" 1254.14
cap "m1_n565_n1004#" "m1_n442_n2024#" 156.768
cap "m1_n260_168#" "m1_n166_n440#" 156.768
cap "m1_n68_144#" "m1_n176_n243#" 156.768
cap "B4" "B7" 2278.68
cap "m1_n264_n1676#" "m1_n102_n1800#" 156.768
cap "m1_n524_n1344#" "m1_n442_n2024#" 156.768
cap "m1_n188_216#" "m1_n388_184#" 156.768
cap "CLK" "Imm3" 156.768
cap "reg_three3" "reg_three4" 184.696
cap "VDD" "m1_n346_n996#" 156.768
cap "m1_n606_n664#" "m1_n565_n1004#" 156.768
cap "m1_n387_n656#" "m1_n134_n1120#" 156.768
cap "A0" "m1_2930_n1184#" 51.024
cap "m1_n388_184#" "m1_n565_n1004#" 156.768
cap "m1_n132_152#" "m1_n387_n656#" 156.768
cap "Imm4" "m1_n260_168#" 861.374
cap "A3" "A4" 49603.3
cap "m1_n324_176#" "Imm5" 156.768
cap "A2" "A5" 2194.75
cap "m1_n388_184#" "Imm6" 156.768
cap "A1" "A6" 2194.75
cap "m1_n452_192#" "Imm7" 156.768
cap "A0" "A7" 2016.17
cap "VDD" "m1_n305_n1336#" 313.536
cap "m1_n606_n664#" "m1_n524_n1344#" 156.768
cap "m1_n387_n656#" "m1_n118_n1460#" 156.768
cap "m1_n388_184#" "m1_n524_n1344#" 156.768
cap "reg_one6" "reg_one7" 184.696
cap "m1_n516_200#" "m1_n82_n92#" 156.768
cap "m1_n452_192#" "m1_n688_n468#" 156.768
cap "A1" "B6" 1254.14
cap "A2" "B4" 1254.14
cap "A3" "B1" 1254.14
cap "reg_four3" "reg_four4" 184.696
cap "m1_n196_160#" "m1_n264_n1676#" 156.768
cap "m1_n176_n243#" "m1_n150_n780#" 156.768
cap "m1_n452_192#" "m1_n647_n476#" 156.768
cap "VSS" "m1_15_n1816#" 204.096
cap "m1_n396_n575#" "m1_n134_n1120#" 156.768
cap "VSS" "m1_n346_n996#" 156.768
cap "m1_n452_192#" "m1_n606_n664#" 156.768
cap "m1_n132_152#" "m1_n396_n575#" 156.768
cap "m1_n688_n468#" "m1_n82_n8#" 156.768
cap "m1_n452_192#" "m1_n388_184#" 24710.8
cap "m1_n516_200#" "m1_n324_176#" 2041.68
cap "reg_six0" "reg_six1" 184.696
cap "VDD" "m1_n68_144#" 627.072
cap "m1_n688_n468#" "m1_n182_n2132#" 156.768
cap "m1_n396_n575#" "m1_n118_n1460#" 156.768
cap "m1_n428_n228#" "m1_n102_n1800#" 1328.62
cap "m1_n260_168#" "m1_n346_n996#" 156.768
cap "m1_n68_144#" "m1_n150_n780#" 156.768
cap "VSS" "m1_n305_n1336#" 313.536
cap "reg_one1" "reg_one2" 184.696
cap "m1_n442_n2024#" "m1_n182_n2132#" 156.768
cap "m1_2930_n1192#" "m1_2930_n1200#" 46.174
cap "m1_n647_n476#" "m1_n182_n2132#" 156.768
cap "m1_n516_200#" "m1_n483_n1684#" 156.768
cap "m1_n260_168#" "m1_n305_n1336#" 156.768
cap "m1_n452_192#" "m1_n182_n100#" 156.768
cap "m1_n388_184#" "m1_n82_n8#" 156.768
cap "A2" "B7" 1228.63
cap "A4" "B3" 1254.14
cap "A5" "B0" 1254.14
cap "reg_zero0" "reg_zero1" 184.696
cap "m1_n134_n1120#" "m1_n102_n1800#" 156.768
cap "m1_n606_n664#" "m1_n182_n2132#" 156.768
cap "m1_n132_152#" "m1_n102_n1800#" 156.768
cap "m1_n452_192#" "m1_n166_n440#" 156.768
cap "m1_n260_168#" "m1_n176_n243#" 156.768
cap "m1_n196_160#" "m1_n428_n228#" 156.768
cap "B1" "B3" 2508.29
cap "B0" "B4" 2508.29
cap "m1_15_n1816#" "m1_n188_216#" 353.404
cap "CLK" "Imm0" 156.768
cap "reg_five4" "reg_five5" 184.696
cap "m1_n118_n1460#" "m1_n102_n1800#" 156.768
cap "VDD" "m1_n150_n780#" 156.768
cap "m1_n688_n468#" "m1_n264_n1676#" 156.768
cap "m1_n469_n220#" "m1_n102_n1800#" 156.768
cap "m1_15_n1816#" "m1_n565_n1004#" 51.024
cap "VSS" "m1_n68_144#" 627.072
cap "m1_n324_176#" "m1_n387_n656#" 156.768
cap "m1_n388_184#" "Imm3" 849.378
cap "A1" "A3" 2194.75
cap "m1_n452_192#" "Imm4" 156.768
cap "A0" "A4" 2194.75
cap "m1_n516_200#" "Imm5" 156.768
cap "CLK" "m1_n132_152#" 156.768
cap "m1_n483_n1684#" "m1_n223_n2016#" 156.768
cap "m1_n346_n996#" "m1_n565_n1004#" 6071.88
cap "m1_n647_n476#" "m1_n264_n1676#" 156.768
cap "m1_n196_160#" "m1_n134_n1120#" 156.768
cap "A0" "B1" 1254.14
cap "m1_n196_160#" "m1_n132_152#" 21348
cap "m1_n260_168#" "m1_n68_144#" 2016.17
cap "m1_n565_n1004#" "m1_n305_n1336#" 156.768
cap "m1_n606_n664#" "m1_n264_n1676#" 156.768
cap "m1_n388_184#" "m1_n264_n1676#" 156.768
cap "m1_n196_160#" "m1_n118_n1460#" 156.768
cap "m1_n196_160#" "m1_n469_n220#" 156.768
cap "A5" "B5" 1254.14
cap "A6" "B2" 1254.14
cap "m1_n305_n1336#" "m1_n524_n1344#" 3590.03
cap "reg_two5" "reg_two6" 184.696
cap "VDD" "VSS" 19647.1
cap "VSS" "m1_n150_n780#" 2072.99
cap "m1_n324_176#" "m1_n396_n575#" 156.768
cap "B4" "B5" 56107.3
cap "B2" "B6" 2508.29
cap "B0" "B7" 2278.68
cap "reg_three1" "reg_three2" 184.696
cap "VDD" "m1_n260_168#" 627.072
cap "m1_n452_192#" "m1_n346_n996#" 156.768
cap "m1_n260_168#" "m1_n150_n780#" 156.768
cap "m1_n688_n468#" "m1_n428_n228#" 156.768
cap "Imm3" "Imm4" 5298.47
cap "m1_n188_216#" "m1_n68_144#" 156.768
cap "reg_six5" "reg_six6" 184.696
cap "m1_n452_192#" "m1_n305_n1336#" 156.768
cap "m1_n68_144#" "m1_n565_n1004#" 156.768
cap "m1_n428_n228#" "m1_n647_n476#" 969.654
cap "A1" "B3" 1254.14
cap "A2" "B0" 1254.14
cap "m1_n132_152#" "Imm7" 849.378
cap "A5" "A7" 2016.17
cap "reg_four1" "reg_four2" 184.696
cap "m1_n324_176#" "m1_n102_n1800#" 156.768
cap "m1_n68_144#" "m1_n524_n1344#" 156.768
cap "m1_n688_n468#" "m1_n134_n1120#" 156.768
cap "m1_n452_192#" "m1_n176_n243#" 156.768
cap "m1_n388_184#" "m1_n428_n228#" 156.768
cap "m1_n196_160#" "m1_n82_n92#" 156.768
cap "m1_n132_152#" "m1_n688_n468#" 156.768
cap "A6" "B6" 1254.14
cap "A7" "B4" 1254.14
cap "reg_zero5" "reg_zero6" 184.696
cap "m1_n346_n996#" "m1_n182_n2132#" 156.768
cap "m1_n647_n476#" "m1_n134_n1120#" 156.768
cap "m1_n688_n468#" "m1_n118_n1460#" 156.768
cap "m1_n516_200#" "m1_n387_n656#" 156.768
cap "m1_n132_152#" "m1_n647_n476#" 156.768
cap "m1_n469_n220#" "m1_n688_n468#" 1930.27
cap "B5" "B7" 2278.68
cap "VSS" "m1_n260_168#" 627.072
cap "Imm1" "m1_n452_192#" 555.674
cap "A0" "A1" 49756.2
cap "m1_n516_200#" "Imm2" 156.768
cap "CLK" "m1_n324_176#" 156.768
cap "m1_n483_n1684#" "m1_n102_n1800#" 156.768
cap "m1_n305_n1336#" "m1_n182_n2132#" 156.768
cap "VDD" "m1_n565_n1004#" 156.768
cap "m1_n606_n664#" "m1_n134_n1120#" 156.768
cap "m1_n647_n476#" "m1_n118_n1460#" 156.768
cap "A0" "m1_2930_n1192#" 51.024
cap "m1_n388_184#" "m1_n134_n1120#" 156.768
cap "m1_n132_152#" "m1_n606_n664#" 156.768
cap "m1_n324_176#" "m1_n196_160#" 2194.75
cap "m1_n388_184#" "m1_n132_152#" 2194.75
cap "m1_n452_192#" "m1_n68_144#" 2016.17
cap "VDD" "m1_n524_n1344#" 313.536
cap "m1_2930_n1176#" "m1_2930_n1184#" 46.174
cap "m1_n606_n664#" "m1_n118_n1460#" 156.768
cap "m1_n388_184#" "m1_n118_n1460#" 156.768
cap "m1_n428_n228#" "m1_n166_n440#" 156.768
cap "m1_n388_184#" "m1_n469_n220#" 156.768
cap "A2" "B5" 1254.14
cap "A3" "B2" 1254.14
cap "m1_n346_n996#" "m1_n264_n1676#" 156.768
cap "m1_n387_n656#" "m1_n223_n2016#" 156.768
cap "m1_n196_160#" "m1_n483_n1684#" 156.768
cap "reg_two2" "reg_two3" 184.696
cap "m1_n182_n100#" "m1_n134_n1120#" 51.024
cap "m1_n516_200#" "m1_n396_n575#" 156.768
cap "m1_n132_152#" "m1_n182_n100#" 156.768
cap "m1_n68_144#" "m1_n82_n8#" 156.768
cap "A7" "B7" 1228.63
cap "reg_five2" "reg_five3" 184.696
cap "m1_n305_n1336#" "m1_n264_n1676#" 156.768
cap "m1_n166_n440#" "m1_n134_n1120#" 156.768
cap "m1_n182_n100#" "m1_n118_n1460#" 51.024
cap "m1_n452_192#" "m1_n150_n780#" 156.768
cap "VSS" "m1_n565_n1004#" 156.768
cap "VDD" "m1_n452_192#" 627.072
cap "m1_n132_152#" "m1_n166_n440#" 156.768
cap "m1_n469_n220#" "m1_n182_n100#" 156.768
cap "m1_n688_n468#" "m1_n82_n92#" 156.768
cap "m1_n188_216#" "m1_n260_168#" 156.768
cap "CLK" "Imm5" 156.768
cap "m1_n469_n220#" "m2_n86_n109#" 114.638
cap "reg_three6" "reg_three7" 184.696
cap "m1_n166_n440#" "m1_n118_n1460#" 156.768
cap "m1_n260_168#" "m1_n565_n1004#" 156.768
cap "VSS" "m1_n524_n1344#" 313.536
cap "m1_n469_n220#" "m1_n166_n440#" 156.768
cap "m1_n442_n2024#" "m1_n401_n2140#" 156.768
cap "Imm5" "m1_n196_160#" 963.274
cap "A4" "A5" 49552.4
cap "m1_n260_168#" "Imm6" 156.768
cap "A3" "A6" 2194.75
cap "m1_n324_176#" "Imm7" 156.768
cap "A2" "A7" 2016.17
cap "m1_n396_n575#" "m1_n223_n2016#" 156.768
cap "m1_n516_200#" "m1_n102_n1800#" 156.768
cap "m1_n260_168#" "m1_n524_n1344#" 156.768
cap "m1_n388_184#" "m1_n82_n92#" 156.768
cap "m1_n324_176#" "m1_n688_n468#" 156.768
cap "A3" "B6" 1254.14
cap "A4" "B4" 1254.14
cap "A5" "B1" 1254.14
cap "VDD" "m1_n182_n2132#" 783.84
cap "m1_n68_144#" "m1_n264_n1676#" 156.768
cap "reg_four6" "reg_four7" 184.696
cap "m1_n606_n664#" "m1_n401_n2140#" 156.768
cap "m1_n396_n575#" "m1_n387_n656#" 156.768
cap "m1_n324_176#" "m1_n647_n476#" 156.768
cap "B2" "B3" 56209.2
cap "B1" "B4" 2508.29
cap "B0" "B5" 2508.29
cap "VSS" "m1_n452_192#" 627.072
cap "CLK" "m1_n516_200#" 156.768
cap "m1_n324_176#" "m1_n606_n664#" 156.768
cap "m1_n82_n92#" "m1_n182_n100#" 1108.18
cap "reg_six3" "reg_six4" 184.696
cap "m1_n483_n1684#" "m1_n442_n2024#" 156.768
cap "m1_n388_184#" "m1_n324_176#" 23870.1
cap "m1_n452_192#" "m1_n260_168#" 2194.75
cap "m1_n516_200#" "m1_n196_160#" 2041.68
cap "m1_n188_216#" "Imm6" 313.536
cap "m1_n346_n996#" "m1_n134_n1120#" 156.768
cap "m1_n132_152#" "m1_n346_n996#" 156.768
cap "m1_n428_n228#" "m1_n176_n243#" 854.88
cap "reg_one3" "reg_one4" 184.696
cap "A0" "B2" 1254.14
cap "VDD" "m1_n264_n1676#" 470.304
cap "m1_n388_184#" "m1_n483_n1684#" 156.768
cap "m1_n132_152#" "m1_n305_n1336#" 156.768
cap "m1_n565_n1004#" "m1_n524_n1344#" 156.768
cap "m1_n346_n996#" "m1_n118_n1460#" 156.768
cap "VSS" "m1_n182_n2132#" 1107.06
cap "m1_n606_n664#" "m1_n483_n1684#" 156.768
cap "m1_n387_n656#" "m1_n102_n1800#" 156.768
cap "m1_n324_176#" "m1_n182_n100#" 156.768
cap "m1_n260_168#" "m1_n82_n8#" 156.768
cap "A4" "B7" 1228.63
cap "A6" "B3" 1254.14
cap "A7" "B0" 22525.8
cap "reg_zero3" "reg_zero4" 184.696
cap "m1_n305_n1336#" "m1_n118_n1460#" 156.768
cap "m1_n176_n243#" "m1_n134_n1120#" 156.768
cap "m1_n324_176#" "m1_n166_n440#" 156.768
cap "m1_n132_152#" "m1_n176_n243#" 156.768
cap "m1_n68_144#" "m1_n428_n228#" 156.768
cap "B3" "B6" 2508.29
cap "B1" "B7" 2278.68
cap "m1_n188_216#" "m1_n452_192#" 156.768
cap "Imm0" "Imm1" 3082.11
cap "CLK" "Imm2" 156.768
cap "m1_n176_n243#" "m1_n118_n1460#" 156.768
cap "A0" "m1_2930_n1160#" 51.024
cap "m1_n452_192#" "m1_n565_n1004#" 156.768
cap "m1_n196_160#" "m1_n387_n656#" 156.768
cap "m1_n324_176#" "Imm4" 849.378
cap "A2" "A4" 2194.75
cap "m1_n388_184#" "Imm5" 156.768
cap "A1" "A5" 2194.75
cap "m1_n452_192#" "Imm6" 156.768
cap "A0" "A6" 2194.75
cap "m1_n516_200#" "Imm7" 156.768
cap "m1_n452_192#" "m1_n524_n1344#" 156.768
cap "m1_2930_n1160#" "m1_2930_n1168#" 46.174
cap "m1_n68_144#" "m1_n134_n1120#" 156.768
cap "VSS" "m1_n264_n1676#" 470.304
cap "m1_n396_n575#" "m1_n102_n1800#" 156.768
cap "m1_15_n1816#" "m1_n82_n92#" 51.024
cap "m1_n516_200#" "m1_n688_n468#" 4283.72
cap "A0" "B6" 1254.14
cap "A1" "B4" 1254.14
cap "A2" "B1" 1254.14
cap "m1_n132_152#" "m1_n68_144#" 20328.8
cap "m1_n260_168#" "m1_n264_n1676#" 156.768
cap "m1_n68_144#" "m1_n118_n1460#" 156.768
cap "reg_two0" "reg_two1" 184.696
cap "m1_n428_n228#" "m1_n150_n780#" 156.768
cap "m1_n516_200#" "m1_n647_n476#" 156.768
cap "m1_n68_144#" "m1_n469_n220#" 156.768
cap "A7" "B5" 1254.14
cap "reg_five0" "reg_five1" 184.696
cap "m1_n565_n1004#" "m1_n182_n2132#" 156.768
cap "m1_n516_200#" "m1_n606_n664#" 156.768
cap "m1_n196_160#" "m1_n396_n575#" 156.768
cap "m1_n516_200#" "m1_n388_184#" 2041.68
cap "m1_n524_n1344#" "m1_n182_n2132#" 156.768
cap "VDD" "m1_n134_n1120#" 313.536
cap "A0" "m1_2930_n1200#" 51.024
cap "m1_n324_176#" "m1_n346_n996#" 156.768
cap "reg_three4" "reg_three5" 184.696
cap "m1_n132_152#" "m1_n150_n780#" 156.768
cap "m1_n150_n780#" "m1_n134_n1120#" 156.768
cap "VDD" "m1_n132_152#" 627.072
cap "m1_n688_n468#" "m1_n223_n2016#" 156.768
cap "Imm4" "Imm5" 6037.25
cap "m1_n223_n2016#" "m1_n442_n2024#" 2643.46
cap "VDD" "m1_n118_n1460#" 470.304
cap "m1_n150_n780#" "m1_n118_n1460#" 156.768
cap "m1_n647_n476#" "m1_n223_n2016#" 156.768
cap "m1_n324_176#" "m1_n305_n1336#" 156.768
cap "m1_n688_n468#" "m1_n387_n656#" 156.768
cap "m1_n469_n220#" "m1_n150_n780#" 156.768
cap "m1_n516_200#" "m1_n182_n100#" 156.768
cap "m1_n452_192#" "m1_n82_n8#" 156.768
cap "A1" "B7" 1228.63
cap "A3" "B3" 1254.14
cap "A4" "B0" 1254.14
cap "reg_four4" "reg_four5" 184.696
cap "m1_n565_n1004#" "m1_n264_n1676#" 156.768
cap "m1_n606_n664#" "m1_n223_n2016#" 156.768
cap "m1_n196_160#" "m1_n102_n1800#" 156.768
cap "m1_n647_n476#" "m1_n387_n656#" 156.768
cap "m1_n516_200#" "m1_n166_n440#" 156.768
cap "m1_n324_176#" "m1_n176_n243#" 156.768
cap "m1_n260_168#" "m1_n428_n228#" 156.768
cap "m1_n68_144#" "m1_n82_n92#" 156.768
cap "B0" "B1" 56311.1
cap "m1_n524_n1344#" "m1_n264_n1676#" 156.768
cap "m1_n387_n656#" "m1_n606_n664#" 4536.6
cap "VSS" "m1_n134_n1120#" 2045.06
cap "m1_n388_184#" "m1_n387_n656#" 156.768
cap "VSS" "m1_n132_152#" 627.072
cap "Imm2" "m1_n388_184#" 657.574
cap "A1" "A2" 49705.2
cap "m1_n452_192#" "Imm3" 156.768
cap "A0" "A3" 2194.75
cap "m1_n516_200#" "Imm4" 156.768
cap "CLK" "m1_n196_160#" 156.768
cap "reg_six1" "reg_six2" 184.696
cap "m1_n260_168#" "m1_n134_n1120#" 156.768
cap "VSS" "m1_n118_n1460#" 2017.13
cap "m1_n688_n468#" "m1_n396_n575#" 313.536
cap "m1_n260_168#" "m1_n132_152#" 2194.75
cap "m1_n324_176#" "m1_n68_144#" 2016.17
cap "m1_2930_n1200#" "m1_2930_n1208#" 46.174
cap "m1_n452_192#" "m1_n264_n1676#" 156.768
cap "m1_n260_168#" "m1_n118_n1460#" 156.768
cap "m1_n647_n476#" "m1_n396_n575#" 313.536
cap "m1_n260_168#" "m1_n469_n220#" 156.768
cap "A4" "B5" 1254.14
cap "A5" "B2" 1254.14
cap "reg_zero1" "reg_zero2" 184.696
cap "VDD" "m1_n401_n2140#" 783.84
cap "m1_n68_144#" "m1_n483_n1684#" 156.768
cap "reg_two4" "reg_two5" 184.696
cap "m1_n388_184#" "m1_n396_n575#" 156.768
cap "B2" "B4" 2508.29
cap "B1" "B5" 2508.29
cap "reg_five5" "reg_five6" 184.696
cap "VDD" "m1_n324_176#" 627.072
cap "m1_n688_n468#" "m1_n102_n1800#" 156.768
cap "m1_n516_200#" "m1_n346_n996#" 156.768
cap "m1_n324_176#" "m1_n150_n780#" 156.768
cap "m1_n264_n1676#" "m1_n182_n2132#" 156.768
cap "m1_n188_216#" "m1_n132_152#" 156.768
cap "CLK" "Imm7" 156.768
cap "m1_n565_n1004#" "m1_n134_n1120#" 156.768
cap "m1_n647_n476#" "m1_n102_n1800#" 156.768
cap "m1_n516_200#" "m1_n305_n1336#" 156.768
cap "m1_n132_152#" "m1_n565_n1004#" 156.768
cap "A0" "B3" 1254.14
cap "A1" "B0" 1254.14
cap "Imm6" "m1_n132_152#" 1065.17
cap "A5" "A6" 49501.4
cap "m1_n196_160#" "Imm7" 156.768
cap "A4" "A7" 2016.17
cap "VDD" "m1_n483_n1684#" 470.304
cap "m1_n388_184#" "m1_n102_n1800#" 156.768
cap "m1_n132_152#" "m1_n524_n1344#" 156.768
cap "m1_n565_n1004#" "m1_n118_n1460#" 156.768
cap "VSS" "m1_n401_n2140#" 783.84
cap "m1_n606_n664#" "m1_n102_n1800#" 156.768
cap "m1_n396_n575#" "m1_n166_n440#" 2269.23
cap "m1_n516_200#" "m1_n176_n243#" 156.768
cap "m1_n452_192#" "m1_n428_n228#" 156.768
cap "m1_n260_168#" "m1_n82_n92#" 156.768
cap "m1_n196_160#" "m1_n688_n468#" 156.768
cap "A5" "B6" 1254.14
cap "A6" "B4" 1254.14
cap "A7" "B1" 1254.14
cap "m1_n524_n1344#" "m1_n118_n1460#" 156.768
cap "m1_n346_n996#" "m1_n223_n2016#" 156.768
cap "m1_n196_160#" "m1_n647_n476#" 156.768
cap "B4" "B6" 2508.29
cap "B2" "B7" 2278.68
cap "m1_n305_n1336#" "m1_n223_n2016#" 156.768
cap "VSS" "m1_n324_176#" 627.072
cap "m1_n516_200#" "Imm1" 849.378
cap "CLK" "m1_n388_184#" 156.768
cap "reg_three2" "reg_three3" 184.696
cap "m1_n387_n656#" "m1_n346_n996#" 156.768
cap "m1_n182_n100#" "m1_n102_n1800#" 156.768
cap "A0" "m1_2930_n1168#" 51.024
cap "m1_n452_192#" "m1_n134_n1120#" 156.768
cap "m1_n196_160#" "m1_n606_n664#" 156.768
cap "m1_n324_176#" "m1_n260_168#" 23029.4
cap "m1_n388_184#" "m1_n196_160#" 2194.75
cap "m1_n452_192#" "m1_n132_152#" 2194.75
cap "m1_n516_200#" "m1_n68_144#" 2296.17
cap "reg_six6" "reg_six7" 184.696
cap "m1_n452_192#" "m1_n118_n1460#" 156.768
cap "VSS" "m1_n483_n1684#" 470.304
cap "m1_n387_n656#" "m1_n305_n1336#" 156.768
cap "m1_n166_n440#" "m1_n102_n1800#" 156.768
cap "reg_one5" "reg_one6" 184.696
cap "m1_n452_192#" "m1_n469_n220#" 156.768
cap "A1" "B5" 1254.14
cap "A2" "B2" 1254.14
cap "reg_four2" "reg_four3" 184.696
cap "m1_n260_168#" "m1_n483_n1684#" 156.768
cap "m1_15_n1816#" "m1_n396_n575#" 51.024
cap "m1_n196_160#" "m1_n182_n100#" 156.768
cap "m1_n132_152#" "m1_n82_n8#" 156.768
cap "A6" "B7" 1228.63
cap "reg_zero6" "reg_zero7" 184.696
cap "m1_n565_n1004#" "m1_n401_n2140#" 156.768
cap "VSS" "Imm_en" 2435.68
cap "VDD" "m1_n516_200#" 627.072
cap "m1_n396_n575#" "m1_n346_n996#" 156.768
cap "m1_n516_200#" "m1_n150_n780#" 156.768
cap "m1_n196_160#" "m1_n166_n440#" 156.768
cap "m1_n469_n220#" "m1_n82_n8#" 156.768
cap "B6" "B7" 55775.8
cap "m1_n188_216#" "m1_n324_176#" 156.768
cap "Imm1" "Imm2" 3820.9
cap "CLK" "Imm4" 156.768
cap "m1_n524_n1344#" "m1_n401_n2140#" 156.768
cap "A0" "m1_2930_n1208#" 51.024
cap "m1_n324_176#" "m1_n565_n1004#" 156.768
cap "m1_n68_144#" "m1_n387_n656#" 156.768
cap "m1_n396_n575#" "m1_n305_n1336#" 156.768
cap "m1_n688_n468#" "m1_n647_n476#" 8833.81
cap "reg_one0" "reg_one1" 184.696
cap "m1_n260_168#" "Imm5" 849.378
cap "A3" "A5" 2194.75
cap "m1_n324_176#" "Imm6" 156.768
cap "A2" "A6" 2194.75
cap "m1_n388_184#" "Imm7" 156.768
cap "A1" "A7" 2016.17
cap "m1_2930_n1184#" "m1_2930_n1192#" 46.174
cap "m1_15_n1816#" "m1_n102_n1800#" 156.768
cap "m1_n324_176#" "m1_n524_n1344#" 156.768
cap "m1_n452_192#" "m1_n82_n92#" 156.768
cap "m1_n388_184#" "m1_n688_n468#" 156.768
cap "A2" "B6" 1254.14
cap "A3" "B4" 1254.14
cap "A4" "B1" 1254.14
cap "m1_n565_n1004#" "m1_n483_n1684#" 156.768
cap "m1_n346_n996#" "m1_n102_n1800#" 156.768
cap "VDD" "m1_n223_n2016#" 627.072
cap "m1_n606_n664#" "m1_n442_n2024#" 156.768
cap "m1_n132_152#" "m1_n264_n1676#" 156.768
cap "m1_n388_184#" "m1_n647_n476#" 156.768
cap "B0" "B2" 2508.29
cap "VSS" "m1_n516_200#" 627.072
cap "CLK" "m1_15_n1816#" 184.696
cap "reg_five3" "reg_five4" 184.696
cap "m1_n524_n1344#" "m1_n483_n1684#" 156.768
cap "m1_n305_n1336#" "m1_n102_n1800#" 156.768
cap "m1_n388_184#" "m1_n606_n664#" 156.768
cap "m1_n387_n656#" "m1_n150_n780#" 156.768
cap "m1_n68_144#" "m1_n396_n575#" 156.768
cap "m1_n688_n468#" "m1_n182_n100#" 156.768
cap "m1_n452_192#" "m1_n324_176#" 2194.75
cap "m1_n516_200#" "m1_n260_168#" 2041.68
cap "m1_n176_n243#" "m1_n102_n1800#" 156.768
cap "m1_n196_160#" "m1_n346_n996#" 156.768
cap "m1_n688_n468#" "m1_n166_n440#" 156.768
cap "reg_one2" "reg_one3" 184.696
cap "m1_n182_n2132#" "m1_n401_n2140#" 444.425
cap "Imm5" "Imm6" 6776.03
cap "m1_n452_192#" "m1_n483_n1684#" 156.768
cap "m1_n196_160#" "m1_n305_n1336#" 156.768
cap "VSS" "m1_n223_n2016#" 627.072
cap "m1_n647_n476#" "m1_n166_n440#" 156.768
cap "m1_n388_184#" "m1_n182_n100#" 156.768
cap "m1_n324_176#" "m1_n82_n8#" 156.768
cap "A3" "B7" 1228.63
cap "A5" "B3" 1254.14
cap "A6" "B0" 1254.14
cap "m1_n68_144#" "m1_n102_n1800#" 156.768
cap "m1_n388_184#" "m1_n166_n440#" 156.768
cap "m1_n396_n575#" "m1_n150_n780#" 156.768
cap "m1_n196_160#" "m1_n176_n243#" 156.768
cap "m1_n132_152#" "m1_n428_n228#" 156.768
cap "m1_n428_n228#" "m1_n134_n1120#" 156.768
cap "B3" "B4" 56158.3
cap "B2" "B5" 2508.29
cap "B0" "B6" 2508.29
cap "m1_n188_216#" "m1_n516_200#" 156.768
cap "CLK" "Imm1" 156.768
cap "reg_three0" "reg_three1" 184.696
cap "m1_n428_n228#" "m1_n118_n1460#" 156.768
cap "m1_n516_200#" "m1_n565_n1004#" 156.768
cap "m1_n260_168#" "m1_n387_n656#" 156.768
cap "m1_n469_n220#" "m1_n428_n228#" 3924.79
cap "C_sel3" "C_sel0" 2227.9
cap "reg_six4" "reg_six5" 184.696
cap "m1_n483_n1684#" "m1_n182_n2132#" 156.768
cap "Imm3" "m1_n324_176#" 759.474
cap "A2" "A3" 49654.3
cap "m1_n388_184#" "Imm4" 156.768
cap "A1" "A4" 2194.75
cap "m1_n452_192#" "Imm5" 156.768
cap "A0" "A5" 2194.75
cap "m1_n516_200#" "Imm6" 156.768
cap "CLK" "m1_n68_144#" 156.768
cap "REG0v2_0/a_enb" "REG0v2_0/b_enb" -11.5435
cap "REG0v2_0/a_enb" "REG0v2_0/VSS" 5.68434e-14
cap "REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#" "REG0v2_0/BUFFER8v2_0/BUFFER2_4/enb" -2.84217e-14
cap "m1_n442_n2024#" "REG0v2_0/BUFFER8v2_0/BUFFER2_0/en" 507.914
cap "m1_n442_n2024#" "REG0v2_0/BUFFER8v2_0/BUFFER2_2/en" 1154.35
cap "REG8v2_6/b_enb" "REG0v2_0/BUFFER8v2_0/BUFFER2_4/en" 1154.35
cap "REG8v2_6/a_enb" "REG8v2_6/b_enb" -5.68434e-14
cap "REG8v2_6/b_enb" "REG0v2_0/BUFFER8v2_0/BUFFER2_6/en" 1154.35
cap "REG0v2_0/BUFFER8v2_0/BUFFER2_7/en" "REG8v2_6/b_enb" 738.784
cap "REG8v2_6/b_enb" "REG0v2_0/BUFFER8v2_1/BUFFER2_1/en" 1119.72
cap "REG0v2_0/BUFFER8v2_1/BUFFER2_3/en" "REG8v2_6/b_enb" 1154.35
cap "REG8v2_6/b_enb" "REG0v2_0/BUFFER8v2_1/BUFFER2_5/en" 1154.35
cap "REG0v2_0/BUFFER8v2_1/BUFFER2_7/en" "REG8v2_6/b_enb" 1154.35
cap "REG8v2_6/b_enb" "REG0v2_0/BUFFER8v2_1/en" 126.979
cap "REG8v2_6/B6" "REG8v2_6/B7" 1.42109e-14
cap "REG8v2_6/B4" "REG8v2_6/B5" 1.42109e-14
cap "REG8v2_6/B2" "REG8v2_6/B3" 1.42109e-14
cap "REG8v2_6/B5" "REG8v2_6/B6" 1.42109e-14
cap "REG8v2_6/B3" "REG8v2_6/B4" 1.42109e-14
cap "REG8v2_6/B1" "REG8v2_6/B2" 7.10543e-15
cap "REG8v2_6/C5" "REG8v2_6/C7" 25.512
cap "REG8v2_6/C6" "REG8v2_6/C7" 25.512
cap "REG8v2_6/Q0" "REG8v2_6/Q1" -184.696
cap "REG8v2_6/Q5" "REG8v2_6/Q6" -184.696
cap "REG8v2_6/A6" "REG8v2_6/A7" 1.42109e-14
cap "REG8v2_6/Q3" "REG8v2_6/Q4" -184.696
cap "REG8v2_6/B0" "REG8v2_6/B1" 1.42109e-14
cap "REG8v2_6/Q1" "REG8v2_6/Q2" -184.696
cap "REG8v2_6/Q6" "REG8v2_6/Q7" -184.696
cap "REG8v2_6/Q4" "REG8v2_6/Q5" -184.696
cap "REG8v2_6/A5" "REG8v2_6/A6" 1.42109e-14
cap "REG8v2_6/Q2" "REG8v2_6/Q3" -184.696
cap "REG8v2_6/C1" "REG8v2_6/C2" 7.10543e-14
cap "REG8v2_6/C0" "m1_n68_144#" 25.512
cap "REG8v2_6/C4" "m1_n68_144#" 25.512
cap "REG8v2_6/VSS" "REG8v2_6/reg_en" 1.13687e-13
cap "REG8v2_6/C3" "REG8v2_6/C4" 7.10543e-14
cap "REG8v2_6/C1" "m1_n68_144#" 25.512
cap "REG8v2_6/VSS" "REG8v2_6/CLK" 105.744
cap "REG8v2_6/C2" "m1_n68_144#" 25.512
cap "REG8v2_6/C0" "REG8v2_6/C1" 7.10543e-14
cap "REG8v2_6/C2" "REG8v2_6/C3" 7.10543e-14
cap "REG8v2_6/C4" "REG8v2_6/C5" 3.55271e-14
cap "REG8v2_6/reg_en" "REG8v2_6/CLK" 305.7
cap "REG8v2_6/C3" "m1_n68_144#" 25.512
cap "REG8v2_6/A1" "REG8v2_6/A0" 5.68434e-14
cap "m1_15_n1816#" "REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S" 649.613
cap "REG8v2_5/b_enb" "m1_15_n1816#" 156.768
cap "m1_15_n1816#" "REG8v2_6/VDD" 259.584
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q5" 156.768
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q6" 156.768
cap "REG8v2_5/a_enb" "m1_15_n1816#" 131.256
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q2" 131.256
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q7" 156.768
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q3" 156.768
cap "m1_15_n1816#" "REG8v2_5/REGv2_0/Q4" 156.768
cap "REG8v2_5/B3" "REG8v2_5/B4" 1.42109e-14
cap "REG8v2_5/Q4" "REG8v2_5/Q5" -184.696
cap "REG8v2_5/B1" "REG8v2_5/B2" 1.42109e-14
cap "REG8v2_5/Q2" "REG8v2_5/Q3" -184.696
cap "REG8v2_5/B4" "REG8v2_5/B5" 1.42109e-14
cap "REG8v2_5/Q5" "REG8v2_5/Q6" -184.696
cap "REG8v2_5/B2" "REG8v2_5/B3" 1.42109e-14
cap "REG8v2_5/Q3" "REG8v2_5/Q4" -184.696
cap "REG8v2_5/B0" "REG8v2_5/B1" 1.42109e-14
cap "REG8v2_5/B5" "REG8v2_5/B6" 1.42109e-14
cap "REG8v2_5/Q6" "REG8v2_5/Q7" -184.696
cap "REG8v2_5/CLK" "REG8v2_5/C4" 156.768
cap "REG8v2_5/C1" "REG8v2_5/C2" -4.26326e-14
cap "REG8v2_5/C1" "REG8v2_5/C7" 25.512
cap "REG8v2_5/C6" "REG8v2_5/C7" 25.512
cap "REG8v2_5/CLK" "REG8v2_5/C0" 156.768
cap "REG8v2_5/CLK" "REG8v2_5/REGv2_0/Q1" 156.768
cap "REG8v2_5/CLK" "REG8v2_5/C5" 156.768
cap "REG8v2_5/C4" "REG8v2_5/C5" -4.26326e-14
cap "REG8v2_5/C2" "REG8v2_5/C7" 25.512
cap "REG8v2_5/CLK" "REG8v2_5/C1" 156.768
cap "REG8v2_5/CLK" "REG8v2_5/C6" 156.768
cap "REG8v2_5/C2" "REG8v2_5/C3" -4.26326e-14
cap "REG8v2_5/C3" "REG8v2_5/C7" 25.512
cap "REG8v2_5/CLK" "REG8v2_5/C2" 156.768
cap "REG8v2_5/C0" "REG8v2_5/C1" -4.26326e-14
cap "REG8v2_5/CLK" "REG8v2_5/C7" 156.768
cap "REG8v2_5/C5" "REG8v2_5/C6" -4.26326e-14
cap "REG8v2_5/C4" "REG8v2_5/C7" 25.512
cap "REG8v2_5/CLK" "REG8v2_5/C3" 156.768
cap "REG8v2_5/CLK" "REG8v2_5/REGv2_0/Q0" 156.768
cap "REG8v2_5/C3" "REG8v2_5/C4" -4.26326e-14
cap "REG8v2_5/C0" "REG8v2_5/C7" 25.512
cap "REG8v2_5/C5" "REG8v2_5/C7" 25.512
cap "REG8v2_5/A4" "REG8v2_5/A5" 1.42109e-14
cap "REG8v2_5/A0" "REG8v2_5/A1" -1.7053e-13
cap "REG8v2_5/A2" "REG8v2_5/A3" 1.42109e-14
cap "REG8v2_5/Q0" "REG8v2_5/Q1" -184.696
cap "REG8v2_5/A6" "REG8v2_5/A7" 1.42109e-14
cap "REG8v2_5/A3" "REG8v2_5/A4" 1.42109e-14
cap "REG8v2_5/A6" "REG8v2_5/A5" 1.42109e-14
cap "REG8v2_5/A1" "REG8v2_5/A2" 1.42109e-14
cap "REG8v2_5/Q1" "REG8v2_5/Q2" -92.348
cap "REG8v2_5/VSS" "REG8v2_5/CLK" 105.744
cap "REG8v2_5/reg_en" "REG8v2_5/CLK" 1112.08
cap "REG8v2_5/VSS" "REG8v2_5/reg_en" 11.5435
cap "REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD" "REG8v2_5/CLK" 48.96
cap "m1_15_n1816#" "REG8v2_5/VDD" 210.624
cap "REG8v2_4/REGv2_0/Q7" "m1_15_n1816#" 131.256
cap "m1_15_n1816#" "REG8v2_4/a_enb" 156.768
cap "m1_15_n1816#" "REG8v2_4/b_enb" 156.768
cap "REG8v2_4/B5" "REG8v2_4/B6" 1.42109e-14
cap "REG8v2_4/B3" "REG8v2_4/B4" 1.42109e-14
cap "REG8v2_4/B6" "REG8v2_4/B7" 1.42109e-14
cap "REG8v2_4/B4" "REG8v2_4/B5" 1.42109e-14
cap "REG8v2_4/B0" "REG8v2_4/B1" 1.42109e-14
cap "REG8v2_4/B1" "REG8v2_4/B2" 1.42109e-14
cap "REG8v2_4/B2" "REG8v2_4/B3" 1.42109e-14
cap "REG8v2_4/C6" "m1_15_n1816#" 156.768
cap "REG8v2_4/C3" "m1_15_n1816#" 156.768
cap "REG8v2_4/REGv2_0/Q3" "m1_15_n1816#" 156.768
cap "REG8v2_4/C7" "m1_15_n1816#" 156.768
cap "REG8v2_4/C4" "m1_15_n1816#" 156.768
cap "REG8v2_4/REGv2_0/Q4" "m1_15_n1816#" 156.768
cap "REG8v2_4/REGv2_0/Q5" "m1_15_n1816#" 156.768
cap "REG8v2_4/C6" "REG8v2_4/C7" 25.512
cap "REG8v2_4/C3" "REG8v2_4/C4" -4.26326e-14
cap "REG8v2_4/C3" "REG8v2_4/C7" 25.512
cap "REG8v2_4/REGv2_0/Q0" "m1_15_n1816#" 156.768
cap "REG8v2_4/C5" "m1_15_n1816#" 156.768
cap "REG8v2_4/REGv2_0/Q6" "m1_15_n1816#" 156.768
cap "REG8v2_4/C5" "REG8v2_4/C6" -4.26326e-14
cap "REG8v2_4/C4" "REG8v2_4/C7" 25.512
cap "REG8v2_4/REGv2_0/Q1" "m1_15_n1816#" 156.768
cap "REG8v2_4/C5" "REG8v2_4/C7" 25.512
cap "REG8v2_4/C4" "REG8v2_4/C5" -4.26326e-14
cap "REG8v2_4/REGv2_0/Q2" "m1_15_n1816#" 156.768
cap "REG8v2_4/C2" "REG8v2_4/C3" -2.13163e-14
cap "REG8v2_4/Q5" "REG8v2_4/Q6" -184.696
cap "REG8v2_4/A6" "REG8v2_4/A7" -2.13163e-14
cap "REG8v2_4/Q3" "REG8v2_4/Q4" -184.696
cap "REG8v2_4/A4" "REG8v2_4/A5" -2.13163e-14
cap "REG8v2_4/Q1" "REG8v2_4/Q2" -184.696
cap "REG8v2_4/A2" "REG8v2_4/A3" -1.06581e-14
cap "REG8v2_4/Q6" "REG8v2_4/Q7" -92.348
cap "REG8v2_4/Q4" "REG8v2_4/Q5" -184.696
cap "REG8v2_4/A5" "REG8v2_4/A6" -2.13163e-14
cap "REG8v2_4/Q2" "REG8v2_4/Q3" -184.696
cap "REG8v2_4/A3" "REG8v2_4/A4" -2.13163e-14
cap "REG8v2_4/Q0" "REG8v2_4/Q1" -184.696
cap "REG8v2_4/C0" "REG8v2_4/CLK" 156.768
cap "REG8v2_4/C0" "m1_n68_144#" 25.512
cap "REG8v2_4/C1" "REG8v2_4/CLK" 156.768
cap "REG8v2_4/C1" "m1_n68_144#" 25.512
cap "REG8v2_4/reg_en" "REG8v2_4/VSS" 11.5435
cap "REG8v2_4/C0" "REG8v2_4/C1" -4.26326e-14
cap "REG8v2_4/reg_en" "REG8v2_4/CLK" 717.218
cap "REG8v2_4/C2" "REG8v2_4/CLK" 131.256
cap "REG8v2_4/C2" "m1_n68_144#" 25.512
cap "REG8v2_4/VSS" "REG8v2_4/CLK" 105.744
cap "REG8v2_4/C1" "REG8v2_4/C2" -4.26326e-14
cap "REG8v2_4/A1" "REG8v2_4/A0" -7.10543e-15
cap "REG8v2_4/A1" "REG8v2_4/A2" -7.10543e-15
cap "m1_15_n1816#" "REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S" 394.863
cap "REG8v2_3/a_enb" "m1_15_n1816#" 156.768
cap "REG8v2_3/b_enb" "m1_15_n1816#" 105.744
cap "m1_15_n1816#" "REG8v2_4/VDD" 259.584
cap "REG8v2_3/REGv2_0/Q7" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q6" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q2" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q3" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q0" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q4" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q1" "m1_15_n1816#" 156.768
cap "REG8v2_3/REGv2_0/Q5" "m1_15_n1816#" 156.768
cap "REG8v2_3/B3" "REG8v2_3/B4" 7.10543e-15
cap "REG8v2_3/Q4" "REG8v2_3/Q5" -184.696
cap "REG8v2_3/B1" "REG8v2_3/B2" 1.42109e-14
cap "REG8v2_3/Q2" "REG8v2_3/Q3" -184.696
cap "REG8v2_3/Q0" "REG8v2_3/Q1" -184.696
cap "REG8v2_3/Q5" "REG8v2_3/Q6" -184.696
cap "REG8v2_3/B2" "REG8v2_3/B3" 1.42109e-14
cap "REG8v2_3/Q3" "REG8v2_3/Q4" -184.696
cap "REG8v2_3/B0" "REG8v2_3/B1" 1.42109e-14
cap "REG8v2_3/Q1" "REG8v2_3/Q2" -184.696
cap "REG8v2_3/Q6" "REG8v2_3/Q7" -184.696
cap "REG8v2_3/C5" "REG8v2_3/C6" -4.26326e-14
cap "REG8v2_3/C4" "REG8v2_3/C7" 25.512
cap "REG8v2_3/reg_en" "REG8v2_3/CLK" 182.206
cap "REG8v2_3/CLK" "REG8v2_3/C3" 156.768
cap "REG8v2_3/C3" "REG8v2_3/C4" -4.26326e-14
cap "REG8v2_3/C0" "REG8v2_3/C7" 25.512
cap "REG8v2_3/C5" "REG8v2_3/C7" 25.512
cap "REG8v2_3/CLK" "REG8v2_3/C4" 156.768
cap "REG8v2_3/C1" "REG8v2_3/C2" -4.26326e-14
cap "REG8v2_3/C1" "REG8v2_3/C7" 25.512
cap "REG8v2_3/C6" "REG8v2_3/C7" 25.512
cap "REG8v2_3/CLK" "REG8v2_3/C0" 156.768
cap "REG8v2_3/CLK" "REG8v2_3/C5" 156.768
cap "REG8v2_3/C4" "REG8v2_3/C5" -4.26326e-14
cap "REG8v2_3/C2" "REG8v2_3/C7" 25.512
cap "REG8v2_3/CLK" "REG8v2_3/C1" 156.768
cap "REG8v2_3/CLK" "REG8v2_3/C6" 156.768
cap "REG8v2_3/C2" "REG8v2_3/C3" -4.26326e-14
cap "REG8v2_3/C3" "REG8v2_3/C7" 25.512
cap "REG8v2_3/CLK" "REG8v2_3/C2" 156.768
cap "REG8v2_3/C0" "REG8v2_3/C1" -4.26326e-14
cap "REG8v2_3/CLK" "REG8v2_3/C7" 131.256
cap "REG8v2_3/A2" "REG8v2_3/A3" 1.42109e-14
cap "REG8v2_3/A4" "REG8v2_3/A5" 1.42109e-14
cap "REG8v2_3/A1" "REG8v2_3/A2" 1.42109e-14
cap "REG8v2_3/A0" "REG8v2_3/A1" -1.7053e-13
cap "REG8v2_3/A5" "REG8v2_3/A6" 1.42109e-14
cap "REG8v2_3/A3" "REG8v2_3/A4" 1.42109e-14
cap "REG8v2_3/A6" "REG8v2_3/A7" 1.42109e-14
cap "m1_15_n1816#" "REG8v2_3/VSS" 105.744
cap "REG8v2_3/reg_en" "REG8v2_3/VSS" 5.77175
cap "m1_15_n1816#" "REG8v2_3/VDD" 259.584
cap "m1_15_n1816#" "REG8v2_3/reg_en" 904.363
cap "Decoder_4x8_1/m1_n18_n40#" "Decoder_4x8_1/S2" 69.261
cap "Decoder_4x8_1/m1_n34_n24#" "Decoder_4x8_1/S1" 69.261
cap "Decoder_4x8_1/m1_n50_n8#" "Decoder_4x8_1/S0" 69.261
cap "REG8v2_2/REGv2_0/Q7" "m1_15_n1816#" 156.768
cap "m1_15_n1816#" "REG8v2_2/REGv2_0/Q5" 156.768
cap "m1_15_n1816#" "REG8v2_2/a_enb" 156.768
cap "m1_15_n1816#" "REG8v2_2/b_enb" 156.768
cap "REG8v2_2/REGv2_0/Q6" "m1_15_n1816#" 156.768
cap "REG8v2_2/B1" "REG8v2_2/B2" 1.42109e-14
cap "REG8v2_2/B6" "REG8v2_2/B7" 1.42109e-14
cap "REG8v2_2/B4" "REG8v2_2/B5" 1.42109e-14
cap "REG8v2_2/Q4" "REG8v2_2/Q5" -92.348
cap "REG8v2_2/B2" "REG8v2_2/B3" 1.42109e-14
cap "REG8v2_2/B0" "REG8v2_2/B1" 1.42109e-14
cap "REG8v2_2/B5" "REG8v2_2/B6" 1.42109e-14
cap "REG8v2_2/Q5" "REG8v2_2/Q6" -184.696
cap "REG8v2_2/B3" "REG8v2_2/B4" 1.42109e-14
cap "REG8v2_2/Q6" "REG8v2_2/Q7" -184.696
cap "Decoder_4x8_1/VDD" "Decoder_4x8_1/EN" 2.84217e-14
cap "Decoder_4x8_1/EN" "Decoder_4x8_1/INV_0/Y" -76.425
cap "Decoder_4x8_1/NAND4_0/VDD" "Decoder_4x8_1/NAND4_1/Y" 299.616
cap "Decoder_4x8_1/NAND4_0/D" "Decoder_4x8_1/NAND4_0/Y" 696.317
cap "Decoder_4x8_1/NAND4_1/D" "Decoder_4x8_1/NAND4_1/Y" 696.317
cap "Decoder_4x8_1/NAND4_1/A" "Decoder_4x8_1/NAND4_0/Y" 61.14
cap "Decoder_4x8_1/NAND4_2/A" "Decoder_4x8_1/NAND4_1/Y" 61.14
cap "Decoder_4x8_1/NAND4_0/VDD" "Decoder_4x8_1/NAND4_0/Y" 299.616
cap "REG8v2_2/C0" "m1_15_n1816#" 131.256
cap "REG8v2_2/REGv2_0/Q2" "m1_15_n1816#" 156.768
cap "REG8v2_2/C5" "m1_15_n1816#" 156.768
cap "REG8v2_2/C0" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C5" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C3" "REG8v2_2/C4" -4.26326e-14
cap "REG8v2_2/C6" "m1_15_n1816#" 156.768
cap "REG8v2_2/C1" "m1_15_n1816#" 156.768
cap "REG8v2_2/REGv2_0/Q3" "m1_15_n1816#" 156.768
cap "REG8v2_2/C6" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C1" "REG8v2_2/C2" -4.26326e-14
cap "REG8v2_2/C1" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C7" "m1_15_n1816#" 156.768
cap "REG8v2_2/C2" "m1_15_n1816#" 156.768
cap "REG8v2_2/REGv2_0/Q4" "m1_15_n1816#" 131.256
cap "REG8v2_2/C2" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C4" "REG8v2_2/C5" -4.26326e-14
cap "REG8v2_2/REGv2_0/Q0" "m1_15_n1816#" 156.768
cap "REG8v2_2/C3" "m1_15_n1816#" 156.768
cap "REG8v2_2/C3" "REG8v2_2/C7" 25.512
cap "REG8v2_2/C2" "REG8v2_2/C3" -4.26326e-14
cap "REG8v2_2/REGv2_0/Q1" "m1_15_n1816#" 156.768
cap "REG8v2_2/C4" "m1_15_n1816#" 156.768
cap "REG8v2_2/C0" "REG8v2_2/C1" -4.26326e-14
cap "REG8v2_2/C5" "REG8v2_2/C6" -4.26326e-14
cap "REG8v2_2/C4" "REG8v2_2/C7" 25.512
cap "REG8v2_2/A1" "REG8v2_2/A2" 1.42109e-14
cap "REG8v2_2/Q0" "REG8v2_2/Q1" -184.696
cap "REG8v2_2/Q3" "REG8v2_2/Q4" -184.696
cap "REG8v2_2/A6" "REG8v2_2/A7" 1.42109e-14
cap "REG8v2_2/A2" "REG8v2_2/A3" 1.42109e-14
cap "REG8v2_2/A0" "REG8v2_2/A1" -1.7053e-13
cap "REG8v2_2/Q1" "REG8v2_2/Q2" -184.696
cap "REG8v2_2/A5" "REG8v2_2/A6" 1.42109e-14
cap "REG8v2_2/A5" "REG8v2_2/A4" 1.42109e-14
cap "REG8v2_2/Q2" "REG8v2_2/Q3" -184.696
cap "REG8v2_2/A3" "REG8v2_2/A4" 1.42109e-14
cap "REG8v2_2/VSS" "REG8v2_2/CLK" 105.744
cap "REG8v2_2/reg_en" "REG8v2_2/VSS" 1.13687e-13
cap "REG8v2_2/reg_en" "REG8v2_2/CLK" 815.2
cap "Decoder_4x8_0/S0" "Decoder_4x8_0/INV_0/Y" 69.261
cap "Decoder_4x8_0/INV_2/Y" "Decoder_4x8_0/S2" 69.261
cap "Decoder_4x8_0/INV_1/Y" "Decoder_4x8_0/S1" 69.261
cap "Decoder_4x8_0/EN" "Decoder_4x8_0/INV_0/Y" -76.425
cap "Decoder_4x8_0/NAND4_0/D" "Decoder_4x8_0/NAND4_0/Y" 594.417
cap "Decoder_4x8_0/NAND4_0/A" "Decoder_4x8_0/NAND4_1/Y" 61.14
cap "Decoder_4x8_0/NAND4_1/A" "Decoder_4x8_0/NAND4_0/Y" 61.14
cap "Decoder_4x8_0/NAND4_0/D" "Decoder_4x8_0/NAND4_1/Y" 594.417
cap "REG8v2_2/VDD" "m1_15_n1816#" 259.584
cap "m1_15_n1816#" "REG8v2_1/a_enb" 156.768
cap "REG8v2_1/b_enb" "m1_15_n1816#" 156.768
cap "REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S" "m1_15_n1816#" 140.113
cap "REG8v2_1/B1" "REG8v2_1/B2" 7.10543e-15
cap "REG8v2_1/B5" "REG8v2_1/B6" 1.42109e-14
cap "REG8v2_1/B2" "REG8v2_1/B3" 1.42109e-14
cap "REG8v2_1/B5" "REG8v2_1/B4" 1.42109e-14
cap "REG8v2_1/B6" "REG8v2_1/B7" 1.42109e-14
cap "REG8v2_1/B3" "REG8v2_1/B4" 1.42109e-14
cap "Decoder_4x8_0/NAND4_0/Y" "m1_n469_n220#" 456.528
cap "m1_n469_n220#" "Decoder_4x8_0/NAND4_0/VDD" 299.616
cap "Decoder_4x8_0/NAND4_1/D" "m1_n428_n228#" 101.9
cap "m1_n428_n228#" "Decoder_4x8_0/NAND4_0/VDD" 299.616
cap "Decoder_4x8_0/NAND4_0/D" "m1_n469_n220#" 101.9
cap "Decoder_4x8_0/NAND4_1/Y" "m1_n428_n228#" 456.528
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n469_n220#" 554.088
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n150_n780#" 156.768
cap "Decoder_Inv_4x8_0/m1_308_n48#" "m1_n134_n1120#" 513.418
cap "Decoder_Inv_4x8_0/m1_226_n32#" "m1_n166_n440#" 309.618
cap "Decoder_Inv_4x8_0/m1_308_n48#" "m1_n118_n1460#" 203.8
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n134_n1120#" 156.768
cap "Decoder_Inv_4x8_0/m1_226_n32#" "m1_n150_n780#" 101.9
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n469_n220#" 1154.35
cap "Decoder_Inv_4x8_0/m1_267_n40#" "m1_n166_n440#" 156.768
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n118_n1460#" 615.318
cap "Decoder_Inv_4x8_0/m1_308_n48#" "m1_n166_n440#" 156.768
cap "Decoder_Inv_4x8_0/m1_267_n40#" "m1_n150_n780#" 411.518
cap "Decoder_Inv_4x8_0/m1_185_n24#" "m1_n166_n440#" 50.95
cap "Decoder_Inv_4x8_0/m1_267_n40#" "m1_n134_n1120#" 152.85
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n166_n440#" 156.768
cap "Decoder_Inv_4x8_0/m1_308_n48#" "m1_n150_n780#" 156.768
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n102_n1800#" 254.75
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n469_n220#" 11.5435
cap "REG8v2_1/REGv2_0/Q0" "m1_15_n1816#" 156.768
cap "REG8v2_1/REGv2_0/Q4" "m1_15_n1816#" 156.768
cap "REG8v2_1/C7" "REG8v2_1/C5" 25.512
cap "REG8v2_1/REGv2_0/Q7" "m1_15_n1816#" 156.768
cap "REG8v2_1/REGv2_0/Q1" "m1_15_n1816#" 156.768
cap "REG8v2_1/REGv2_0/Q5" "m1_15_n1816#" 156.768
cap "REG8v2_1/C5" "REG8v2_1/C6" -4.26326e-14
cap "REG8v2_1/C7" "REG8v2_1/C6" 25.512
cap "REG8v2_1/REGv2_0/Q2" "m1_15_n1816#" 156.768
cap "REG8v2_1/C5" "m1_15_n1816#" 131.256
cap "REG8v2_1/C7" "m1_15_n1816#" 156.768
cap "REG8v2_1/REGv2_0/Q3" "m1_15_n1816#" 156.768
cap "REG8v2_1/REGv2_0/Q6" "m1_15_n1816#" 156.768
cap "REG8v2_1/C6" "m1_15_n1816#" 156.768
cap "REG8v2_1/A5" "REG8v2_1/A6" 1.42109e-14
cap "REG8v2_1/Q2" "REG8v2_1/Q3" -184.696
cap "REG8v2_1/Q0" "REG8v2_1/Q1" -184.696
cap "REG8v2_1/Q5" "REG8v2_1/Q6" -184.696
cap "REG8v2_1/A6" "REG8v2_1/A7" 1.42109e-14
cap "REG8v2_1/Q3" "REG8v2_1/Q4" -184.696
cap "REG8v2_1/B0" "REG8v2_1/B1" 1.42109e-14
cap "REG8v2_1/Q1" "REG8v2_1/Q2" -184.696
cap "REG8v2_1/Q6" "REG8v2_1/Q7" -184.696
cap "REG8v2_1/Q4" "REG8v2_1/Q5" -184.696
cap "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y" "Decoder_Inv_4x8_0/S1" 69.261
cap "Decoder_Inv_4x8_0/Decoder_4x8_0/VSS" "Decoder_Inv_4x8_0/EN" 46.174
cap "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y" "Decoder_Inv_4x8_0/S2" 69.261
cap "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y" "Decoder_Inv_4x8_0/EN" 46.174
cap "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y" "Decoder_Inv_4x8_0/S0" 69.261
cap "Decoder_Inv_4x8_0/A3" "Decoder_Inv_4x8_0/m1_267_n40#" 968.05
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_349_n56#" 104.82
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/A5" 105.744
cap "Decoder_Inv_4x8_0/A4" "Decoder_Inv_4x8_0/m1_390_0#" 156.768
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_185_n24#" 54.868
cap "Decoder_Inv_4x8_0/A4" "Decoder_Inv_4x8_0/m1_267_n40#" 968.05
cap "Decoder_Inv_4x8_0/A2" "Decoder_Inv_4x8_0/m1_185_n24#" 968.05
cap "Decoder_Inv_4x8_0/A5" "Decoder_Inv_4x8_0/m1_390_0#" 156.768
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_226_n32#" 156.768
cap "Decoder_Inv_4x8_0/A4" "Decoder_Inv_4x8_0/m1_308_n48#" 968.05
cap "Decoder_Inv_4x8_0/A2" "Decoder_Inv_4x8_0/m1_226_n32#" 968.05
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_267_n40#" 156.768
cap "Decoder_Inv_4x8_0/A5" "Decoder_Inv_4x8_0/m1_308_n48#" 968.05
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/A3" 105.744
cap "Decoder_Inv_4x8_0/A2" "Decoder_Inv_4x8_0/m1_390_0#" 156.768
cap "Decoder_Inv_4x8_0/A3" "Decoder_Inv_4x8_0/m1_226_n32#" 968.05
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_308_n48#" 156.768
cap "Decoder_Inv_4x8_0/A5" "Decoder_Inv_4x8_0/m1_349_n56#" 968.05
cap "Decoder_Inv_4x8_0/INV_1/VSS" "Decoder_Inv_4x8_0/A1" 1056.23
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/A4" 105.744
cap "Decoder_Inv_4x8_0/A1" "Decoder_Inv_4x8_0/m1_144_n16#" 5.68434e-14
cap "Decoder_Inv_4x8_0/A3" "Decoder_Inv_4x8_0/m1_390_0#" 156.768
cap "m1_n469_n220#" "Decoder_Inv_4x8_0/A7" 280.225
cap "Decoder_Inv_4x8_0/m1_349_n56#" "m1_n182_n100#" 51.948
cap "Decoder_Inv_4x8_0/VSS" "m1_n182_n100#" 328.99
cap "Decoder_Inv_4x8_0/m1_390_0#" "Decoder_Inv_4x8_0/A6" 870.068
cap "Decoder_Inv_4x8_0/A7" "m1_n182_n100#" 105.744
cap "Decoder_Inv_4x8_0/m1_349_n56#" "Decoder_Inv_4x8_0/A6" 968.05
cap "Decoder_Inv_4x8_0/m1_390_0#" "Decoder_Inv_4x8_0/A7" 114.638
cap "Decoder_Inv_4x8_0/m1_390_0#" "m1_n182_n100#" 156.768
cap "REG8v2_1/C5" "REG8v2_1/C4" -2.13163e-14
cap "m1_n68_144#" "REG8v2_1/C2" 25.512
cap "REG8v2_1/C2" "REG8v2_1/C3" -4.26326e-14
cap "REG8v2_1/VSS" "REG8v2_1/CLK" 105.744
cap "m1_n68_144#" "REG8v2_1/C3" 25.512
cap "REG8v2_1/C1" "REG8v2_1/CLK" 156.768
cap "REG8v2_1/CLK" "REG8v2_1/C0" 156.768
cap "REG8v2_1/reg_en" "REG8v2_1/CLK" 462.468
cap "REG8v2_1/VSS" "REG8v2_1/reg_en" 11.5435
cap "m1_n68_144#" "REG8v2_1/C4" 25.512
cap "REG8v2_1/C3" "REG8v2_1/C4" -4.26326e-14
cap "REG8v2_1/C2" "REG8v2_1/CLK" 156.768
cap "REG8v2_1/C1" "REG8v2_1/C0" -4.26326e-14
cap "REG8v2_1/C3" "REG8v2_1/CLK" 156.768
cap "REG8v2_1/C1" "REG8v2_1/C2" -4.26326e-14
cap "m1_n68_144#" "REG8v2_1/C1" 25.512
cap "m1_n68_144#" "REG8v2_1/C0" 25.512
cap "REG8v2_1/C4" "REG8v2_1/CLK" 156.768
cap "REG8v2_1/A0" "REG8v2_1/A1" 5.68434e-14
cap "Decoder_Inv_4x8_0/INV_1/Y" "Decoder_Inv_4x8_0/INV_1/A" 280.225
cap "Decoder_Inv_4x8_0/INV_1/Y" "Decoder_Inv_4x8_0/INV_2/A" 305.7
cap "Decoder_Inv_4x8_0/INV_1/Y" "Decoder_Inv_4x8_0/INV_1/VDD" 283.416
cap "Decoder_Inv_4x8_0/VDD" "m1_n469_n220#" 102.816
cap "m1_15_n1816#" "REG8v2_1/VDD" 259.584
cap "m1_15_n1816#" "REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S" 649.613
cap "m1_15_n1816#" "REG8v2_0/b_enb" 156.768
cap "REG8v2_0/B7" "REG8v2_0/B6" 7.10543e-15
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q6" 156.768
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q2" 131.256
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q7" 156.768
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q3" 156.768
cap "m1_15_n1816#" "REG8v2_0/a_enb" 131.256
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q4" 156.768
cap "m1_15_n1816#" "REG8v2_0/REGv2_0/Q5" 156.768
cap "REG8v2_0/B2" "REG8v2_0/B3" 1.42109e-14
cap "REG8v2_0/Q2" "REG8v2_0/Q3" -184.696
cap "REG8v2_0/B0" "REG8v2_0/B1" 1.42109e-14
cap "REG8v2_0/B5" "REG8v2_0/B6" 1.42109e-14
cap "REG8v2_0/Q6" "REG8v2_0/Q7" -184.696
cap "REG8v2_0/B3" "REG8v2_0/B4" 1.42109e-14
cap "REG8v2_0/Q3" "REG8v2_0/Q4" -184.696
cap "REG8v2_0/B1" "REG8v2_0/B2" 1.42109e-14
cap "REG8v2_0/Q6" "REG8v2_0/Q5" -184.696
cap "REG8v2_0/B4" "REG8v2_0/B5" 1.42109e-14
cap "REG8v2_0/Q4" "REG8v2_0/Q5" -184.696
cap "REG8v2_0/C5" "REG8v2_0/C6" 1.42109e-14
cap "REG8v2_0/CLK" "REG8v2_0/C1" 156.768
cap "REG8v2_0/CLK" "REG8v2_0/C7" 156.768
cap "REG8v2_0/C2" "REG8v2_0/C3" 1.42109e-14
cap "REG8v2_0/CLK" "REG8v2_0/C2" 156.768
cap "REG8v2_0/C0" "REG8v2_0/C1" 1.42109e-14
cap "REG8v2_0/CLK" "REG8v2_0/REGv2_0/Q0" 156.768
cap "REG8v2_0/C4" "REG8v2_0/C3" 1.42109e-14
cap "REG8v2_0/C6" "REG8v2_0/C7" 5.68434e-14
cap "REG8v2_0/CLK" "REG8v2_0/C4" 156.768
cap "REG8v2_0/CLK" "REG8v2_0/C3" 156.768
cap "REG8v2_0/CLK" "REG8v2_0/REGv2_0/Q1" 156.768
cap "REG8v2_0/C4" "REG8v2_0/C5" 1.42109e-14
cap "REG8v2_0/CLK" "REG8v2_0/C5" 156.768
cap "REG8v2_0/C1" "REG8v2_0/C2" 1.42109e-14
cap "REG8v2_0/CLK" "REG8v2_0/C0" 156.768
cap "REG8v2_0/CLK" "m1_n188_216#" 28.8588
cap "REG8v2_0/CLK" "REG8v2_0/C6" 156.768
cap "REG8v2_0/Q1" "REG8v2_0/Q2" -92.348
cap "REG8v2_0/A4" "REG8v2_0/A5" -4.54747e-13
cap "REG8v2_0/A1" "REG8v2_0/A2" -4.54747e-13
cap "REG8v2_0/A5" "REG8v2_0/A6" -2.27374e-13
cap "REG8v2_0/A2" "REG8v2_0/A3" -2.27374e-13
cap "REG8v2_0/Q0" "REG8v2_0/Q1" -184.696
cap "REG8v2_0/A4" "REG8v2_0/A3" -2.27374e-13
cap "REG8v2_0/A6" "REG8v2_0/A7" -2.27374e-13
cap "8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb" "8bitMUX2to1_0/A0" 76.425
cap "8bitMUX2to1_0/Y0" "8bitMUX2to1_0/B0" 870.068
cap "8bitMUX2to1_0/S" "8bitMUX2to1_0/B0" 369.364
cap "8bitMUX2to1_0/VSS" "8bitMUX2to1_0/S" 23.087
cap "CLK" "8bitMUX2to1_0/Y0" 357.848
cap "8bitMUX2to1_0/VSS" "8bitMUX2to1_0/B0" 156.768
cap "8bitMUX2to1_0/MUX2to1_1/INV_0/VDD" "8bitMUX2to1_0/A0" 28.548
cap "8bitMUX2to1_0/A0" "8bitMUX2to1_0/Y0" -46.174
cap "8bitMUX2to1_0/S" "8bitMUX2to1_0/A0" 107.512
cap "8bitMUX2to1_0/MUX2to1_2/S" "8bitMUX2to1_0/B1" 369.364
cap "8bitMUX2to1_0/A2" "8bitMUX2to1_0/Y2" -46.174
cap "8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#" "8bitMUX2to1_0/A2" 28.548
cap "8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#" "8bitMUX2to1_0/A1" 28.548
cap "8bitMUX2to1_0/A1" "8bitMUX2to1_0/Y1" -46.174
cap "8bitMUX2to1_0/MUX2to1_2/S" "8bitMUX2to1_0/A2" 107.512
cap "8bitMUX2to1_0/MUX2to1_2/S" "8bitMUX2to1_0/A1" 107.512
cap "8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb" "8bitMUX2to1_0/A2" 76.425
cap "8bitMUX2to1_0/Y2" "CLK" 69.261
cap "8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb" "8bitMUX2to1_0/A1" 76.425
cap "8bitMUX2to1_0/Y1" "8bitMUX2to1_0/B1" 870.068
cap "8bitMUX2to1_0/Y1" "CLK" 357.848
cap "8bitMUX2to1_0/B1" "8bitMUX2to1_0/MUX2to1_2/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_4/S" "8bitMUX2to1_0/A3" 107.512
cap "8bitMUX2to1_0/A3" "8bitMUX2to1_0/Y3" -46.174
cap "8bitMUX2to1_0/Y2" "8bitMUX2to1_0/B2" 870.068
cap "8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb" "8bitMUX2to1_0/A3" 76.425
cap "8bitMUX2to1_0/Y3" "CLK" 357.848
cap "8bitMUX2to1_0/B3" "8bitMUX2to1_0/MUX2to1_4/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_2/w_42_65#" "8bitMUX2to1_0/A3" 28.548
cap "8bitMUX2to1_0/MUX2to1_4/S" "8bitMUX2to1_0/B3" 369.364
cap "8bitMUX2to1_0/Y3" "8bitMUX2to1_0/B3" 870.068
cap "8bitMUX2to1_0/Y2" "CLK" 288.587
cap "8bitMUX2to1_0/B2" "8bitMUX2to1_0/MUX2to1_4/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_4/S" "8bitMUX2to1_0/B2" 369.364
cap "8bitMUX2to1_0/Y4" "8bitMUX2to1_0/B4" 870.068
cap "8bitMUX2to1_0/Y4" "CLK" 357.848
cap "8bitMUX2to1_0/B4" "8bitMUX2to1_0/MUX2to1_5/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#" "8bitMUX2to1_0/A5" 28.548
cap "8bitMUX2to1_0/MUX2to1_5/S" "8bitMUX2to1_0/B4" 369.364
cap "8bitMUX2to1_0/MUX2to1_5/S" "8bitMUX2to1_0/A5" 107.512
cap "8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#" "8bitMUX2to1_0/A4" 28.548
cap "8bitMUX2to1_0/A4" "8bitMUX2to1_0/Y4" -46.174
cap "8bitMUX2to1_0/Y5" "CLK" 161.609
cap "8bitMUX2to1_0/MUX2to1_5/S" "8bitMUX2to1_0/A4" 107.512
cap "8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb" "8bitMUX2to1_0/A5" 76.425
cap "8bitMUX2to1_0/A5" "8bitMUX2to1_0/Y5" -46.174
cap "8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb" "8bitMUX2to1_0/A4" 76.425
cap "8bitMUX2to1_0/Y5" "CLK" 196.239
cap "8bitMUX2to1_0/MUX2to1_7/S" "8bitMUX2to1_0/A6" 107.512
cap "8bitMUX2to1_0/A6" "8bitMUX2to1_0/Y6" -46.174
cap "8bitMUX2to1_0/B5" "8bitMUX2to1_0/Y5" 870.068
cap "8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb" "8bitMUX2to1_0/A6" 76.425
cap "8bitMUX2to1_0/Y6" "CLK" 357.848
cap "8bitMUX2to1_0/B6" "8bitMUX2to1_0/MUX2to1_7/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_7/S" "8bitMUX2to1_0/B6" 369.364
cap "8bitMUX2to1_0/Y6" "8bitMUX2to1_0/B6" 870.068
cap "8bitMUX2to1_0/B5" "8bitMUX2to1_0/MUX2to1_7/VSS" 156.768
cap "8bitMUX2to1_0/MUX2to1_5/w_42_65#" "8bitMUX2to1_0/A6" 28.548
cap "8bitMUX2to1_0/MUX2to1_7/S" "8bitMUX2to1_0/B5" 199.531
cap "8bitMUX2to1_0/B7" "8bitMUX2to1_0/VSS" 156.768
cap "8bitMUX2to1_0/A7" "8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb" 107.512
cap "8bitMUX2to1_0/A7" "8bitMUX2to1_0/Y7" -46.174
cap "CLK" "8bitMUX2to1_0/Y7" 357.848
cap "8bitMUX2to1_0/A7" "8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb" 76.425
cap "8bitMUX2to1_0/B7" "8bitMUX2to1_0/Y7" 870.068
cap "8bitMUX2to1_0/B7" "8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en" 212.596
cap "8bitMUX2to1_0/MUX2to1_7/INV_0/VDD" "8bitMUX2to1_0/A7" 28.548
cap "REG8v2_0/reg_en" "REG8v2_0/CLK" 131.256
cap "REG8v2_0/VSS" "REG8v2_0/reg_en" 11.5435
cap "C0" "8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A" 73.14
cap "8bitMUX2to1_0/VDD" "C0" 212.316
cap "8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A" "C2" 73.14
cap "8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A" "C1" 73.14
cap "C1" "8bitMUX2to1_0/MUX2to1_2/VDD" 212.316
cap "C2" "8bitMUX2to1_0/MUX2to1_2/VDD" 212.316
cap "8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A" "C3" 73.14
cap "8bitMUX2to1_0/MUX2to1_4/VDD" "C3" 212.316
cap "8bitMUX2to1_0/MUX2to1_5/VDD" "C4" 212.316
cap "8bitMUX2to1_0/MUX2to1_5/VDD" "C5" 212.316
cap "8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A" "C5" 73.14
cap "8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A" "C4" 73.14
cap "8bitMUX2to1_0/MUX2to1_7/VDD" "C6" 212.316
cap "C6" "8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A" 73.14
cap "C7" "8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A" 73.14
cap "8bitMUX2to1_0/MUX2to1_7/INV_0/VDD" "C7" 55.548
cap "C7" "8bitMUX2to1_0/VDD" 156.768
cap "8bitMUX2to1_0/MUX2to1_7/INV_0/VDD" "8bitMUX2to1_0/VDD" 28.845
merge "REG8v2_0/Q2" "reg_zero2" -508.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -56 0 0 0 0
merge "Decoder_Inv_4x8_0/INV_7/Y" "Decoder_Inv_4x8_0/A6" -1696.01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -100 -58 -464 -240 0 0
merge "Decoder_Inv_4x8_0/A6" "REG8v2_6/reg_en"
merge "REG8v2_6/reg_en" "m1_n102_n1800#"
merge "Decoder_Inv_4x8_0/INV_3/Y" "Decoder_Inv_4x8_0/A2" -2510.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -88 -52 -780 -448 0 0
merge "Decoder_Inv_4x8_0/A2" "REG8v2_2/reg_en"
merge "REG8v2_2/reg_en" "m1_n166_n440#"
merge "8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y" "8bitMUX2to1_0/Y0" -2155.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -804 -414 0 0
merge "8bitMUX2to1_0/Y0" "REG8v2_0/C0"
merge "REG8v2_0/C0" "8bitMUX2to1_0/MUX2to1_0/Y"
merge "8bitMUX2to1_0/MUX2to1_0/Y" "REG8v2_1/C0"
merge "REG8v2_1/C0" "REG8v2_2/C0"
merge "REG8v2_2/C0" "REG8v2_3/C0"
merge "REG8v2_3/C0" "REG8v2_4/C0"
merge "REG8v2_4/C0" "REG8v2_5/C0"
merge "REG8v2_5/C0" "REG8v2_6/C0"
merge "REG8v2_6/C0" "m1_n516_200#"
merge "REG8v2_5/Q1" "reg_five1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_2/Q2" "reg_two2" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/Y2" "REG8v2_0/C2" -2128.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -804 -414 0 0
merge "REG8v2_0/C2" "8bitMUX2to1_0/MUX2to1_2/Y"
merge "8bitMUX2to1_0/MUX2to1_2/Y" "REG8v2_1/C2"
merge "REG8v2_1/C2" "REG8v2_2/C2"
merge "REG8v2_2/C2" "REG8v2_3/C2"
merge "REG8v2_3/C2" "REG8v2_4/C2"
merge "REG8v2_4/C2" "REG8v2_5/C2"
merge "REG8v2_5/C2" "REG8v2_6/C2"
merge "REG8v2_6/C2" "m1_n388_184#"
merge "REG8v2_0/Q3" "reg_zero3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_Inv_4x8_0/A3" "REG8v2_3/reg_en" -1007.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -400 -208 0 0
merge "REG8v2_3/reg_en" "m1_n150_n780#"
merge "REG8v2_5/Q2" "reg_five2" -508.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -56 0 0 0 0
merge "8bitMUX2to1_0/Y1" "REG8v2_0/C1" -2128.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -804 -414 0 0
merge "REG8v2_0/C1" "8bitMUX2to1_0/MUX2to1_1/Y"
merge "8bitMUX2to1_0/MUX2to1_1/Y" "REG8v2_1/C1"
merge "REG8v2_1/C1" "REG8v2_2/C1"
merge "REG8v2_2/C1" "REG8v2_3/C1"
merge "REG8v2_3/C1" "REG8v2_4/C1"
merge "REG8v2_4/C1" "REG8v2_5/C1"
merge "REG8v2_5/C1" "REG8v2_6/C1"
merge "REG8v2_6/C1" "m1_n452_192#"
merge "REG8v2_0/B0" "REG8v2_1/B0" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B0" "REG8v2_2/B0"
merge "REG8v2_2/B0" "REG8v2_3/B0"
merge "REG8v2_3/B0" "REG8v2_4/B0"
merge "REG8v2_4/B0" "REG8v2_5/B0"
merge "REG8v2_5/B0" "REG8v2_6/B0"
merge "REG8v2_6/B0" "REG0v2_0/B0"
merge "REG0v2_0/B0" "B0"
merge "REG8v2_2/Q3" "reg_two3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/Y3" "REG8v2_0/C3" -2128.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -804 -414 0 0
merge "REG8v2_0/C3" "8bitMUX2to1_0/MUX2to1_3/Y"
merge "8bitMUX2to1_0/MUX2to1_3/Y" "REG8v2_1/C3"
merge "REG8v2_1/C3" "REG8v2_2/C3"
merge "REG8v2_2/C3" "REG8v2_3/C3"
merge "REG8v2_3/C3" "REG8v2_4/C3"
merge "REG8v2_4/C3" "REG8v2_5/C3"
merge "REG8v2_5/C3" "REG8v2_6/C3"
merge "REG8v2_6/C3" "m1_n324_176#"
merge "REG8v2_0/VDD" "8bitMUX2to1_0/VDD" -2727.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -316 -262 0 0 0 0
merge "8bitMUX2to1_0/VDD" "m1_n63_332#"
merge "m1_n63_332#" "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VDD"
merge "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VDD" "Decoder_4x8_0/INV_0/VDD"
merge "Decoder_4x8_0/INV_0/VDD" "Decoder_4x8_1/VDD"
merge "Decoder_4x8_1/VDD" "REG8v2_3/VDD"
merge "REG8v2_3/VDD" "REG8v2_4/VDD"
merge "REG8v2_4/VDD" "REG8v2_5/VDD"
merge "REG8v2_5/VDD" "REG8v2_6/VDD"
merge "REG8v2_6/VDD" "REG0v2_0/VDD"
merge "REG0v2_0/VDD" "VDD"
merge "Decoder_Inv_4x8_0/A5" "REG8v2_5/reg_en" -995.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -400 -208 0 0
merge "REG8v2_5/reg_en" "m1_n118_n1460#"
merge "REG8v2_0/Q4" "reg_zero4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/VSS" "8bitMUX2to1_0/VSS" -1116.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -138 -52 -46 0 0
merge "8bitMUX2to1_0/VSS" "m1_n62_248#"
merge "m1_n62_248#" "Decoder_Inv_4x8_0/Decoder_4x8_0/VSS"
merge "Decoder_Inv_4x8_0/Decoder_4x8_0/VSS" "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VSS"
merge "Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VSS" "Decoder_4x8_0/EN"
merge "Decoder_4x8_0/EN" "Decoder_4x8_0/VSS"
merge "Decoder_4x8_0/VSS" "Decoder_4x8_1/EN"
merge "Decoder_4x8_1/EN" "Decoder_4x8_1/VSS"
merge "Decoder_4x8_1/VSS" "m1_n785_n579#"
merge "m1_n785_n579#" "REG8v2_3/VSS"
merge "REG8v2_3/VSS" "REG8v2_4/VSS"
merge "REG8v2_4/VSS" "REG8v2_5/VSS"
merge "REG8v2_5/VSS" "REG8v2_6/VSS"
merge "REG8v2_6/VSS" "REG0v2_0/VSS"
merge "REG0v2_0/VSS" "VSS"
merge "Decoder_Inv_4x8_0/A4" "REG8v2_4/reg_en" -995.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -400 -208 0 0
merge "REG8v2_4/reg_en" "m1_n134_n1120#"
merge "REG8v2_0/CLK" "CLK" -29440.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2508 -1330 -5200 -2600 0 0
merge "CLK" "REG8v2_1/CLK"
merge "REG8v2_1/CLK" "REG8v2_2/CLK"
merge "REG8v2_2/CLK" "REG8v2_3/CLK"
merge "REG8v2_3/CLK" "REG8v2_4/CLK"
merge "REG8v2_4/CLK" "REG8v2_5/CLK"
merge "REG8v2_5/CLK" "REG8v2_6/CLK"
merge "REG8v2_6/CLK" "m1_15_n1816#"
merge "REG8v2_4/A1" "m1_2930_n1168#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_5/Q3" "reg_five3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/A0" "REG8v2_1/A0" -12107.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -5828 -2918 0 0
merge "REG8v2_1/A0" "REG8v2_2/A0"
merge "REG8v2_2/A0" "REG8v2_3/A0"
merge "REG8v2_3/A0" "REG8v2_5/A0"
merge "REG8v2_5/A0" "REG8v2_6/A0"
merge "REG8v2_6/A0" "REG0v2_0/A0"
merge "REG0v2_0/A0" "A0"
merge "REG8v2_0/B1" "REG8v2_1/B1" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B1" "REG8v2_2/B1"
merge "REG8v2_2/B1" "REG8v2_3/B1"
merge "REG8v2_3/B1" "REG8v2_4/B1"
merge "REG8v2_4/B1" "REG8v2_5/B1"
merge "REG8v2_5/B1" "REG8v2_6/B1"
merge "REG8v2_6/B1" "REG0v2_0/B1"
merge "REG0v2_0/B1" "B1"
merge "REG8v2_1/VDD" "Decoder_Inv_4x8_0/VDD" -208.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -20 0 0 0 0
merge "Decoder_Inv_4x8_0/VDD" "m1_n82_n8#"
merge "REG8v2_2/Q4" "reg_two4" -508.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -56 0 0 0 0
merge "8bitMUX2to1_0/Y4" "REG8v2_0/C4" -1267.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -404 -214 0 0
merge "REG8v2_0/C4" "8bitMUX2to1_0/MUX2to1_4/Y"
merge "8bitMUX2to1_0/MUX2to1_4/Y" "REG8v2_1/C4"
merge "REG8v2_1/C4" "REG8v2_2/C4"
merge "REG8v2_2/C4" "REG8v2_3/C4"
merge "REG8v2_3/C4" "REG8v2_4/C4"
merge "REG8v2_4/C4" "REG8v2_5/C4"
merge "REG8v2_5/C4" "REG8v2_6/C4"
merge "REG8v2_6/C4" "m1_n260_168#"
merge "REG8v2_4/A0" "m1_2930_n1160#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_4/A3" "m1_2930_n1184#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_0/Q5" "reg_zero5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/Y7" "8bitMUX2to1_0/MUX2to1_7/Y" -12841.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -5600 -2808 0 0
merge "8bitMUX2to1_0/MUX2to1_7/Y" "REG8v2_0/C7"
merge "REG8v2_0/C7" "REG8v2_1/C7"
merge "REG8v2_1/C7" "REG8v2_2/C7"
merge "REG8v2_2/C7" "REG8v2_3/C7"
merge "REG8v2_3/C7" "REG8v2_4/C7"
merge "REG8v2_4/C7" "REG8v2_5/C7"
merge "REG8v2_5/C7" "REG8v2_6/C7"
merge "REG8v2_6/C7" "m1_n68_144#"
merge "REG8v2_5/Q4" "reg_five4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/A1" "REG8v2_1/A1" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A1" "REG8v2_2/A1"
merge "REG8v2_2/A1" "REG8v2_3/A1"
merge "REG8v2_3/A1" "REG8v2_5/A1"
merge "REG8v2_5/A1" "REG8v2_6/A1"
merge "REG8v2_6/A1" "REG0v2_0/A1"
merge "REG0v2_0/A1" "A1"
merge "REG8v2_0/B2" "REG8v2_1/B2" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B2" "REG8v2_2/B2"
merge "REG8v2_2/B2" "REG8v2_3/B2"
merge "REG8v2_3/B2" "REG8v2_4/B2"
merge "REG8v2_4/B2" "REG8v2_5/B2"
merge "REG8v2_5/B2" "REG8v2_6/B2"
merge "REG8v2_6/B2" "REG0v2_0/B2"
merge "REG0v2_0/B2" "B2"
merge "REG8v2_2/Q5" "reg_two5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/Y5" "REG8v2_0/C5" -1267.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -404 -214 0 0
merge "REG8v2_0/C5" "8bitMUX2to1_0/MUX2to1_5/Y"
merge "8bitMUX2to1_0/MUX2to1_5/Y" "REG8v2_1/C5"
merge "REG8v2_1/C5" "REG8v2_2/C5"
merge "REG8v2_2/C5" "REG8v2_3/C5"
merge "REG8v2_3/C5" "REG8v2_4/C5"
merge "REG8v2_4/C5" "REG8v2_5/C5"
merge "REG8v2_5/C5" "REG8v2_6/C5"
merge "REG8v2_6/C5" "m1_n196_160#"
merge "REG8v2_0/Q6" "reg_zero6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_0/A2" "REG8v2_2/a_enb" -1004.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -400 -208 0 0
merge "REG8v2_2/a_enb" "m1_n387_n656#"
merge "REG8v2_5/Q5" "reg_five5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/A2" "REG8v2_1/A2" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A2" "REG8v2_2/A2"
merge "REG8v2_2/A2" "REG8v2_3/A2"
merge "REG8v2_3/A2" "REG8v2_5/A2"
merge "REG8v2_5/A2" "REG8v2_6/A2"
merge "REG8v2_6/A2" "REG0v2_0/A2"
merge "REG0v2_0/A2" "A2"
merge "REG8v2_0/B3" "REG8v2_1/B3" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B3" "REG8v2_2/B3"
merge "REG8v2_2/B3" "REG8v2_3/B3"
merge "REG8v2_3/B3" "REG8v2_4/B3"
merge "REG8v2_4/B3" "REG8v2_5/B3"
merge "REG8v2_5/B3" "REG8v2_6/B3"
merge "REG8v2_6/B3" "REG0v2_0/B3"
merge "REG0v2_0/B3" "B3"
merge "REG8v2_2/Q6" "reg_two6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/Y6" "REG8v2_0/C6" -7242.91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -1504 -2414 0 0
merge "REG8v2_0/C6" "8bitMUX2to1_0/MUX2to1_6/Y"
merge "8bitMUX2to1_0/MUX2to1_6/Y" "REG8v2_1/C6"
merge "REG8v2_1/C6" "REG8v2_2/C6"
merge "REG8v2_2/C6" "REG8v2_3/C6"
merge "REG8v2_3/C6" "REG8v2_4/C6"
merge "REG8v2_4/C6" "REG8v2_5/C6"
merge "REG8v2_5/C6" "REG8v2_6/C6"
merge "REG8v2_6/C6" "m1_n132_152#"
merge "REG8v2_4/A2" "m1_2930_n1176#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_0/Q7" "reg_zero7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_Inv_4x8_0/A7" "m2_n86_n109#" -47.952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "Decoder_4x8_0/A3" "REG8v2_3/a_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_3/a_enb" "m1_n346_n996#"
merge "REG8v2_1/a_enb" "Decoder_4x8_0/NAND4_1/Y" -8440.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1280 -656 -208 -116 0 0
merge "Decoder_4x8_0/NAND4_1/Y" "m1_n428_n228#"
merge "REG8v2_0/A3" "REG8v2_1/A3" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A3" "REG8v2_2/A3"
merge "REG8v2_2/A3" "REG8v2_3/A3"
merge "REG8v2_3/A3" "REG8v2_5/A3"
merge "REG8v2_5/A3" "REG8v2_6/A3"
merge "REG8v2_6/A3" "REG0v2_0/A3"
merge "REG0v2_0/A3" "A3"
merge "REG8v2_5/Q6" "reg_five6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/B4" "REG8v2_1/B4" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B4" "REG8v2_2/B4"
merge "REG8v2_2/B4" "REG8v2_3/B4"
merge "REG8v2_3/B4" "REG8v2_4/B4"
merge "REG8v2_4/B4" "REG8v2_5/B4"
merge "REG8v2_5/B4" "REG8v2_6/B4"
merge "REG8v2_6/B4" "REG0v2_0/B4"
merge "REG0v2_0/B4" "B4"
merge "REG8v2_2/Q7" "reg_two7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_1/Q0" "reg_one0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_0/A4" "REG8v2_4/a_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_4/a_enb" "m1_n305_n1336#"
merge "REG8v2_5/Q7" "reg_five7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/B5" "REG8v2_1/B5" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B5" "REG8v2_2/B5"
merge "REG8v2_2/B5" "REG8v2_3/B5"
merge "REG8v2_3/B5" "REG8v2_4/B5"
merge "REG8v2_4/B5" "REG8v2_5/B5"
merge "REG8v2_5/B5" "REG8v2_6/B5"
merge "REG8v2_6/B5" "REG0v2_0/B5"
merge "REG0v2_0/B5" "B5"
merge "REG8v2_0/A4" "REG8v2_1/A4" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A4" "REG8v2_2/A4"
merge "REG8v2_2/A4" "REG8v2_3/A4"
merge "REG8v2_3/A4" "REG8v2_5/A4"
merge "REG8v2_5/A4" "REG8v2_6/A4"
merge "REG8v2_6/A4" "REG0v2_0/A4"
merge "REG0v2_0/A4" "A4"
merge "REG8v2_4/A7" "m1_2930_n1216#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_4/A4" "m1_2930_n1192#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "Decoder_4x8_0/A5" "REG8v2_5/a_enb" -134.208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 -8 0 0
merge "REG8v2_5/a_enb" "m1_n264_n1676#"
merge "REG8v2_1/Q1" "reg_one1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/B6" "REG8v2_1/B6" -377.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "REG8v2_1/B6" "REG8v2_2/B6"
merge "REG8v2_2/B6" "REG8v2_3/B6"
merge "REG8v2_3/B6" "REG8v2_4/B6"
merge "REG8v2_4/B6" "REG8v2_5/B6"
merge "REG8v2_5/B6" "REG8v2_6/B6"
merge "REG8v2_6/B6" "REG0v2_0/B6"
merge "REG0v2_0/B6" "B6"
merge "REG8v2_0/A5" "REG8v2_1/A5" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A5" "REG8v2_2/A5"
merge "REG8v2_2/A5" "REG8v2_3/A5"
merge "REG8v2_3/A5" "REG8v2_5/A5"
merge "REG8v2_5/A5" "REG8v2_6/A5"
merge "REG8v2_6/A5" "REG0v2_0/A5"
merge "REG0v2_0/A5" "A5"
merge "Decoder_4x8_0/S0" "A_sel0" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_4/A5" "m1_2930_n1200#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_1/Q2" "reg_one2" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_0/A6" "REG8v2_6/a_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_6/a_enb" "m1_n223_n2016#"
merge "REG8v2_0/B7" "REG8v2_1/B7" -400.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -66 0 0 0 0
merge "REG8v2_1/B7" "REG8v2_2/B7"
merge "REG8v2_2/B7" "REG8v2_3/B7"
merge "REG8v2_3/B7" "REG8v2_4/B7"
merge "REG8v2_4/B7" "REG8v2_5/B7"
merge "REG8v2_5/B7" "REG8v2_6/B7"
merge "REG8v2_6/B7" "REG0v2_0/B7"
merge "REG0v2_0/B7" "B7"
merge "REG8v2_0/A6" "REG8v2_1/A6" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A6" "REG8v2_2/A6"
merge "REG8v2_2/A6" "REG8v2_3/A6"
merge "REG8v2_3/A6" "REG8v2_5/A6"
merge "REG8v2_5/A6" "REG8v2_6/A6"
merge "REG8v2_6/A6" "REG0v2_0/A6"
merge "REG0v2_0/A6" "A6"
merge "Decoder_4x8_0/S1" "A_sel1" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_4/A6" "m1_2930_n1208#" -47.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_1/Q3" "reg_one3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_0/A7" "REG0v2_0/a_enb" -87.678 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 -8 0 0
merge "REG0v2_0/a_enb" "m1_n182_n2132#"
merge "REG8v2_0/A7" "REG8v2_1/A7" -330.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 0 0 0 0
merge "REG8v2_1/A7" "REG8v2_2/A7"
merge "REG8v2_2/A7" "REG8v2_3/A7"
merge "REG8v2_3/A7" "REG8v2_5/A7"
merge "REG8v2_5/A7" "REG8v2_6/A7"
merge "REG8v2_6/A7" "REG0v2_0/A7"
merge "REG0v2_0/A7" "A7"
merge "REG8v2_1/VSS" "Decoder_Inv_4x8_0/VSS" -140.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -20 0 0 0 0
merge "Decoder_Inv_4x8_0/VSS" "m1_n82_n92#"
merge "REG8v2_0/reg_en" "Decoder_Inv_4x8_0/INV_1/Y" -3762.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -536 -272 -32 -44 0 0
merge "Decoder_Inv_4x8_0/INV_1/Y" "Decoder_Inv_4x8_0/A0"
merge "Decoder_Inv_4x8_0/A0" "m1_n188_216#"
merge "Decoder_4x8_0/S2" "A_sel2" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_1/Q4" "reg_one4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/Q0" "reg_zero0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_3/Q0" "reg_three0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_1/Q5" "reg_one5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/Q1" "reg_zero1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_6/Q0" "reg_six0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/S" "Imm_en" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_3/Q1" "reg_three1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_1/Q6" "reg_one6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_2/b_enb" "Decoder_4x8_1/A2" -144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 -4 -10 0 0
merge "Decoder_4x8_1/A2" "m1_n606_n664#"
merge "REG8v2_6/Q1" "reg_six1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#" "m1_86_n2124#" -163.116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "REG8v2_2/VSS" "Decoder_4x8_1/NAND4_7/VSS" -2738.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -384 -220 -192 -100 0 0
merge "Decoder_4x8_1/NAND4_7/VSS" "m1_n396_n575#"
merge "REG8v2_3/Q2" "reg_three2" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_1/Q7" "reg_one7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_6/Q2" "reg_six2" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_0/NAND4_7/VDD" "REG8v2_2/VDD" -1100.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -100 -70 -148 -78 0 0
merge "REG8v2_2/VDD" "m1_n176_n243#"
merge "REG8v2_3/Q3" "reg_three3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_1/A6" "REG8v2_6/b_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_6/b_enb" "m1_n442_n2024#"
merge "REG8v2_6/Q3" "reg_six3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_3/Q4" "reg_three4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_1/A5" "REG8v2_5/b_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_5/b_enb" "m1_n483_n1684#"
merge "REG8v2_6/Q4" "reg_six4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG0v2_0/m1_427_n76#" "m1_732_n2212#" -599.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -88 -60 0 0 0 0
merge "REG8v2_3/Q5" "reg_three5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_0/b_enb" "Decoder_4x8_1/NAND4_0/Y" -11788.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1448 -736 -1220 -626 0 0
merge "Decoder_4x8_1/NAND4_0/Y" "m1_n688_n468#"
merge "Decoder_Inv_4x8_0/S0" "C_sel0" -147.744 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "REG8v2_6/Q5" "reg_six5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_1/A4" "REG8v2_4/b_enb" -64.728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0
merge "REG8v2_4/b_enb" "m1_n524_n1344#"
merge "REG8v2_3/Q6" "reg_three6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/A0" "C0" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "Decoder_Inv_4x8_0/S1" "C_sel1" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "Decoder_4x8_1/A3" "REG8v2_3/b_enb" -271.278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -26 0 -8 0 0
merge "REG8v2_3/b_enb" "m1_n565_n1004#"
merge "REG8v2_6/Q6" "reg_six6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_3/Q7" "reg_three7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/A1" "C1" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "Decoder_Inv_4x8_0/S2" "C_sel2" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "REG8v2_6/Q7" "reg_six7" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/A2" "C2" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "REG8v2_1/reg_en" "Decoder_Inv_4x8_0/A1" -2398.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 -208 -16 -16 0 0
merge "Decoder_Inv_4x8_0/A1" "m1_n182_n100#"
merge "REG8v2_5/Q0" "reg_five0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "Decoder_4x8_1/A7" "REG0v2_0/b_enb" -225.378 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -22 0 -8 0 0
merge "REG0v2_0/b_enb" "m1_n401_n2140#"
merge "8bitMUX2to1_0/A3" "C3" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "REG8v2_1/b_enb" "Decoder_4x8_1/NAND4_1/Y" -8921.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1208 -841 -16 -16 0 0
merge "Decoder_4x8_1/NAND4_1/Y" "m1_n647_n476#"
merge "8bitMUX2to1_0/A4" "C4" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "8bitMUX2to1_0/B0" "Imm0" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "8bitMUX2to1_0/A5" "C5" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "8bitMUX2to1_0/B1" "Imm1" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "8bitMUX2to1_0/A6" "C6" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "REG8v2_4/Q0" "reg_four0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B2" "Imm2" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "8bitMUX2to1_0/A7" "C7" -459.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -84 -46 0 0
merge "Decoder_Inv_4x8_0/EN" "C_sel3" -56.736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "REG8v2_4/Q1" "reg_four1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B3" "Imm3" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "REG8v2_0/a_enb" "Decoder_4x8_0/NAND4_0/Y" -11015 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1340 -757 -980 -502 0 0
merge "Decoder_4x8_0/NAND4_0/Y" "m1_n469_n220#"
merge "REG8v2_2/Q0" "reg_two0" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_4/Q2" "reg_four2" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B4" "Imm4" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "REG8v2_2/Q1" "reg_two1" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_4/Q3" "reg_four3" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B5" "Imm5" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "REG8v2_4/Q4" "reg_four4" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B6" "Imm6" -316.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "REG8v2_4/Q5" "reg_four5" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "8bitMUX2to1_0/B7" "Imm7" -277.488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "REG8v2_4/Q6" "reg_four6" -414.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -40 0 0 0 0
merge "REG8v2_4/Q7" "reg_four7" -508.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -56 0 0 0 0
merge "Decoder_4x8_1/S0" "B_sel0" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "Decoder_4x8_1/S1" "B_sel1" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "Decoder_4x8_1/S2" "B_sel2" -55.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
