{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:28:31 2016 " "Info: Processing started: Mon Jan 25 18:28:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off micropr_cpu -c micropr_cpu --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off micropr_cpu -c micropr_cpu --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Warning: Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[0\] 0 " "Info: Pin \"ARout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[1\] 0 " "Info: Pin \"ARout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[2\] 0 " "Info: Pin \"ARout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[3\] 0 " "Info: Pin \"ARout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[4\] 0 " "Info: Pin \"ARout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[5\] 0 " "Info: Pin \"ARout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[0\] 0 " "Info: Pin \"PCout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[1\] 0 " "Info: Pin \"PCout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[2\] 0 " "Info: Pin \"PCout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[3\] 0 " "Info: Pin \"PCout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[4\] 0 " "Info: Pin \"PCout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[5\] 0 " "Info: Pin \"PCout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[0\] 0 " "Info: Pin \"DRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[1\] 0 " "Info: Pin \"DRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[2\] 0 " "Info: Pin \"DRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[3\] 0 " "Info: Pin \"DRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[4\] 0 " "Info: Pin \"DRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[5\] 0 " "Info: Pin \"DRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[6\] 0 " "Info: Pin \"DRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[7\] 0 " "Info: Pin \"DRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[0\] 0 " "Info: Pin \"ACout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[1\] 0 " "Info: Pin \"ACout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[2\] 0 " "Info: Pin \"ACout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[3\] 0 " "Info: Pin \"ACout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[4\] 0 " "Info: Pin \"ACout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[5\] 0 " "Info: Pin \"ACout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[6\] 0 " "Info: Pin \"ACout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[7\] 0 " "Info: Pin \"ACout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Info: Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Info: Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[0\] 0 " "Info: Pin \"moP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[1\] 0 " "Info: Pin \"moP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[2\] 0 " "Info: Pin \"moP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[3\] 0 " "Info: Pin \"moP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[4\] 0 " "Info: Pin \"moP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[5\] 0 " "Info: Pin \"moP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[6\] 0 " "Info: Pin \"moP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[7\] 0 " "Info: Pin \"moP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[8\] 0 " "Info: Pin \"moP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[9\] 0 " "Info: Pin \"moP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[10\] 0 " "Info: Pin \"moP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0 register inc_reg:AC\|Q\[6\] 111.63 MHz 8.958 ns Internal " "Info: Clock \"clock\" has Internal fmax of 111.63 MHz between source memory \"mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"inc_reg:AC\|Q\[6\]\" (period= 8.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.729 ns + Longest memory register " "Info: + Longest memory to register delay is 8.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 16; MEM Node = 'mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_l381.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_l381.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y20 12 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y20; Fanout = 12; MEM Node = 'mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_l381.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_l381.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.438 ns) 3.925 ns data_bus:Dbus\|databus\[0\]~766 3 COMB LCCOMB_X25_Y20_N4 17 " "Info: 3: + IC(0.494 ns) + CELL(0.438 ns) = 3.925 ns; Loc. = LCCOMB_X25_Y20_N4; Fanout = 17; COMB Node = 'data_bus:Dbus\|databus\[0\]~766'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] data_bus:Dbus|databus[0]~766 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.275 ns) 4.935 ns data_bus:Dbus\|databus\[1\]~769 4 COMB LCCOMB_X28_Y20_N8 6 " "Info: 4: + IC(0.735 ns) + CELL(0.275 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y20_N8; Fanout = 6; COMB Node = 'data_bus:Dbus\|databus\[1\]~769'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.010 ns" { data_bus:Dbus|databus[0]~766 data_bus:Dbus|databus[1]~769 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 5.468 ns ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18 5 COMB LCCOMB_X28_Y20_N4 3 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 5.468 ns; Loc. = LCCOMB_X28_Y20_N4; Fanout = 3; COMB Node = 'ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { data_bus:Dbus|databus[1]~769 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 6.050 ns ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20 6 COMB LCCOMB_X28_Y20_N2 1 " "Info: 6: + IC(0.432 ns) + CELL(0.150 ns) = 6.050 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 6.439 ns ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21 7 COMB LCCOMB_X28_Y20_N6 3 " "Info: 7: + IC(0.239 ns) + CELL(0.150 ns) = 6.439 ns; Loc. = LCCOMB_X28_Y20_N6; Fanout = 3; COMB Node = 'ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.389 ns" { ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.842 ns ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17 8 COMB LCCOMB_X28_Y20_N10 1 " "Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 6.842 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 1; COMB Node = 'ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.239 ns ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18 9 COMB LCCOMB_X28_Y20_N0 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 7.239 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 2; COMB Node = 'ALU:ALU_box\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.275 ns) 7.953 ns inc_reg:AC\|Q~2617 10 COMB LCCOMB_X29_Y20_N14 1 " "Info: 10: + IC(0.439 ns) + CELL(0.275 ns) = 7.953 ns; Loc. = LCCOMB_X29_Y20_N14; Fanout = 1; COMB Node = 'inc_reg:AC\|Q~2617'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.714 ns" { ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2617 } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/inc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.366 ns) 8.729 ns inc_reg:AC\|Q\[6\] 11 REG LCFF_X28_Y20_N29 5 " "Info: 11: + IC(0.410 ns) + CELL(0.366 ns) = 8.729 ns; Loc. = LCFF_X28_Y20_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.776 ns" { inc_reg:AC|Q~2617 inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.222 ns ( 59.82 % ) " "Info: Total cell delay = 5.222 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.507 ns ( 40.18 % ) " "Info: Total interconnect delay = 3.507 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "8.729 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] data_bus:Dbus|databus[0]~766 data_bus:Dbus|databus[1]~769 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2617 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "8.729 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 {} mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] {} data_bus:Dbus|databus[0]~766 {} data_bus:Dbus|databus[1]~769 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2617 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.494ns 0.735ns 0.258ns 0.432ns 0.239ns 0.253ns 0.247ns 0.439ns 0.410ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.056 ns - Smallest " "Info: - Smallest clock skew is -0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.694 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inc_reg:AC\|Q\[6\] 3 REG LCFF_X28_Y20_N29 5 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y20_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.750 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.661 ns) 2.750 ns mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y20 16 " "Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.750 ns; Loc. = M4K_X26_Y20; Fanout = 16; MEM Node = 'mseq:microsequencer\|microcode_memory:MICROCODE_MEM\|altsyncram:altsyncram_component\|altsyncram_l381:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.633 ns" { clock~clkctrl mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_l381.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_l381.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.36 % ) " "Info: Total cell delay = 1.660 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.090 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.750 ns" { clock clock~clkctrl mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.750 ns" { clock {} clock~combout {} clock~clkctrl {} mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.750 ns" { clock clock~clkctrl mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.750 ns" { clock {} clock~combout {} clock~clkctrl {} mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_l381.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_l381.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "8.729 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] data_bus:Dbus|databus[0]~766 data_bus:Dbus|databus[1]~769 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2617 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "8.729 ns" { mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 {} mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|q_a[4] {} data_bus:Dbus|databus[0]~766 {} data_bus:Dbus|databus[1]~769 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:ALU_box|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2617 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.494ns 0.735ns 0.258ns 0.432ns 0.239ns 0.253ns 0.247ns 0.439ns 0.410ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.366ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.694 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.694 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.750 ns" { clock clock~clkctrl mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.750 ns" { clock {} clock~combout {} clock~clkctrl {} mseq:microsequencer|microcode_memory:MICROCODE_MEM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dataBus\[5\] memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 13.049 ns memory " "Info: tco from clock \"clock\" to destination pin \"dataBus\[5\]\" through memory \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.753 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.753 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y19 8 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.753 ns; Loc. = M4K_X26_Y19; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.636 ns" { clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.30 % ) " "Info: Total cell delay = 1.660 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.093 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.087 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.438 ns) 4.719 ns data_bus:Dbus\|databus\[5\]~776 3 COMB LCCOMB_X27_Y20_N0 2 " "Info: 3: + IC(1.288 ns) + CELL(0.438 ns) = 4.719 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 2; COMB Node = 'data_bus:Dbus\|databus\[5\]~776'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.726 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] data_bus:Dbus|databus[5]~776 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 5.387 ns data_bus:Dbus\|databus\[5\]~787 4 COMB LCCOMB_X27_Y20_N8 1 " "Info: 4: + IC(0.252 ns) + CELL(0.416 ns) = 5.387 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 1; COMB Node = 'data_bus:Dbus\|databus\[5\]~787'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { data_bus:Dbus|databus[5]~776 data_bus:Dbus|databus[5]~787 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(2.798 ns) 10.087 ns dataBus\[5\] 5 PIN PIN_AE11 0 " "Info: 5: + IC(1.902 ns) + CELL(2.798 ns) = 10.087 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'dataBus\[5\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.700 ns" { data_bus:Dbus|databus[5]~787 dataBus[5] } "NODE_NAME" } } { "micropr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_micropr_logic/micropr_cpu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.645 ns ( 65.88 % ) " "Info: Total cell delay = 6.645 ns ( 65.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.442 ns ( 34.12 % ) " "Info: Total interconnect delay = 3.442 ns ( 34.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "10.087 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] data_bus:Dbus|databus[5]~776 data_bus:Dbus|databus[5]~787 dataBus[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "10.087 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] {} data_bus:Dbus|databus[5]~776 {} data_bus:Dbus|databus[5]~787 {} dataBus[5] {} } { 0.000ns 0.000ns 1.288ns 0.252ns 1.902ns } { 0.000ns 2.993ns 0.438ns 0.416ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "10.087 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] data_bus:Dbus|databus[5]~776 data_bus:Dbus|databus[5]~787 dataBus[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "10.087 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5] {} data_bus:Dbus|databus[5]~776 {} data_bus:Dbus|databus[5]~787 {} dataBus[5] {} } { 0.000ns 0.000ns 1.288ns 0.252ns 1.902ns } { 0.000ns 2.993ns 0.438ns 0.416ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Allocated 275 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:29:03 2016 " "Info: Processing ended: Mon Jan 25 18:29:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
