|vdc_top
SW[0] => RESET_N.OUTPUTSELECT
SW[0] => INI_CNT.OUTPUTSELECT
SW[0] => INI_CNT.OUTPUTSELECT
SW[0] => INI_CNT.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_ADDR.OUTPUTSELECT
SW[0] => INI_FL_OE_N.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_ADDR.OUTPUTSELECT
SW[0] => INI_SRAM_CE_N.OUTPUTSELECT
SW[0] => INI_SRAM_WE_N.OUTPUTSELECT
SW[0] => INI_SRAM_DQ[0].ENA
SW[0] => INI_SRAM_DQ[1].ENA
SW[0] => INI_SRAM_DQ[2].ENA
SW[0] => INI_SRAM_DQ[3].ENA
SW[0] => INI_SRAM_DQ[4].ENA
SW[0] => INI_SRAM_DQ[5].ENA
SW[0] => INI_SRAM_DQ[6].ENA
SW[0] => INI_SRAM_DQ[7].ENA
SW[0] => INI_SRAM_DQ[8].ENA
SW[0] => INI_SRAM_DQ[9].ENA
SW[0] => INI_SRAM_DQ[10].ENA
SW[0] => INI_SRAM_DQ[11].ENA
SW[0] => INI_SRAM_DQ[12].ENA
SW[0] => INI_SRAM_DQ[13].ENA
SW[0] => INI_SRAM_DQ[14].ENA
SW[0] => INI_SRAM_DQ[15].ENA
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= hex:hexd0.SEG[0]
HEX0[1] <= hex:hexd0.SEG[1]
HEX0[2] <= hex:hexd0.SEG[2]
HEX0[3] <= hex:hexd0.SEG[3]
HEX0[4] <= hex:hexd0.SEG[4]
HEX0[5] <= hex:hexd0.SEG[5]
HEX0[6] <= hex:hexd0.SEG[6]
HEX1[0] <= hex:hexd1.SEG[0]
HEX1[1] <= hex:hexd1.SEG[1]
HEX1[2] <= hex:hexd1.SEG[2]
HEX1[3] <= hex:hexd1.SEG[3]
HEX1[4] <= hex:hexd1.SEG[4]
HEX1[5] <= hex:hexd1.SEG[5]
HEX1[6] <= hex:hexd1.SEG[6]
HEX2[0] <= hex:hexd2.SEG[0]
HEX2[1] <= hex:hexd2.SEG[1]
HEX2[2] <= hex:hexd2.SEG[2]
HEX2[3] <= hex:hexd2.SEG[3]
HEX2[4] <= hex:hexd2.SEG[4]
HEX2[5] <= hex:hexd2.SEG[5]
HEX2[6] <= hex:hexd2.SEG[6]
HEX3[0] <= hex:hexd3.SEG[0]
HEX3[1] <= hex:hexd3.SEG[1]
HEX3[2] <= hex:hexd3.SEG[2]
HEX3[3] <= hex:hexd3.SEG[3]
HEX3[4] <= hex:hexd3.SEG[4]
HEX3[5] <= hex:hexd3.SEG[5]
HEX3[6] <= hex:hexd3.SEG[6]
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
CLOCK_24[0] => pll:pll.inclk0
CLOCK_24[1] => ~NO_FANOUT~
FL_ADDR[0] <= INI_FL_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[1] <= INI_FL_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[2] <= INI_FL_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[3] <= INI_FL_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[4] <= INI_FL_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[5] <= INI_FL_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[6] <= INI_FL_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[7] <= INI_FL_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[8] <= INI_FL_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[9] <= INI_FL_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[10] <= INI_FL_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[11] <= INI_FL_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[12] <= INI_FL_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[13] <= INI_FL_ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[14] <= INI_FL_ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[15] <= INI_FL_ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[16] <= INI_FL_ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[17] <= INI_FL_ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[18] <= INI_FL_ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[19] <= INI_FL_ADDR[19].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[20] <= INI_FL_ADDR[20].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[21] <= INI_FL_ADDR[21].DB_MAX_OUTPUT_PORT_TYPE
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_OE_N <= INI_FL_OE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_RST_N <= <VCC>
FL_WE_N <= <VCC>
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_LB_N <= <GND>
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]
VGA_R[0] <= huc6260:VCE.VGA_R[0]
VGA_R[1] <= huc6260:VCE.VGA_R[1]
VGA_R[2] <= huc6260:VCE.VGA_R[2]
VGA_R[3] <= huc6260:VCE.VGA_R[3]
VGA_G[0] <= huc6260:VCE.VGA_G[0]
VGA_G[1] <= huc6260:VCE.VGA_G[1]
VGA_G[2] <= huc6260:VCE.VGA_G[2]
VGA_G[3] <= huc6260:VCE.VGA_G[3]
VGA_B[0] <= huc6260:VCE.VGA_B[0]
VGA_B[1] <= huc6260:VCE.VGA_B[1]
VGA_B[2] <= huc6260:VCE.VGA_B[2]
VGA_B[3] <= huc6260:VCE.VGA_B[3]
VGA_VS <= huc6260:VCE.VGA_VS_N
VGA_HS <= huc6260:VCE.VGA_HS_N


|vdc_top|hex:hexd3
DIGIT[0] => Equal0.IN7
DIGIT[0] => Equal1.IN7
DIGIT[0] => Equal2.IN7
DIGIT[0] => Equal3.IN7
DIGIT[0] => Equal4.IN7
DIGIT[0] => Equal5.IN7
DIGIT[0] => Equal6.IN7
DIGIT[0] => Equal7.IN7
DIGIT[0] => Equal8.IN7
DIGIT[0] => Equal9.IN7
DIGIT[0] => Equal10.IN7
DIGIT[0] => Equal11.IN7
DIGIT[0] => Equal12.IN7
DIGIT[0] => Equal13.IN7
DIGIT[0] => Equal14.IN7
DIGIT[0] => Equal15.IN7
DIGIT[1] => Equal0.IN6
DIGIT[1] => Equal1.IN6
DIGIT[1] => Equal2.IN6
DIGIT[1] => Equal3.IN6
DIGIT[1] => Equal4.IN6
DIGIT[1] => Equal5.IN6
DIGIT[1] => Equal6.IN6
DIGIT[1] => Equal7.IN6
DIGIT[1] => Equal8.IN6
DIGIT[1] => Equal9.IN6
DIGIT[1] => Equal10.IN6
DIGIT[1] => Equal11.IN6
DIGIT[1] => Equal12.IN6
DIGIT[1] => Equal13.IN6
DIGIT[1] => Equal14.IN6
DIGIT[1] => Equal15.IN6
DIGIT[2] => Equal0.IN5
DIGIT[2] => Equal1.IN5
DIGIT[2] => Equal2.IN5
DIGIT[2] => Equal3.IN5
DIGIT[2] => Equal4.IN5
DIGIT[2] => Equal5.IN5
DIGIT[2] => Equal6.IN5
DIGIT[2] => Equal7.IN5
DIGIT[2] => Equal8.IN5
DIGIT[2] => Equal9.IN5
DIGIT[2] => Equal10.IN5
DIGIT[2] => Equal11.IN5
DIGIT[2] => Equal12.IN5
DIGIT[2] => Equal13.IN5
DIGIT[2] => Equal14.IN5
DIGIT[2] => Equal15.IN5
DIGIT[3] => Equal0.IN4
DIGIT[3] => Equal1.IN4
DIGIT[3] => Equal2.IN4
DIGIT[3] => Equal3.IN4
DIGIT[3] => Equal4.IN4
DIGIT[3] => Equal5.IN4
DIGIT[3] => Equal6.IN4
DIGIT[3] => Equal7.IN4
DIGIT[3] => Equal8.IN4
DIGIT[3] => Equal9.IN4
DIGIT[3] => Equal10.IN4
DIGIT[3] => Equal11.IN4
DIGIT[3] => Equal12.IN4
DIGIT[3] => Equal13.IN4
DIGIT[3] => Equal14.IN4
DIGIT[3] => Equal15.IN4
SEG[0] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[1] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[2] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[3] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[4] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[5] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[6] <= SEG.DB_MAX_OUTPUT_PORT_TYPE


|vdc_top|hex:hexd2
DIGIT[0] => Equal0.IN7
DIGIT[0] => Equal1.IN7
DIGIT[0] => Equal2.IN7
DIGIT[0] => Equal3.IN7
DIGIT[0] => Equal4.IN7
DIGIT[0] => Equal5.IN7
DIGIT[0] => Equal6.IN7
DIGIT[0] => Equal7.IN7
DIGIT[0] => Equal8.IN7
DIGIT[0] => Equal9.IN7
DIGIT[0] => Equal10.IN7
DIGIT[0] => Equal11.IN7
DIGIT[0] => Equal12.IN7
DIGIT[0] => Equal13.IN7
DIGIT[0] => Equal14.IN7
DIGIT[0] => Equal15.IN7
DIGIT[1] => Equal0.IN6
DIGIT[1] => Equal1.IN6
DIGIT[1] => Equal2.IN6
DIGIT[1] => Equal3.IN6
DIGIT[1] => Equal4.IN6
DIGIT[1] => Equal5.IN6
DIGIT[1] => Equal6.IN6
DIGIT[1] => Equal7.IN6
DIGIT[1] => Equal8.IN6
DIGIT[1] => Equal9.IN6
DIGIT[1] => Equal10.IN6
DIGIT[1] => Equal11.IN6
DIGIT[1] => Equal12.IN6
DIGIT[1] => Equal13.IN6
DIGIT[1] => Equal14.IN6
DIGIT[1] => Equal15.IN6
DIGIT[2] => Equal0.IN5
DIGIT[2] => Equal1.IN5
DIGIT[2] => Equal2.IN5
DIGIT[2] => Equal3.IN5
DIGIT[2] => Equal4.IN5
DIGIT[2] => Equal5.IN5
DIGIT[2] => Equal6.IN5
DIGIT[2] => Equal7.IN5
DIGIT[2] => Equal8.IN5
DIGIT[2] => Equal9.IN5
DIGIT[2] => Equal10.IN5
DIGIT[2] => Equal11.IN5
DIGIT[2] => Equal12.IN5
DIGIT[2] => Equal13.IN5
DIGIT[2] => Equal14.IN5
DIGIT[2] => Equal15.IN5
DIGIT[3] => Equal0.IN4
DIGIT[3] => Equal1.IN4
DIGIT[3] => Equal2.IN4
DIGIT[3] => Equal3.IN4
DIGIT[3] => Equal4.IN4
DIGIT[3] => Equal5.IN4
DIGIT[3] => Equal6.IN4
DIGIT[3] => Equal7.IN4
DIGIT[3] => Equal8.IN4
DIGIT[3] => Equal9.IN4
DIGIT[3] => Equal10.IN4
DIGIT[3] => Equal11.IN4
DIGIT[3] => Equal12.IN4
DIGIT[3] => Equal13.IN4
DIGIT[3] => Equal14.IN4
DIGIT[3] => Equal15.IN4
SEG[0] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[1] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[2] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[3] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[4] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[5] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[6] <= SEG.DB_MAX_OUTPUT_PORT_TYPE


|vdc_top|hex:hexd1
DIGIT[0] => Equal0.IN7
DIGIT[0] => Equal1.IN7
DIGIT[0] => Equal2.IN7
DIGIT[0] => Equal3.IN7
DIGIT[0] => Equal4.IN7
DIGIT[0] => Equal5.IN7
DIGIT[0] => Equal6.IN7
DIGIT[0] => Equal7.IN7
DIGIT[0] => Equal8.IN7
DIGIT[0] => Equal9.IN7
DIGIT[0] => Equal10.IN7
DIGIT[0] => Equal11.IN7
DIGIT[0] => Equal12.IN7
DIGIT[0] => Equal13.IN7
DIGIT[0] => Equal14.IN7
DIGIT[0] => Equal15.IN7
DIGIT[1] => Equal0.IN6
DIGIT[1] => Equal1.IN6
DIGIT[1] => Equal2.IN6
DIGIT[1] => Equal3.IN6
DIGIT[1] => Equal4.IN6
DIGIT[1] => Equal5.IN6
DIGIT[1] => Equal6.IN6
DIGIT[1] => Equal7.IN6
DIGIT[1] => Equal8.IN6
DIGIT[1] => Equal9.IN6
DIGIT[1] => Equal10.IN6
DIGIT[1] => Equal11.IN6
DIGIT[1] => Equal12.IN6
DIGIT[1] => Equal13.IN6
DIGIT[1] => Equal14.IN6
DIGIT[1] => Equal15.IN6
DIGIT[2] => Equal0.IN5
DIGIT[2] => Equal1.IN5
DIGIT[2] => Equal2.IN5
DIGIT[2] => Equal3.IN5
DIGIT[2] => Equal4.IN5
DIGIT[2] => Equal5.IN5
DIGIT[2] => Equal6.IN5
DIGIT[2] => Equal7.IN5
DIGIT[2] => Equal8.IN5
DIGIT[2] => Equal9.IN5
DIGIT[2] => Equal10.IN5
DIGIT[2] => Equal11.IN5
DIGIT[2] => Equal12.IN5
DIGIT[2] => Equal13.IN5
DIGIT[2] => Equal14.IN5
DIGIT[2] => Equal15.IN5
DIGIT[3] => Equal0.IN4
DIGIT[3] => Equal1.IN4
DIGIT[3] => Equal2.IN4
DIGIT[3] => Equal3.IN4
DIGIT[3] => Equal4.IN4
DIGIT[3] => Equal5.IN4
DIGIT[3] => Equal6.IN4
DIGIT[3] => Equal7.IN4
DIGIT[3] => Equal8.IN4
DIGIT[3] => Equal9.IN4
DIGIT[3] => Equal10.IN4
DIGIT[3] => Equal11.IN4
DIGIT[3] => Equal12.IN4
DIGIT[3] => Equal13.IN4
DIGIT[3] => Equal14.IN4
DIGIT[3] => Equal15.IN4
SEG[0] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[1] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[2] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[3] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[4] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[5] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[6] <= SEG.DB_MAX_OUTPUT_PORT_TYPE


|vdc_top|hex:hexd0
DIGIT[0] => Equal0.IN7
DIGIT[0] => Equal1.IN7
DIGIT[0] => Equal2.IN7
DIGIT[0] => Equal3.IN7
DIGIT[0] => Equal4.IN7
DIGIT[0] => Equal5.IN7
DIGIT[0] => Equal6.IN7
DIGIT[0] => Equal7.IN7
DIGIT[0] => Equal8.IN7
DIGIT[0] => Equal9.IN7
DIGIT[0] => Equal10.IN7
DIGIT[0] => Equal11.IN7
DIGIT[0] => Equal12.IN7
DIGIT[0] => Equal13.IN7
DIGIT[0] => Equal14.IN7
DIGIT[0] => Equal15.IN7
DIGIT[1] => Equal0.IN6
DIGIT[1] => Equal1.IN6
DIGIT[1] => Equal2.IN6
DIGIT[1] => Equal3.IN6
DIGIT[1] => Equal4.IN6
DIGIT[1] => Equal5.IN6
DIGIT[1] => Equal6.IN6
DIGIT[1] => Equal7.IN6
DIGIT[1] => Equal8.IN6
DIGIT[1] => Equal9.IN6
DIGIT[1] => Equal10.IN6
DIGIT[1] => Equal11.IN6
DIGIT[1] => Equal12.IN6
DIGIT[1] => Equal13.IN6
DIGIT[1] => Equal14.IN6
DIGIT[1] => Equal15.IN6
DIGIT[2] => Equal0.IN5
DIGIT[2] => Equal1.IN5
DIGIT[2] => Equal2.IN5
DIGIT[2] => Equal3.IN5
DIGIT[2] => Equal4.IN5
DIGIT[2] => Equal5.IN5
DIGIT[2] => Equal6.IN5
DIGIT[2] => Equal7.IN5
DIGIT[2] => Equal8.IN5
DIGIT[2] => Equal9.IN5
DIGIT[2] => Equal10.IN5
DIGIT[2] => Equal11.IN5
DIGIT[2] => Equal12.IN5
DIGIT[2] => Equal13.IN5
DIGIT[2] => Equal14.IN5
DIGIT[2] => Equal15.IN5
DIGIT[3] => Equal0.IN4
DIGIT[3] => Equal1.IN4
DIGIT[3] => Equal2.IN4
DIGIT[3] => Equal3.IN4
DIGIT[3] => Equal4.IN4
DIGIT[3] => Equal5.IN4
DIGIT[3] => Equal6.IN4
DIGIT[3] => Equal7.IN4
DIGIT[3] => Equal8.IN4
DIGIT[3] => Equal9.IN4
DIGIT[3] => Equal10.IN4
DIGIT[3] => Equal11.IN4
DIGIT[3] => Equal12.IN4
DIGIT[3] => Equal13.IN4
DIGIT[3] => Equal14.IN4
DIGIT[3] => Equal15.IN4
SEG[0] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[1] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[2] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[3] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[4] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[5] <= SEG.DB_MAX_OUTPUT_PORT_TYPE
SEG[6] <= SEG.DB_MAX_OUTPUT_PORT_TYPE


|vdc_top|pll:pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|vdc_top|pll:pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vdc_top|huc6260:VCE
CLK => colram:ram.clock
CLK => SL1_WE.CLK
CLK => SL0_WE.CLK
CLK => COLOR_BL[0].CLK
CLK => COLOR_BL[1].CLK
CLK => COLOR_BL[2].CLK
CLK => COLOR_BL[3].CLK
CLK => COLOR_BL[4].CLK
CLK => COLOR_BL[5].CLK
CLK => COLOR_BL[6].CLK
CLK => COLOR_BL[7].CLK
CLK => COLOR_BL[8].CLK
CLK => VGA_VS_N_FF.CLK
CLK => VS_N_FF.CLK
CLK => VGA_HS_N_FF.CLK
CLK => HS_N_FF.CLK
CLK => CLKEN_CNT[0].CLK
CLK => CLKEN_CNT[1].CLK
CLK => CLKEN_CNT[2].CLK
CLK => CLKEN_FF.CLK
CLK => DOTCLOCK[0].CLK
CLK => DOTCLOCK[1].CLK
CLK => VGA_V_CNT[0].CLK
CLK => VGA_V_CNT[1].CLK
CLK => VGA_V_CNT[2].CLK
CLK => VGA_V_CNT[3].CLK
CLK => VGA_V_CNT[4].CLK
CLK => VGA_V_CNT[5].CLK
CLK => VGA_V_CNT[6].CLK
CLK => VGA_V_CNT[7].CLK
CLK => VGA_V_CNT[8].CLK
CLK => VGA_V_CNT[9].CLK
CLK => VGA_H_CNT[0].CLK
CLK => VGA_H_CNT[1].CLK
CLK => VGA_H_CNT[2].CLK
CLK => VGA_H_CNT[3].CLK
CLK => VGA_H_CNT[4].CLK
CLK => VGA_H_CNT[5].CLK
CLK => VGA_H_CNT[6].CLK
CLK => VGA_H_CNT[7].CLK
CLK => VGA_H_CNT[8].CLK
CLK => VGA_H_CNT[9].CLK
CLK => VGA_H_CNT[10].CLK
CLK => H_CNT[0].CLK
CLK => H_CNT[1].CLK
CLK => H_CNT[2].CLK
CLK => H_CNT[3].CLK
CLK => H_CNT[4].CLK
CLK => H_CNT[5].CLK
CLK => H_CNT[6].CLK
CLK => H_CNT[7].CLK
CLK => H_CNT[8].CLK
CLK => H_CNT[9].CLK
CLK => H_CNT[10].CLK
CLK => DO_FF[0].CLK
CLK => DO_FF[1].CLK
CLK => DO_FF[2].CLK
CLK => DO_FF[3].CLK
CLK => DO_FF[4].CLK
CLK => DO_FF[5].CLK
CLK => DO_FF[6].CLK
CLK => DO_FF[7].CLK
CLK => PREV_A[0].CLK
CLK => PREV_A[1].CLK
CLK => PREV_A[2].CLK
CLK => CR[0].CLK
CLK => CR[1].CLK
CLK => RAM_WE.CLK
CLK => RAM_DI[0].CLK
CLK => RAM_DI[1].CLK
CLK => RAM_DI[2].CLK
CLK => RAM_DI[3].CLK
CLK => RAM_DI[4].CLK
CLK => RAM_DI[5].CLK
CLK => RAM_DI[6].CLK
CLK => RAM_DI[7].CLK
CLK => RAM_DI[8].CLK
CLK => RAM_A[0].CLK
CLK => RAM_A[1].CLK
CLK => RAM_A[2].CLK
CLK => RAM_A[3].CLK
CLK => RAM_A[4].CLK
CLK => RAM_A[5].CLK
CLK => RAM_A[6].CLK
CLK => RAM_A[7].CLK
CLK => RAM_A[8].CLK
CLK => scanline:sl0.clock
CLK => scanline:sl1.clock
CLK => CTRL~4.DATAIN
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_H_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => VGA_V_CNT.OUTPUTSELECT
RESET_N => DOTCLOCK.OUTPUTSELECT
RESET_N => DOTCLOCK.OUTPUTSELECT
RESET_N => CLKEN_FF.OUTPUTSELECT
RESET_N => CLKEN_CNT.OUTPUTSELECT
RESET_N => CLKEN_CNT.OUTPUTSELECT
RESET_N => CLKEN_CNT.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_A.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_DI.OUTPUTSELECT
RESET_N => RAM_WE.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => PREV_A.OUTPUTSELECT
RESET_N => PREV_A.OUTPUTSELECT
RESET_N => PREV_A.OUTPUTSELECT
RESET_N => CTRL.OUTPUTSELECT
RESET_N => CTRL.OUTPUTSELECT
RESET_N => CTRL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => COLOR_BL.OUTPUTSELECT
RESET_N => VS_N_FF.OUTPUTSELECT
RESET_N => VGA_VS_N_FF.OUTPUTSELECT
RESET_N => HS_N_FF.OUTPUTSELECT
RESET_N => VGA_HS_N_FF.OUTPUTSELECT
RESET_N => SL0_WE.OUTPUTSELECT
RESET_N => SL1_WE.OUTPUTSELECT
RESET_N => DO_FF[0].ENA
RESET_N => DO_FF[1].ENA
RESET_N => DO_FF[2].ENA
RESET_N => DO_FF[3].ENA
RESET_N => DO_FF[4].ENA
RESET_N => DO_FF[5].ENA
RESET_N => DO_FF[6].ENA
RESET_N => DO_FF[7].ENA
A[0] => Mux0.IN2
A[0] => Mux1.IN2
A[0] => Mux2.IN2
A[0] => Mux3.IN2
A[0] => Mux4.IN2
A[0] => Mux5.IN2
A[0] => Mux6.IN2
A[0] => Mux7.IN2
A[0] => Mux8.IN2
A[0] => Mux9.IN2
A[0] => Mux10.IN2
A[0] => Mux12.IN2
A[0] => Mux13.IN2
A[0] => Mux14.IN2
A[0] => Mux15.IN2
A[0] => Mux16.IN2
A[0] => Mux17.IN2
A[0] => Mux18.IN2
A[0] => Mux19.IN2
A[0] => Mux20.IN2
A[0] => Mux21.IN9
A[0] => Mux22.IN9
A[0] => Mux23.IN9
A[0] => Mux24.IN9
A[0] => Mux25.IN9
A[0] => Mux26.IN9
A[0] => Mux27.IN9
A[0] => Mux28.IN8
A[0] => Mux29.IN10
A[0] => Mux30.IN10
A[0] => PREV_A.DATAB
A[0] => PREV_A.DATAB
A[0] => Equal0.IN2
A[1] => Mux0.IN1
A[1] => Mux1.IN1
A[1] => Mux2.IN1
A[1] => Mux3.IN1
A[1] => Mux4.IN1
A[1] => Mux5.IN1
A[1] => Mux6.IN1
A[1] => Mux7.IN1
A[1] => Mux8.IN1
A[1] => Mux9.IN1
A[1] => Mux10.IN1
A[1] => Mux11.IN5
A[1] => Mux12.IN1
A[1] => Mux13.IN1
A[1] => Mux14.IN1
A[1] => Mux15.IN1
A[1] => Mux16.IN1
A[1] => Mux17.IN1
A[1] => Mux18.IN1
A[1] => Mux19.IN1
A[1] => Mux20.IN1
A[1] => Mux21.IN8
A[1] => Mux22.IN8
A[1] => Mux23.IN8
A[1] => Mux24.IN8
A[1] => Mux25.IN8
A[1] => Mux26.IN8
A[1] => Mux27.IN8
A[1] => Mux28.IN7
A[1] => Mux29.IN9
A[1] => Mux30.IN9
A[1] => PREV_A.DATAB
A[1] => PREV_A.DATAB
A[1] => Equal0.IN1
A[2] => Mux0.IN0
A[2] => Mux1.IN0
A[2] => Mux2.IN0
A[2] => Mux3.IN0
A[2] => Mux4.IN0
A[2] => Mux5.IN0
A[2] => Mux6.IN0
A[2] => Mux7.IN0
A[2] => Mux8.IN0
A[2] => Mux9.IN0
A[2] => Mux10.IN0
A[2] => Mux11.IN4
A[2] => Mux12.IN0
A[2] => Mux13.IN0
A[2] => Mux14.IN0
A[2] => Mux15.IN0
A[2] => Mux16.IN0
A[2] => Mux17.IN0
A[2] => Mux18.IN0
A[2] => Mux19.IN0
A[2] => Mux20.IN0
A[2] => Mux21.IN7
A[2] => Mux22.IN7
A[2] => Mux23.IN7
A[2] => Mux24.IN7
A[2] => Mux25.IN7
A[2] => Mux26.IN7
A[2] => Mux27.IN7
A[2] => Mux28.IN6
A[2] => Mux29.IN8
A[2] => Mux30.IN8
A[2] => PREV_A.DATAB
A[2] => PREV_A.DATAB
A[2] => Equal0.IN0
CE_N => process_0.IN0
CE_N => process_0.IN0
CE_N => process_0.IN1
WR_N => process_0.IN1
WR_N => process_0.IN0
RD_N => process_0.IN1
RD_N => process_0.IN1
DI[0] => Mux1.IN3
DI[0] => Mux2.IN3
DI[0] => Mux10.IN3
DI[0] => Mux12.IN3
DI[0] => Mux20.IN3
DI[1] => Mux0.IN3
DI[1] => Mux9.IN3
DI[1] => Mux19.IN3
DI[2] => Mux8.IN3
DI[2] => Mux18.IN3
DI[3] => Mux7.IN3
DI[3] => Mux17.IN3
DI[4] => Mux6.IN3
DI[4] => Mux16.IN3
DI[5] => Mux5.IN3
DI[5] => Mux15.IN3
DI[6] => Mux4.IN3
DI[6] => Mux14.IN3
DI[7] => Mux3.IN3
DI[7] => Mux13.IN3
DO[0] <= DO_FF[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_FF[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_FF[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_FF[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_FF[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_FF[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_FF[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_FF[7].DB_MAX_OUTPUT_PORT_TYPE
COLNO[0] => colram:ram.address_b[0]
COLNO[1] => colram:ram.address_b[1]
COLNO[2] => colram:ram.address_b[2]
COLNO[3] => colram:ram.address_b[3]
COLNO[4] => colram:ram.address_b[4]
COLNO[5] => colram:ram.address_b[5]
COLNO[6] => colram:ram.address_b[6]
COLNO[7] => colram:ram.address_b[7]
COLNO[8] => colram:ram.address_b[8]
CLKEN <= CLKEN_FF.DB_MAX_OUTPUT_PORT_TYPE
R[0] <= COLOR_BL[3].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= COLOR_BL[4].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= COLOR_BL[5].DB_MAX_OUTPUT_PORT_TYPE
G[0] <= COLOR_BL[6].DB_MAX_OUTPUT_PORT_TYPE
G[1] <= COLOR_BL[7].DB_MAX_OUTPUT_PORT_TYPE
G[2] <= COLOR_BL[8].DB_MAX_OUTPUT_PORT_TYPE
B[0] <= COLOR_BL[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= COLOR_BL[1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= COLOR_BL[2].DB_MAX_OUTPUT_PORT_TYPE
VS_N <= VS_N_FF.DB_MAX_OUTPUT_PORT_TYPE
HS_N <= HS_N_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS_N <= VGA_VS_N_FF.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS_N <= VGA_HS_N_FF.DB_MAX_OUTPUT_PORT_TYPE


|vdc_top|huc6260:VCE|colram:ram
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]


|vdc_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component
wren_a => altsyncram_9q72:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_9q72:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9q72:auto_generated.data_a[0]
data_a[1] => altsyncram_9q72:auto_generated.data_a[1]
data_a[2] => altsyncram_9q72:auto_generated.data_a[2]
data_a[3] => altsyncram_9q72:auto_generated.data_a[3]
data_a[4] => altsyncram_9q72:auto_generated.data_a[4]
data_a[5] => altsyncram_9q72:auto_generated.data_a[5]
data_a[6] => altsyncram_9q72:auto_generated.data_a[6]
data_a[7] => altsyncram_9q72:auto_generated.data_a[7]
data_a[8] => altsyncram_9q72:auto_generated.data_a[8]
data_b[0] => altsyncram_9q72:auto_generated.data_b[0]
data_b[1] => altsyncram_9q72:auto_generated.data_b[1]
data_b[2] => altsyncram_9q72:auto_generated.data_b[2]
data_b[3] => altsyncram_9q72:auto_generated.data_b[3]
data_b[4] => altsyncram_9q72:auto_generated.data_b[4]
data_b[5] => altsyncram_9q72:auto_generated.data_b[5]
data_b[6] => altsyncram_9q72:auto_generated.data_b[6]
data_b[7] => altsyncram_9q72:auto_generated.data_b[7]
data_b[8] => altsyncram_9q72:auto_generated.data_b[8]
address_a[0] => altsyncram_9q72:auto_generated.address_a[0]
address_a[1] => altsyncram_9q72:auto_generated.address_a[1]
address_a[2] => altsyncram_9q72:auto_generated.address_a[2]
address_a[3] => altsyncram_9q72:auto_generated.address_a[3]
address_a[4] => altsyncram_9q72:auto_generated.address_a[4]
address_a[5] => altsyncram_9q72:auto_generated.address_a[5]
address_a[6] => altsyncram_9q72:auto_generated.address_a[6]
address_a[7] => altsyncram_9q72:auto_generated.address_a[7]
address_a[8] => altsyncram_9q72:auto_generated.address_a[8]
address_b[0] => altsyncram_9q72:auto_generated.address_b[0]
address_b[1] => altsyncram_9q72:auto_generated.address_b[1]
address_b[2] => altsyncram_9q72:auto_generated.address_b[2]
address_b[3] => altsyncram_9q72:auto_generated.address_b[3]
address_b[4] => altsyncram_9q72:auto_generated.address_b[4]
address_b[5] => altsyncram_9q72:auto_generated.address_b[5]
address_b[6] => altsyncram_9q72:auto_generated.address_b[6]
address_b[7] => altsyncram_9q72:auto_generated.address_b[7]
address_b[8] => altsyncram_9q72:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9q72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9q72:auto_generated.q_a[0]
q_a[1] <= altsyncram_9q72:auto_generated.q_a[1]
q_a[2] <= altsyncram_9q72:auto_generated.q_a[2]
q_a[3] <= altsyncram_9q72:auto_generated.q_a[3]
q_a[4] <= altsyncram_9q72:auto_generated.q_a[4]
q_a[5] <= altsyncram_9q72:auto_generated.q_a[5]
q_a[6] <= altsyncram_9q72:auto_generated.q_a[6]
q_a[7] <= altsyncram_9q72:auto_generated.q_a[7]
q_a[8] <= altsyncram_9q72:auto_generated.q_a[8]
q_b[0] <= altsyncram_9q72:auto_generated.q_b[0]
q_b[1] <= altsyncram_9q72:auto_generated.q_b[1]
q_b[2] <= altsyncram_9q72:auto_generated.q_b[2]
q_b[3] <= altsyncram_9q72:auto_generated.q_b[3]
q_b[4] <= altsyncram_9q72:auto_generated.q_b[4]
q_b[5] <= altsyncram_9q72:auto_generated.q_b[5]
q_b[6] <= altsyncram_9q72:auto_generated.q_b[6]
q_b[7] <= altsyncram_9q72:auto_generated.q_b[7]
q_b[8] <= altsyncram_9q72:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vdc_top|huc6260:VCE|colram:ram|altsyncram:altsyncram_component|altsyncram_9q72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE


|vdc_top|huc6260:VCE|scanline:sl0
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]


|vdc_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component
wren_a => altsyncram_0go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0go1:auto_generated.data_a[0]
data_a[1] => altsyncram_0go1:auto_generated.data_a[1]
data_a[2] => altsyncram_0go1:auto_generated.data_a[2]
data_a[3] => altsyncram_0go1:auto_generated.data_a[3]
data_a[4] => altsyncram_0go1:auto_generated.data_a[4]
data_a[5] => altsyncram_0go1:auto_generated.data_a[5]
data_a[6] => altsyncram_0go1:auto_generated.data_a[6]
data_a[7] => altsyncram_0go1:auto_generated.data_a[7]
data_a[8] => altsyncram_0go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_0go1:auto_generated.address_a[0]
address_a[1] => altsyncram_0go1:auto_generated.address_a[1]
address_a[2] => altsyncram_0go1:auto_generated.address_a[2]
address_a[3] => altsyncram_0go1:auto_generated.address_a[3]
address_a[4] => altsyncram_0go1:auto_generated.address_a[4]
address_a[5] => altsyncram_0go1:auto_generated.address_a[5]
address_a[6] => altsyncram_0go1:auto_generated.address_a[6]
address_a[7] => altsyncram_0go1:auto_generated.address_a[7]
address_a[8] => altsyncram_0go1:auto_generated.address_a[8]
address_a[9] => altsyncram_0go1:auto_generated.address_a[9]
address_a[10] => altsyncram_0go1:auto_generated.address_a[10]
address_b[0] => altsyncram_0go1:auto_generated.address_b[0]
address_b[1] => altsyncram_0go1:auto_generated.address_b[1]
address_b[2] => altsyncram_0go1:auto_generated.address_b[2]
address_b[3] => altsyncram_0go1:auto_generated.address_b[3]
address_b[4] => altsyncram_0go1:auto_generated.address_b[4]
address_b[5] => altsyncram_0go1:auto_generated.address_b[5]
address_b[6] => altsyncram_0go1:auto_generated.address_b[6]
address_b[7] => altsyncram_0go1:auto_generated.address_b[7]
address_b[8] => altsyncram_0go1:auto_generated.address_b[8]
address_b[9] => altsyncram_0go1:auto_generated.address_b[9]
address_b[10] => altsyncram_0go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_0go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_0go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_0go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_0go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_0go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_0go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_0go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_0go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vdc_top|huc6260:VCE|scanline:sl0|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|vdc_top|huc6260:VCE|scanline:sl1
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]


|vdc_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component
wren_a => altsyncram_0go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0go1:auto_generated.data_a[0]
data_a[1] => altsyncram_0go1:auto_generated.data_a[1]
data_a[2] => altsyncram_0go1:auto_generated.data_a[2]
data_a[3] => altsyncram_0go1:auto_generated.data_a[3]
data_a[4] => altsyncram_0go1:auto_generated.data_a[4]
data_a[5] => altsyncram_0go1:auto_generated.data_a[5]
data_a[6] => altsyncram_0go1:auto_generated.data_a[6]
data_a[7] => altsyncram_0go1:auto_generated.data_a[7]
data_a[8] => altsyncram_0go1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_0go1:auto_generated.address_a[0]
address_a[1] => altsyncram_0go1:auto_generated.address_a[1]
address_a[2] => altsyncram_0go1:auto_generated.address_a[2]
address_a[3] => altsyncram_0go1:auto_generated.address_a[3]
address_a[4] => altsyncram_0go1:auto_generated.address_a[4]
address_a[5] => altsyncram_0go1:auto_generated.address_a[5]
address_a[6] => altsyncram_0go1:auto_generated.address_a[6]
address_a[7] => altsyncram_0go1:auto_generated.address_a[7]
address_a[8] => altsyncram_0go1:auto_generated.address_a[8]
address_a[9] => altsyncram_0go1:auto_generated.address_a[9]
address_a[10] => altsyncram_0go1:auto_generated.address_a[10]
address_b[0] => altsyncram_0go1:auto_generated.address_b[0]
address_b[1] => altsyncram_0go1:auto_generated.address_b[1]
address_b[2] => altsyncram_0go1:auto_generated.address_b[2]
address_b[3] => altsyncram_0go1:auto_generated.address_b[3]
address_b[4] => altsyncram_0go1:auto_generated.address_b[4]
address_b[5] => altsyncram_0go1:auto_generated.address_b[5]
address_b[6] => altsyncram_0go1:auto_generated.address_b[6]
address_b[7] => altsyncram_0go1:auto_generated.address_b[7]
address_b[8] => altsyncram_0go1:auto_generated.address_b[8]
address_b[9] => altsyncram_0go1:auto_generated.address_b[9]
address_b[10] => altsyncram_0go1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_0go1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0go1:auto_generated.q_b[1]
q_b[2] <= altsyncram_0go1:auto_generated.q_b[2]
q_b[3] <= altsyncram_0go1:auto_generated.q_b[3]
q_b[4] <= altsyncram_0go1:auto_generated.q_b[4]
q_b[5] <= altsyncram_0go1:auto_generated.q_b[5]
q_b[6] <= altsyncram_0go1:auto_generated.q_b[6]
q_b[7] <= altsyncram_0go1:auto_generated.q_b[7]
q_b[8] <= altsyncram_0go1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vdc_top|huc6260:VCE|scanline:sl1|altsyncram:altsyncram_component|altsyncram_0go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|vdc_top|huc6270:VDC
CLK => linebuf:bg_buf.clock
CLK => LENR[0].CLK
CLK => LENR[1].CLK
CLK => LENR[2].CLK
CLK => LENR[3].CLK
CLK => LENR[4].CLK
CLK => LENR[5].CLK
CLK => LENR[6].CLK
CLK => LENR[7].CLK
CLK => LENR[8].CLK
CLK => LENR[9].CLK
CLK => LENR[10].CLK
CLK => LENR[11].CLK
CLK => LENR[12].CLK
CLK => LENR[13].CLK
CLK => LENR[14].CLK
CLK => LENR[15].CLK
CLK => DESR[0].CLK
CLK => DESR[1].CLK
CLK => DESR[2].CLK
CLK => DESR[3].CLK
CLK => DESR[4].CLK
CLK => DESR[5].CLK
CLK => DESR[6].CLK
CLK => DESR[7].CLK
CLK => DESR[8].CLK
CLK => DESR[9].CLK
CLK => DESR[10].CLK
CLK => DESR[11].CLK
CLK => DESR[12].CLK
CLK => DESR[13].CLK
CLK => DESR[14].CLK
CLK => DESR[15].CLK
CLK => SOUR[0].CLK
CLK => SOUR[1].CLK
CLK => SOUR[2].CLK
CLK => SOUR[3].CLK
CLK => SOUR[4].CLK
CLK => SOUR[5].CLK
CLK => SOUR[6].CLK
CLK => SOUR[7].CLK
CLK => SOUR[8].CLK
CLK => SOUR[9].CLK
CLK => SOUR[10].CLK
CLK => SOUR[11].CLK
CLK => SOUR[12].CLK
CLK => SOUR[13].CLK
CLK => SOUR[14].CLK
CLK => SOUR[15].CLK
CLK => DMAS_REQ.CLK
CLK => DMA_REQ.CLK
CLK => IRQ_DMAS.CLK
CLK => IRQ_DMA.CLK
CLK => IRQ_OVF.CLK
CLK => IRQ_COL.CLK
CLK => IRQ_VBL.CLK
CLK => IRQ_RCR.CLK
CLK => CPU_RAM_DI[0].CLK
CLK => CPU_RAM_DI[1].CLK
CLK => CPU_RAM_DI[2].CLK
CLK => CPU_RAM_DI[3].CLK
CLK => CPU_RAM_DI[4].CLK
CLK => CPU_RAM_DI[5].CLK
CLK => CPU_RAM_DI[6].CLK
CLK => CPU_RAM_DI[7].CLK
CLK => CPU_RAM_DI[8].CLK
CLK => CPU_RAM_DI[9].CLK
CLK => CPU_RAM_DI[10].CLK
CLK => CPU_RAM_DI[11].CLK
CLK => CPU_RAM_DI[12].CLK
CLK => CPU_RAM_DI[13].CLK
CLK => CPU_RAM_DI[14].CLK
CLK => CPU_RAM_DI[15].CLK
CLK => CPU_RAM_A[0].CLK
CLK => CPU_RAM_A[1].CLK
CLK => CPU_RAM_A[2].CLK
CLK => CPU_RAM_A[3].CLK
CLK => CPU_RAM_A[4].CLK
CLK => CPU_RAM_A[5].CLK
CLK => CPU_RAM_A[6].CLK
CLK => CPU_RAM_A[7].CLK
CLK => CPU_RAM_A[8].CLK
CLK => CPU_RAM_A[9].CLK
CLK => CPU_RAM_A[10].CLK
CLK => CPU_RAM_A[11].CLK
CLK => CPU_RAM_A[12].CLK
CLK => CPU_RAM_A[13].CLK
CLK => CPU_RAM_A[14].CLK
CLK => CPU_RAM_A[15].CLK
CLK => PREV_A[0].CLK
CLK => PREV_A[1].CLK
CLK => BUSY_N_FF.CLK
CLK => DO_FF[0].CLK
CLK => DO_FF[1].CLK
CLK => DO_FF[2].CLK
CLK => DO_FF[3].CLK
CLK => DO_FF[4].CLK
CLK => DO_FF[5].CLK
CLK => DO_FF[6].CLK
CLK => DO_FF[7].CLK
CLK => CPU_RAM_WE.CLK
CLK => CPU_RAM_REQ.CLK
CLK => CPU_LENR_SET_VAL[0].CLK
CLK => CPU_LENR_SET_VAL[1].CLK
CLK => CPU_LENR_SET_VAL[2].CLK
CLK => CPU_LENR_SET_VAL[3].CLK
CLK => CPU_LENR_SET_VAL[4].CLK
CLK => CPU_LENR_SET_VAL[5].CLK
CLK => CPU_LENR_SET_VAL[6].CLK
CLK => CPU_LENR_SET_VAL[7].CLK
CLK => CPU_LENR_SET_VAL[8].CLK
CLK => CPU_LENR_SET_VAL[9].CLK
CLK => CPU_LENR_SET_VAL[10].CLK
CLK => CPU_LENR_SET_VAL[11].CLK
CLK => CPU_LENR_SET_VAL[12].CLK
CLK => CPU_LENR_SET_VAL[13].CLK
CLK => CPU_LENR_SET_VAL[14].CLK
CLK => CPU_LENR_SET_VAL[15].CLK
CLK => CPU_DESR_SET_VAL[0].CLK
CLK => CPU_DESR_SET_VAL[1].CLK
CLK => CPU_DESR_SET_VAL[2].CLK
CLK => CPU_DESR_SET_VAL[3].CLK
CLK => CPU_DESR_SET_VAL[4].CLK
CLK => CPU_DESR_SET_VAL[5].CLK
CLK => CPU_DESR_SET_VAL[6].CLK
CLK => CPU_DESR_SET_VAL[7].CLK
CLK => CPU_DESR_SET_VAL[8].CLK
CLK => CPU_DESR_SET_VAL[9].CLK
CLK => CPU_DESR_SET_VAL[10].CLK
CLK => CPU_DESR_SET_VAL[11].CLK
CLK => CPU_DESR_SET_VAL[12].CLK
CLK => CPU_DESR_SET_VAL[13].CLK
CLK => CPU_DESR_SET_VAL[14].CLK
CLK => CPU_DESR_SET_VAL[15].CLK
CLK => CPU_SOUR_SET_VAL[0].CLK
CLK => CPU_SOUR_SET_VAL[1].CLK
CLK => CPU_SOUR_SET_VAL[2].CLK
CLK => CPU_SOUR_SET_VAL[3].CLK
CLK => CPU_SOUR_SET_VAL[4].CLK
CLK => CPU_SOUR_SET_VAL[5].CLK
CLK => CPU_SOUR_SET_VAL[6].CLK
CLK => CPU_SOUR_SET_VAL[7].CLK
CLK => CPU_SOUR_SET_VAL[8].CLK
CLK => CPU_SOUR_SET_VAL[9].CLK
CLK => CPU_SOUR_SET_VAL[10].CLK
CLK => CPU_SOUR_SET_VAL[11].CLK
CLK => CPU_SOUR_SET_VAL[12].CLK
CLK => CPU_SOUR_SET_VAL[13].CLK
CLK => CPU_SOUR_SET_VAL[14].CLK
CLK => CPU_SOUR_SET_VAL[15].CLK
CLK => REG_SEL[0].CLK
CLK => REG_SEL[1].CLK
CLK => REG_SEL[2].CLK
CLK => REG_SEL[3].CLK
CLK => REG_SEL[4].CLK
CLK => WR_BUF[0].CLK
CLK => WR_BUF[1].CLK
CLK => WR_BUF[2].CLK
CLK => WR_BUF[3].CLK
CLK => WR_BUF[4].CLK
CLK => WR_BUF[5].CLK
CLK => WR_BUF[6].CLK
CLK => WR_BUF[7].CLK
CLK => RD_BUF[0].CLK
CLK => RD_BUF[1].CLK
CLK => RD_BUF[2].CLK
CLK => RD_BUF[3].CLK
CLK => RD_BUF[4].CLK
CLK => RD_BUF[5].CLK
CLK => RD_BUF[6].CLK
CLK => RD_BUF[7].CLK
CLK => RD_BUF[8].CLK
CLK => RD_BUF[9].CLK
CLK => RD_BUF[10].CLK
CLK => RD_BUF[11].CLK
CLK => RD_BUF[12].CLK
CLK => RD_BUF[13].CLK
CLK => RD_BUF[14].CLK
CLK => RD_BUF[15].CLK
CLK => SATB[0].CLK
CLK => SATB[1].CLK
CLK => SATB[2].CLK
CLK => SATB[3].CLK
CLK => SATB[4].CLK
CLK => SATB[5].CLK
CLK => SATB[6].CLK
CLK => SATB[7].CLK
CLK => SATB[8].CLK
CLK => SATB[9].CLK
CLK => SATB[10].CLK
CLK => SATB[11].CLK
CLK => SATB[12].CLK
CLK => SATB[13].CLK
CLK => SATB[14].CLK
CLK => SATB[15].CLK
CLK => DCR[0].CLK
CLK => DCR[1].CLK
CLK => DCR[2].CLK
CLK => DCR[3].CLK
CLK => DCR[4].CLK
CLK => BYR[0].CLK
CLK => BYR[1].CLK
CLK => BYR[2].CLK
CLK => BYR[3].CLK
CLK => BYR[4].CLK
CLK => BYR[5].CLK
CLK => BYR[6].CLK
CLK => BYR[7].CLK
CLK => BYR[8].CLK
CLK => BXR[0].CLK
CLK => BXR[1].CLK
CLK => BXR[2].CLK
CLK => BXR[3].CLK
CLK => BXR[4].CLK
CLK => BXR[5].CLK
CLK => BXR[6].CLK
CLK => BXR[7].CLK
CLK => BXR[8].CLK
CLK => BXR[9].CLK
CLK => VDE[0].CLK
CLK => VDE[1].CLK
CLK => VDE[2].CLK
CLK => VDE[3].CLK
CLK => VDE[4].CLK
CLK => VDE[5].CLK
CLK => VDE[6].CLK
CLK => VDE[7].CLK
CLK => VDR[0].CLK
CLK => VDR[1].CLK
CLK => VDR[2].CLK
CLK => VDR[3].CLK
CLK => VDR[4].CLK
CLK => VDR[5].CLK
CLK => VDR[6].CLK
CLK => VDR[7].CLK
CLK => VDR[8].CLK
CLK => VSR[8].CLK
CLK => VSR[9].CLK
CLK => VSR[10].CLK
CLK => VSR[11].CLK
CLK => VSR[12].CLK
CLK => VSR[13].CLK
CLK => VSR[14].CLK
CLK => VSR[15].CLK
CLK => HDR[0].CLK
CLK => HDR[1].CLK
CLK => HDR[2].CLK
CLK => HDR[3].CLK
CLK => HDR[4].CLK
CLK => HDR[5].CLK
CLK => HDR[6].CLK
CLK => HPR[0].CLK
CLK => HPR[1].CLK
CLK => HPR[2].CLK
CLK => HPR[3].CLK
CLK => HPR[4].CLK
CLK => HPR[8].CLK
CLK => HPR[9].CLK
CLK => HPR[10].CLK
CLK => HPR[11].CLK
CLK => HPR[12].CLK
CLK => HPR[13].CLK
CLK => HPR[14].CLK
CLK => MWR[0].CLK
CLK => MWR[1].CLK
CLK => MWR[2].CLK
CLK => MWR[3].CLK
CLK => MWR[4].CLK
CLK => MWR[5].CLK
CLK => MWR[6].CLK
CLK => MWR[7].CLK
CLK => CR[0].CLK
CLK => CR[1].CLK
CLK => CR[2].CLK
CLK => CR[3].CLK
CLK => CR[6].CLK
CLK => CR[7].CLK
CLK => CR[11].CLK
CLK => CR[12].CLK
CLK => RCR[0].CLK
CLK => RCR[1].CLK
CLK => RCR[2].CLK
CLK => RCR[3].CLK
CLK => RCR[4].CLK
CLK => RCR[5].CLK
CLK => RCR[6].CLK
CLK => RCR[7].CLK
CLK => RCR[8].CLK
CLK => RCR[9].CLK
CLK => MARR[0].CLK
CLK => MARR[1].CLK
CLK => MARR[2].CLK
CLK => MARR[3].CLK
CLK => MARR[4].CLK
CLK => MARR[5].CLK
CLK => MARR[6].CLK
CLK => MARR[7].CLK
CLK => MARR[8].CLK
CLK => MARR[9].CLK
CLK => MARR[10].CLK
CLK => MARR[11].CLK
CLK => MARR[12].CLK
CLK => MARR[13].CLK
CLK => MARR[14].CLK
CLK => MARR[15].CLK
CLK => MAWR[0].CLK
CLK => MAWR[1].CLK
CLK => MAWR[2].CLK
CLK => MAWR[3].CLK
CLK => MAWR[4].CLK
CLK => MAWR[5].CLK
CLK => MAWR[6].CLK
CLK => MAWR[7].CLK
CLK => MAWR[8].CLK
CLK => MAWR[9].CLK
CLK => MAWR[10].CLK
CLK => MAWR[11].CLK
CLK => MAWR[12].CLK
CLK => MAWR[13].CLK
CLK => MAWR[14].CLK
CLK => MAWR[15].CLK
CLK => CPU_DMA_REQ.CLK
CLK => CPU_DMAS_REQ.CLK
CLK => CPU_LENR_SET_REQ.CLK
CLK => CPU_DESR_SET_REQ.CLK
CLK => CPU_SOUR_SET_REQ.CLK
CLK => CPU_IRQ_CLR.CLK
CLK => DMAS_SAT_WE.CLK
CLK => DMAS_SAT_DI[0].CLK
CLK => DMAS_SAT_DI[1].CLK
CLK => DMAS_SAT_DI[2].CLK
CLK => DMAS_SAT_DI[3].CLK
CLK => DMAS_SAT_DI[4].CLK
CLK => DMAS_SAT_DI[5].CLK
CLK => DMAS_SAT_DI[6].CLK
CLK => DMAS_SAT_DI[7].CLK
CLK => DMAS_SAT_DI[8].CLK
CLK => DMAS_SAT_DI[9].CLK
CLK => DMAS_SAT_DI[10].CLK
CLK => DMAS_SAT_DI[11].CLK
CLK => DMAS_SAT_DI[12].CLK
CLK => DMAS_SAT_DI[13].CLK
CLK => DMAS_SAT_DI[14].CLK
CLK => DMAS_SAT_DI[15].CLK
CLK => DMAS_SAT_A[0].CLK
CLK => DMAS_SAT_A[1].CLK
CLK => DMAS_SAT_A[2].CLK
CLK => DMAS_SAT_A[3].CLK
CLK => DMAS_SAT_A[4].CLK
CLK => DMAS_SAT_A[5].CLK
CLK => DMAS_SAT_A[6].CLK
CLK => DMAS_SAT_A[7].CLK
CLK => DMAS_RAM_A[0].CLK
CLK => DMAS_RAM_A[1].CLK
CLK => DMAS_RAM_A[2].CLK
CLK => DMAS_RAM_A[3].CLK
CLK => DMAS_RAM_A[4].CLK
CLK => DMAS_RAM_A[5].CLK
CLK => DMAS_RAM_A[6].CLK
CLK => DMAS_RAM_A[7].CLK
CLK => DMAS_RAM_A[8].CLK
CLK => DMAS_RAM_A[9].CLK
CLK => DMAS_RAM_A[10].CLK
CLK => DMAS_RAM_A[11].CLK
CLK => DMAS_RAM_A[12].CLK
CLK => DMAS_RAM_A[13].CLK
CLK => DMAS_RAM_A[14].CLK
CLK => DMAS_RAM_A[15].CLK
CLK => DMAS_RAM_REQ.CLK
CLK => DMAS_BUSY.CLK
CLK => IRQ_DMAS_SET.CLK
CLK => DMAS_DMAS_CLR.CLK
CLK => DMA_RAM_WE.CLK
CLK => DMA_RAM_DI[0].CLK
CLK => DMA_RAM_DI[1].CLK
CLK => DMA_RAM_DI[2].CLK
CLK => DMA_RAM_DI[3].CLK
CLK => DMA_RAM_DI[4].CLK
CLK => DMA_RAM_DI[5].CLK
CLK => DMA_RAM_DI[6].CLK
CLK => DMA_RAM_DI[7].CLK
CLK => DMA_RAM_DI[8].CLK
CLK => DMA_RAM_DI[9].CLK
CLK => DMA_RAM_DI[10].CLK
CLK => DMA_RAM_DI[11].CLK
CLK => DMA_RAM_DI[12].CLK
CLK => DMA_RAM_DI[13].CLK
CLK => DMA_RAM_DI[14].CLK
CLK => DMA_RAM_DI[15].CLK
CLK => DMA_RAM_A[0].CLK
CLK => DMA_RAM_A[1].CLK
CLK => DMA_RAM_A[2].CLK
CLK => DMA_RAM_A[3].CLK
CLK => DMA_RAM_A[4].CLK
CLK => DMA_RAM_A[5].CLK
CLK => DMA_RAM_A[6].CLK
CLK => DMA_RAM_A[7].CLK
CLK => DMA_RAM_A[8].CLK
CLK => DMA_RAM_A[9].CLK
CLK => DMA_RAM_A[10].CLK
CLK => DMA_RAM_A[11].CLK
CLK => DMA_RAM_A[12].CLK
CLK => DMA_RAM_A[13].CLK
CLK => DMA_RAM_A[14].CLK
CLK => DMA_RAM_A[15].CLK
CLK => DMA_RAM_REQ.CLK
CLK => DMA_BUSY.CLK
CLK => IRQ_DMA_SET.CLK
CLK => DMA_DMA_CLR.CLK
CLK => DMA_LENR_SET_REQ.CLK
CLK => DMA_DESR_SET_REQ.CLK
CLK => DMA_SOUR_SET_REQ.CLK
CLK => CPU_RAM_DO[0].CLK
CLK => CPU_RAM_DO[1].CLK
CLK => CPU_RAM_DO[2].CLK
CLK => CPU_RAM_DO[3].CLK
CLK => CPU_RAM_DO[4].CLK
CLK => CPU_RAM_DO[5].CLK
CLK => CPU_RAM_DO[6].CLK
CLK => CPU_RAM_DO[7].CLK
CLK => CPU_RAM_DO[8].CLK
CLK => CPU_RAM_DO[9].CLK
CLK => CPU_RAM_DO[10].CLK
CLK => CPU_RAM_DO[11].CLK
CLK => CPU_RAM_DO[12].CLK
CLK => CPU_RAM_DO[13].CLK
CLK => CPU_RAM_DO[14].CLK
CLK => CPU_RAM_DO[15].CLK
CLK => DMA_RAM_DO[0].CLK
CLK => DMA_RAM_DO[1].CLK
CLK => DMA_RAM_DO[2].CLK
CLK => DMA_RAM_DO[3].CLK
CLK => DMA_RAM_DO[4].CLK
CLK => DMA_RAM_DO[5].CLK
CLK => DMA_RAM_DO[6].CLK
CLK => DMA_RAM_DO[7].CLK
CLK => DMA_RAM_DO[8].CLK
CLK => DMA_RAM_DO[9].CLK
CLK => DMA_RAM_DO[10].CLK
CLK => DMA_RAM_DO[11].CLK
CLK => DMA_RAM_DO[12].CLK
CLK => DMA_RAM_DO[13].CLK
CLK => DMA_RAM_DO[14].CLK
CLK => DMA_RAM_DO[15].CLK
CLK => DMAS_RAM_DO[0].CLK
CLK => DMAS_RAM_DO[1].CLK
CLK => DMAS_RAM_DO[2].CLK
CLK => DMAS_RAM_DO[3].CLK
CLK => DMAS_RAM_DO[4].CLK
CLK => DMAS_RAM_DO[5].CLK
CLK => DMAS_RAM_DO[6].CLK
CLK => DMAS_RAM_DO[7].CLK
CLK => DMAS_RAM_DO[8].CLK
CLK => DMAS_RAM_DO[9].CLK
CLK => DMAS_RAM_DO[10].CLK
CLK => DMAS_RAM_DO[11].CLK
CLK => DMAS_RAM_DO[12].CLK
CLK => DMAS_RAM_DO[13].CLK
CLK => DMAS_RAM_DO[14].CLK
CLK => DMAS_RAM_DO[15].CLK
CLK => SP_RAM_DO[0].CLK
CLK => SP_RAM_DO[1].CLK
CLK => SP_RAM_DO[2].CLK
CLK => SP_RAM_DO[3].CLK
CLK => SP_RAM_DO[4].CLK
CLK => SP_RAM_DO[5].CLK
CLK => SP_RAM_DO[6].CLK
CLK => SP_RAM_DO[7].CLK
CLK => SP_RAM_DO[8].CLK
CLK => SP_RAM_DO[9].CLK
CLK => SP_RAM_DO[10].CLK
CLK => SP_RAM_DO[11].CLK
CLK => SP_RAM_DO[12].CLK
CLK => SP_RAM_DO[13].CLK
CLK => SP_RAM_DO[14].CLK
CLK => SP_RAM_DO[15].CLK
CLK => BG_RAM_DO[0].CLK
CLK => BG_RAM_DO[1].CLK
CLK => BG_RAM_DO[2].CLK
CLK => BG_RAM_DO[3].CLK
CLK => BG_RAM_DO[4].CLK
CLK => BG_RAM_DO[5].CLK
CLK => BG_RAM_DO[6].CLK
CLK => BG_RAM_DO[7].CLK
CLK => BG_RAM_DO[8].CLK
CLK => BG_RAM_DO[9].CLK
CLK => BG_RAM_DO[10].CLK
CLK => BG_RAM_DO[11].CLK
CLK => BG_RAM_DO[12].CLK
CLK => BG_RAM_DO[13].CLK
CLK => BG_RAM_DO[14].CLK
CLK => BG_RAM_DO[15].CLK
CLK => CPU_RAM_ACK.CLK
CLK => DMA_RAM_ACK.CLK
CLK => DMAS_RAM_ACK.CLK
CLK => SP_RAM_ACK.CLK
CLK => BG_RAM_ACK.CLK
CLK => RAM_DI_FF[0].CLK
CLK => RAM_DI_FF[1].CLK
CLK => RAM_DI_FF[2].CLK
CLK => RAM_DI_FF[3].CLK
CLK => RAM_DI_FF[4].CLK
CLK => RAM_DI_FF[5].CLK
CLK => RAM_DI_FF[6].CLK
CLK => RAM_DI_FF[7].CLK
CLK => RAM_DI_FF[8].CLK
CLK => RAM_DI_FF[9].CLK
CLK => RAM_DI_FF[10].CLK
CLK => RAM_DI_FF[11].CLK
CLK => RAM_DI_FF[12].CLK
CLK => RAM_DI_FF[13].CLK
CLK => RAM_DI_FF[14].CLK
CLK => RAM_DI_FF[15].CLK
CLK => RAM_WE_N_FF.CLK
CLK => RAM_OE_N_FF.CLK
CLK => RAM_CE_N_FF.CLK
CLK => RAM_A_FF[0].CLK
CLK => RAM_A_FF[1].CLK
CLK => RAM_A_FF[2].CLK
CLK => RAM_A_FF[3].CLK
CLK => RAM_A_FF[4].CLK
CLK => RAM_A_FF[5].CLK
CLK => RAM_A_FF[6].CLK
CLK => RAM_A_FF[7].CLK
CLK => RAM_A_FF[8].CLK
CLK => RAM_A_FF[9].CLK
CLK => RAM_A_FF[10].CLK
CLK => RAM_A_FF[11].CLK
CLK => RAM_A_FF[12].CLK
CLK => RAM_A_FF[13].CLK
CLK => RAM_A_FF[14].CLK
CLK => RAM_A_FF[15].CLK
CLK => REN_SP_PRI.CLK
CLK => REN_SP_COL[0].CLK
CLK => REN_SP_COL[1].CLK
CLK => REN_SP_COL[2].CLK
CLK => REN_SP_COL[3].CLK
CLK => REN_SP_COL[4].CLK
CLK => REN_SP_COL[5].CLK
CLK => REN_SP_COL[6].CLK
CLK => REN_SP_COL[7].CLK
CLK => REN_SP_OPQ[0].CLK
CLK => REN_SP_OPQ[1].CLK
CLK => REN_SP_OPQ[2].CLK
CLK => REN_SP_OPQ[3].CLK
CLK => REN_SP_OPQ[4].CLK
CLK => REN_SP_OPQ[5].CLK
CLK => REN_SP_OPQ[6].CLK
CLK => REN_SP_OPQ[7].CLK
CLK => REN_SP_OPQ[8].CLK
CLK => REN_SP_OPQ[9].CLK
CLK => REN_SP_OPQ[10].CLK
CLK => REN_SP_OPQ[11].CLK
CLK => REN_SP_OPQ[12].CLK
CLK => REN_SP_OPQ[13].CLK
CLK => REN_SP_OPQ[14].CLK
CLK => REN_SP_OPQ[15].CLK
CLK => REN_SP_COLTAB[0][0].CLK
CLK => REN_SP_COLTAB[0][1].CLK
CLK => REN_SP_COLTAB[0][2].CLK
CLK => REN_SP_COLTAB[0][3].CLK
CLK => REN_SP_COLTAB[0][4].CLK
CLK => REN_SP_COLTAB[0][5].CLK
CLK => REN_SP_COLTAB[0][6].CLK
CLK => REN_SP_COLTAB[0][7].CLK
CLK => REN_SP_COLTAB[0][8].CLK
CLK => REN_SP_COLTAB[1][0].CLK
CLK => REN_SP_COLTAB[1][1].CLK
CLK => REN_SP_COLTAB[1][2].CLK
CLK => REN_SP_COLTAB[1][3].CLK
CLK => REN_SP_COLTAB[1][4].CLK
CLK => REN_SP_COLTAB[1][5].CLK
CLK => REN_SP_COLTAB[1][6].CLK
CLK => REN_SP_COLTAB[1][7].CLK
CLK => REN_SP_COLTAB[1][8].CLK
CLK => REN_SP_COLTAB[2][0].CLK
CLK => REN_SP_COLTAB[2][1].CLK
CLK => REN_SP_COLTAB[2][2].CLK
CLK => REN_SP_COLTAB[2][3].CLK
CLK => REN_SP_COLTAB[2][4].CLK
CLK => REN_SP_COLTAB[2][5].CLK
CLK => REN_SP_COLTAB[2][6].CLK
CLK => REN_SP_COLTAB[2][7].CLK
CLK => REN_SP_COLTAB[2][8].CLK
CLK => REN_SP_COLTAB[3][0].CLK
CLK => REN_SP_COLTAB[3][1].CLK
CLK => REN_SP_COLTAB[3][2].CLK
CLK => REN_SP_COLTAB[3][3].CLK
CLK => REN_SP_COLTAB[3][4].CLK
CLK => REN_SP_COLTAB[3][5].CLK
CLK => REN_SP_COLTAB[3][6].CLK
CLK => REN_SP_COLTAB[3][7].CLK
CLK => REN_SP_COLTAB[3][8].CLK
CLK => REN_SP_COLTAB[4][0].CLK
CLK => REN_SP_COLTAB[4][1].CLK
CLK => REN_SP_COLTAB[4][2].CLK
CLK => REN_SP_COLTAB[4][3].CLK
CLK => REN_SP_COLTAB[4][4].CLK
CLK => REN_SP_COLTAB[4][5].CLK
CLK => REN_SP_COLTAB[4][6].CLK
CLK => REN_SP_COLTAB[4][7].CLK
CLK => REN_SP_COLTAB[4][8].CLK
CLK => REN_SP_COLTAB[5][0].CLK
CLK => REN_SP_COLTAB[5][1].CLK
CLK => REN_SP_COLTAB[5][2].CLK
CLK => REN_SP_COLTAB[5][3].CLK
CLK => REN_SP_COLTAB[5][4].CLK
CLK => REN_SP_COLTAB[5][5].CLK
CLK => REN_SP_COLTAB[5][6].CLK
CLK => REN_SP_COLTAB[5][7].CLK
CLK => REN_SP_COLTAB[5][8].CLK
CLK => REN_SP_COLTAB[6][0].CLK
CLK => REN_SP_COLTAB[6][1].CLK
CLK => REN_SP_COLTAB[6][2].CLK
CLK => REN_SP_COLTAB[6][3].CLK
CLK => REN_SP_COLTAB[6][4].CLK
CLK => REN_SP_COLTAB[6][5].CLK
CLK => REN_SP_COLTAB[6][6].CLK
CLK => REN_SP_COLTAB[6][7].CLK
CLK => REN_SP_COLTAB[6][8].CLK
CLK => REN_SP_COLTAB[7][0].CLK
CLK => REN_SP_COLTAB[7][1].CLK
CLK => REN_SP_COLTAB[7][2].CLK
CLK => REN_SP_COLTAB[7][3].CLK
CLK => REN_SP_COLTAB[7][4].CLK
CLK => REN_SP_COLTAB[7][5].CLK
CLK => REN_SP_COLTAB[7][6].CLK
CLK => REN_SP_COLTAB[7][7].CLK
CLK => REN_SP_COLTAB[7][8].CLK
CLK => REN_SP_COLTAB[8][0].CLK
CLK => REN_SP_COLTAB[8][1].CLK
CLK => REN_SP_COLTAB[8][2].CLK
CLK => REN_SP_COLTAB[8][3].CLK
CLK => REN_SP_COLTAB[8][4].CLK
CLK => REN_SP_COLTAB[8][5].CLK
CLK => REN_SP_COLTAB[8][6].CLK
CLK => REN_SP_COLTAB[8][7].CLK
CLK => REN_SP_COLTAB[8][8].CLK
CLK => REN_SP_COLTAB[9][0].CLK
CLK => REN_SP_COLTAB[9][1].CLK
CLK => REN_SP_COLTAB[9][2].CLK
CLK => REN_SP_COLTAB[9][3].CLK
CLK => REN_SP_COLTAB[9][4].CLK
CLK => REN_SP_COLTAB[9][5].CLK
CLK => REN_SP_COLTAB[9][6].CLK
CLK => REN_SP_COLTAB[9][7].CLK
CLK => REN_SP_COLTAB[9][8].CLK
CLK => REN_SP_COLTAB[10][0].CLK
CLK => REN_SP_COLTAB[10][1].CLK
CLK => REN_SP_COLTAB[10][2].CLK
CLK => REN_SP_COLTAB[10][3].CLK
CLK => REN_SP_COLTAB[10][4].CLK
CLK => REN_SP_COLTAB[10][5].CLK
CLK => REN_SP_COLTAB[10][6].CLK
CLK => REN_SP_COLTAB[10][7].CLK
CLK => REN_SP_COLTAB[10][8].CLK
CLK => REN_SP_COLTAB[11][0].CLK
CLK => REN_SP_COLTAB[11][1].CLK
CLK => REN_SP_COLTAB[11][2].CLK
CLK => REN_SP_COLTAB[11][3].CLK
CLK => REN_SP_COLTAB[11][4].CLK
CLK => REN_SP_COLTAB[11][5].CLK
CLK => REN_SP_COLTAB[11][6].CLK
CLK => REN_SP_COLTAB[11][7].CLK
CLK => REN_SP_COLTAB[11][8].CLK
CLK => REN_SP_COLTAB[12][0].CLK
CLK => REN_SP_COLTAB[12][1].CLK
CLK => REN_SP_COLTAB[12][2].CLK
CLK => REN_SP_COLTAB[12][3].CLK
CLK => REN_SP_COLTAB[12][4].CLK
CLK => REN_SP_COLTAB[12][5].CLK
CLK => REN_SP_COLTAB[12][6].CLK
CLK => REN_SP_COLTAB[12][7].CLK
CLK => REN_SP_COLTAB[12][8].CLK
CLK => REN_SP_COLTAB[13][0].CLK
CLK => REN_SP_COLTAB[13][1].CLK
CLK => REN_SP_COLTAB[13][2].CLK
CLK => REN_SP_COLTAB[13][3].CLK
CLK => REN_SP_COLTAB[13][4].CLK
CLK => REN_SP_COLTAB[13][5].CLK
CLK => REN_SP_COLTAB[13][6].CLK
CLK => REN_SP_COLTAB[13][7].CLK
CLK => REN_SP_COLTAB[13][8].CLK
CLK => REN_SP_COLTAB[14][0].CLK
CLK => REN_SP_COLTAB[14][1].CLK
CLK => REN_SP_COLTAB[14][2].CLK
CLK => REN_SP_COLTAB[14][3].CLK
CLK => REN_SP_COLTAB[14][4].CLK
CLK => REN_SP_COLTAB[14][5].CLK
CLK => REN_SP_COLTAB[14][6].CLK
CLK => REN_SP_COLTAB[14][7].CLK
CLK => REN_SP_COLTAB[14][8].CLK
CLK => REN_SP_COLTAB[15][0].CLK
CLK => REN_SP_COLTAB[15][1].CLK
CLK => REN_SP_COLTAB[15][2].CLK
CLK => REN_SP_COLTAB[15][3].CLK
CLK => REN_SP_COLTAB[15][4].CLK
CLK => REN_SP_COLTAB[15][5].CLK
CLK => REN_SP_COLTAB[15][6].CLK
CLK => REN_SP_COLTAB[15][7].CLK
CLK => REN_SP_COLTAB[15][8].CLK
CLK => REN_MEM_A[0].CLK
CLK => REN_MEM_A[1].CLK
CLK => REN_MEM_A[2].CLK
CLK => REN_MEM_A[3].CLK
CLK => REN_MEM_A[4].CLK
CLK => REN_MEM_A[5].CLK
CLK => REN_MEM_A[6].CLK
CLK => REN_MEM_A[7].CLK
CLK => REN_MEM_A[8].CLK
CLK => REN_MEM_A[9].CLK
CLK => COLNO_FF[0].CLK
CLK => COLNO_FF[1].CLK
CLK => COLNO_FF[2].CLK
CLK => COLNO_FF[3].CLK
CLK => COLNO_FF[4].CLK
CLK => COLNO_FF[5].CLK
CLK => COLNO_FF[6].CLK
CLK => COLNO_FF[7].CLK
CLK => COLNO_FF[8].CLK
CLK => IRQ_COL_TRIG.CLK
CLK => REN_MEM_WE.CLK
CLK => IRQ_COL_SET.CLK
CLK => SP_RAM_A[0].CLK
CLK => SP_RAM_A[1].CLK
CLK => SP_RAM_A[2].CLK
CLK => SP_RAM_A[3].CLK
CLK => SP_RAM_A[4].CLK
CLK => SP_RAM_A[5].CLK
CLK => SP_RAM_A[6].CLK
CLK => SP_RAM_A[7].CLK
CLK => SP_RAM_A[8].CLK
CLK => SP_RAM_A[9].CLK
CLK => SP_RAM_A[10].CLK
CLK => SP_RAM_A[11].CLK
CLK => SP_RAM_A[12].CLK
CLK => SP_RAM_A[13].CLK
CLK => SP_RAM_A[14].CLK
CLK => SP_RAM_A[15].CLK
CLK => SP_CUR[0].CLK
CLK => SP_CUR[1].CLK
CLK => SP_CUR[2].CLK
CLK => SP_CUR[3].CLK
CLK => SP_BUF[15].P3[0].CLK
CLK => SP_BUF[15].P3[1].CLK
CLK => SP_BUF[15].P3[2].CLK
CLK => SP_BUF[15].P3[3].CLK
CLK => SP_BUF[15].P3[4].CLK
CLK => SP_BUF[15].P3[5].CLK
CLK => SP_BUF[15].P3[6].CLK
CLK => SP_BUF[15].P3[7].CLK
CLK => SP_BUF[15].P3[8].CLK
CLK => SP_BUF[15].P3[9].CLK
CLK => SP_BUF[15].P3[10].CLK
CLK => SP_BUF[15].P3[11].CLK
CLK => SP_BUF[15].P3[12].CLK
CLK => SP_BUF[15].P3[13].CLK
CLK => SP_BUF[15].P3[14].CLK
CLK => SP_BUF[15].P3[15].CLK
CLK => SP_BUF[15].P2[0].CLK
CLK => SP_BUF[15].P2[1].CLK
CLK => SP_BUF[15].P2[2].CLK
CLK => SP_BUF[15].P2[3].CLK
CLK => SP_BUF[15].P2[4].CLK
CLK => SP_BUF[15].P2[5].CLK
CLK => SP_BUF[15].P2[6].CLK
CLK => SP_BUF[15].P2[7].CLK
CLK => SP_BUF[15].P2[8].CLK
CLK => SP_BUF[15].P2[9].CLK
CLK => SP_BUF[15].P2[10].CLK
CLK => SP_BUF[15].P2[11].CLK
CLK => SP_BUF[15].P2[12].CLK
CLK => SP_BUF[15].P2[13].CLK
CLK => SP_BUF[15].P2[14].CLK
CLK => SP_BUF[15].P2[15].CLK
CLK => SP_BUF[15].P1[0].CLK
CLK => SP_BUF[15].P1[1].CLK
CLK => SP_BUF[15].P1[2].CLK
CLK => SP_BUF[15].P1[3].CLK
CLK => SP_BUF[15].P1[4].CLK
CLK => SP_BUF[15].P1[5].CLK
CLK => SP_BUF[15].P1[6].CLK
CLK => SP_BUF[15].P1[7].CLK
CLK => SP_BUF[15].P1[8].CLK
CLK => SP_BUF[15].P1[9].CLK
CLK => SP_BUF[15].P1[10].CLK
CLK => SP_BUF[15].P1[11].CLK
CLK => SP_BUF[15].P1[12].CLK
CLK => SP_BUF[15].P1[13].CLK
CLK => SP_BUF[15].P1[14].CLK
CLK => SP_BUF[15].P1[15].CLK
CLK => SP_BUF[15].P0[0].CLK
CLK => SP_BUF[15].P0[1].CLK
CLK => SP_BUF[15].P0[2].CLK
CLK => SP_BUF[15].P0[3].CLK
CLK => SP_BUF[15].P0[4].CLK
CLK => SP_BUF[15].P0[5].CLK
CLK => SP_BUF[15].P0[6].CLK
CLK => SP_BUF[15].P0[7].CLK
CLK => SP_BUF[15].P0[8].CLK
CLK => SP_BUF[15].P0[9].CLK
CLK => SP_BUF[15].P0[10].CLK
CLK => SP_BUF[15].P0[11].CLK
CLK => SP_BUF[15].P0[12].CLK
CLK => SP_BUF[15].P0[13].CLK
CLK => SP_BUF[15].P0[14].CLK
CLK => SP_BUF[15].P0[15].CLK
CLK => SP_BUF[15].X[0].CLK
CLK => SP_BUF[15].X[1].CLK
CLK => SP_BUF[15].X[2].CLK
CLK => SP_BUF[15].X[3].CLK
CLK => SP_BUF[15].X[4].CLK
CLK => SP_BUF[15].X[5].CLK
CLK => SP_BUF[15].X[6].CLK
CLK => SP_BUF[15].X[7].CLK
CLK => SP_BUF[15].X[8].CLK
CLK => SP_BUF[15].X[9].CLK
CLK => SP_BUF[15].HF.CLK
CLK => SP_BUF[15].PAL[0].CLK
CLK => SP_BUF[15].PAL[1].CLK
CLK => SP_BUF[15].PAL[2].CLK
CLK => SP_BUF[15].PAL[3].CLK
CLK => SP_BUF[15].PRI.CLK
CLK => SP_BUF[14].P3[0].CLK
CLK => SP_BUF[14].P3[1].CLK
CLK => SP_BUF[14].P3[2].CLK
CLK => SP_BUF[14].P3[3].CLK
CLK => SP_BUF[14].P3[4].CLK
CLK => SP_BUF[14].P3[5].CLK
CLK => SP_BUF[14].P3[6].CLK
CLK => SP_BUF[14].P3[7].CLK
CLK => SP_BUF[14].P3[8].CLK
CLK => SP_BUF[14].P3[9].CLK
CLK => SP_BUF[14].P3[10].CLK
CLK => SP_BUF[14].P3[11].CLK
CLK => SP_BUF[14].P3[12].CLK
CLK => SP_BUF[14].P3[13].CLK
CLK => SP_BUF[14].P3[14].CLK
CLK => SP_BUF[14].P3[15].CLK
CLK => SP_BUF[14].P2[0].CLK
CLK => SP_BUF[14].P2[1].CLK
CLK => SP_BUF[14].P2[2].CLK
CLK => SP_BUF[14].P2[3].CLK
CLK => SP_BUF[14].P2[4].CLK
CLK => SP_BUF[14].P2[5].CLK
CLK => SP_BUF[14].P2[6].CLK
CLK => SP_BUF[14].P2[7].CLK
CLK => SP_BUF[14].P2[8].CLK
CLK => SP_BUF[14].P2[9].CLK
CLK => SP_BUF[14].P2[10].CLK
CLK => SP_BUF[14].P2[11].CLK
CLK => SP_BUF[14].P2[12].CLK
CLK => SP_BUF[14].P2[13].CLK
CLK => SP_BUF[14].P2[14].CLK
CLK => SP_BUF[14].P2[15].CLK
CLK => SP_BUF[14].P1[0].CLK
CLK => SP_BUF[14].P1[1].CLK
CLK => SP_BUF[14].P1[2].CLK
CLK => SP_BUF[14].P1[3].CLK
CLK => SP_BUF[14].P1[4].CLK
CLK => SP_BUF[14].P1[5].CLK
CLK => SP_BUF[14].P1[6].CLK
CLK => SP_BUF[14].P1[7].CLK
CLK => SP_BUF[14].P1[8].CLK
CLK => SP_BUF[14].P1[9].CLK
CLK => SP_BUF[14].P1[10].CLK
CLK => SP_BUF[14].P1[11].CLK
CLK => SP_BUF[14].P1[12].CLK
CLK => SP_BUF[14].P1[13].CLK
CLK => SP_BUF[14].P1[14].CLK
CLK => SP_BUF[14].P1[15].CLK
CLK => SP_BUF[14].P0[0].CLK
CLK => SP_BUF[14].P0[1].CLK
CLK => SP_BUF[14].P0[2].CLK
CLK => SP_BUF[14].P0[3].CLK
CLK => SP_BUF[14].P0[4].CLK
CLK => SP_BUF[14].P0[5].CLK
CLK => SP_BUF[14].P0[6].CLK
CLK => SP_BUF[14].P0[7].CLK
CLK => SP_BUF[14].P0[8].CLK
CLK => SP_BUF[14].P0[9].CLK
CLK => SP_BUF[14].P0[10].CLK
CLK => SP_BUF[14].P0[11].CLK
CLK => SP_BUF[14].P0[12].CLK
CLK => SP_BUF[14].P0[13].CLK
CLK => SP_BUF[14].P0[14].CLK
CLK => SP_BUF[14].P0[15].CLK
CLK => SP_BUF[14].X[0].CLK
CLK => SP_BUF[14].X[1].CLK
CLK => SP_BUF[14].X[2].CLK
CLK => SP_BUF[14].X[3].CLK
CLK => SP_BUF[14].X[4].CLK
CLK => SP_BUF[14].X[5].CLK
CLK => SP_BUF[14].X[6].CLK
CLK => SP_BUF[14].X[7].CLK
CLK => SP_BUF[14].X[8].CLK
CLK => SP_BUF[14].X[9].CLK
CLK => SP_BUF[14].HF.CLK
CLK => SP_BUF[14].PAL[0].CLK
CLK => SP_BUF[14].PAL[1].CLK
CLK => SP_BUF[14].PAL[2].CLK
CLK => SP_BUF[14].PAL[3].CLK
CLK => SP_BUF[14].PRI.CLK
CLK => SP_BUF[13].P3[0].CLK
CLK => SP_BUF[13].P3[1].CLK
CLK => SP_BUF[13].P3[2].CLK
CLK => SP_BUF[13].P3[3].CLK
CLK => SP_BUF[13].P3[4].CLK
CLK => SP_BUF[13].P3[5].CLK
CLK => SP_BUF[13].P3[6].CLK
CLK => SP_BUF[13].P3[7].CLK
CLK => SP_BUF[13].P3[8].CLK
CLK => SP_BUF[13].P3[9].CLK
CLK => SP_BUF[13].P3[10].CLK
CLK => SP_BUF[13].P3[11].CLK
CLK => SP_BUF[13].P3[12].CLK
CLK => SP_BUF[13].P3[13].CLK
CLK => SP_BUF[13].P3[14].CLK
CLK => SP_BUF[13].P3[15].CLK
CLK => SP_BUF[13].P2[0].CLK
CLK => SP_BUF[13].P2[1].CLK
CLK => SP_BUF[13].P2[2].CLK
CLK => SP_BUF[13].P2[3].CLK
CLK => SP_BUF[13].P2[4].CLK
CLK => SP_BUF[13].P2[5].CLK
CLK => SP_BUF[13].P2[6].CLK
CLK => SP_BUF[13].P2[7].CLK
CLK => SP_BUF[13].P2[8].CLK
CLK => SP_BUF[13].P2[9].CLK
CLK => SP_BUF[13].P2[10].CLK
CLK => SP_BUF[13].P2[11].CLK
CLK => SP_BUF[13].P2[12].CLK
CLK => SP_BUF[13].P2[13].CLK
CLK => SP_BUF[13].P2[14].CLK
CLK => SP_BUF[13].P2[15].CLK
CLK => SP_BUF[13].P1[0].CLK
CLK => SP_BUF[13].P1[1].CLK
CLK => SP_BUF[13].P1[2].CLK
CLK => SP_BUF[13].P1[3].CLK
CLK => SP_BUF[13].P1[4].CLK
CLK => SP_BUF[13].P1[5].CLK
CLK => SP_BUF[13].P1[6].CLK
CLK => SP_BUF[13].P1[7].CLK
CLK => SP_BUF[13].P1[8].CLK
CLK => SP_BUF[13].P1[9].CLK
CLK => SP_BUF[13].P1[10].CLK
CLK => SP_BUF[13].P1[11].CLK
CLK => SP_BUF[13].P1[12].CLK
CLK => SP_BUF[13].P1[13].CLK
CLK => SP_BUF[13].P1[14].CLK
CLK => SP_BUF[13].P1[15].CLK
CLK => SP_BUF[13].P0[0].CLK
CLK => SP_BUF[13].P0[1].CLK
CLK => SP_BUF[13].P0[2].CLK
CLK => SP_BUF[13].P0[3].CLK
CLK => SP_BUF[13].P0[4].CLK
CLK => SP_BUF[13].P0[5].CLK
CLK => SP_BUF[13].P0[6].CLK
CLK => SP_BUF[13].P0[7].CLK
CLK => SP_BUF[13].P0[8].CLK
CLK => SP_BUF[13].P0[9].CLK
CLK => SP_BUF[13].P0[10].CLK
CLK => SP_BUF[13].P0[11].CLK
CLK => SP_BUF[13].P0[12].CLK
CLK => SP_BUF[13].P0[13].CLK
CLK => SP_BUF[13].P0[14].CLK
CLK => SP_BUF[13].P0[15].CLK
CLK => SP_BUF[13].X[0].CLK
CLK => SP_BUF[13].X[1].CLK
CLK => SP_BUF[13].X[2].CLK
CLK => SP_BUF[13].X[3].CLK
CLK => SP_BUF[13].X[4].CLK
CLK => SP_BUF[13].X[5].CLK
CLK => SP_BUF[13].X[6].CLK
CLK => SP_BUF[13].X[7].CLK
CLK => SP_BUF[13].X[8].CLK
CLK => SP_BUF[13].X[9].CLK
CLK => SP_BUF[13].HF.CLK
CLK => SP_BUF[13].PAL[0].CLK
CLK => SP_BUF[13].PAL[1].CLK
CLK => SP_BUF[13].PAL[2].CLK
CLK => SP_BUF[13].PAL[3].CLK
CLK => SP_BUF[13].PRI.CLK
CLK => SP_BUF[12].P3[0].CLK
CLK => SP_BUF[12].P3[1].CLK
CLK => SP_BUF[12].P3[2].CLK
CLK => SP_BUF[12].P3[3].CLK
CLK => SP_BUF[12].P3[4].CLK
CLK => SP_BUF[12].P3[5].CLK
CLK => SP_BUF[12].P3[6].CLK
CLK => SP_BUF[12].P3[7].CLK
CLK => SP_BUF[12].P3[8].CLK
CLK => SP_BUF[12].P3[9].CLK
CLK => SP_BUF[12].P3[10].CLK
CLK => SP_BUF[12].P3[11].CLK
CLK => SP_BUF[12].P3[12].CLK
CLK => SP_BUF[12].P3[13].CLK
CLK => SP_BUF[12].P3[14].CLK
CLK => SP_BUF[12].P3[15].CLK
CLK => SP_BUF[12].P2[0].CLK
CLK => SP_BUF[12].P2[1].CLK
CLK => SP_BUF[12].P2[2].CLK
CLK => SP_BUF[12].P2[3].CLK
CLK => SP_BUF[12].P2[4].CLK
CLK => SP_BUF[12].P2[5].CLK
CLK => SP_BUF[12].P2[6].CLK
CLK => SP_BUF[12].P2[7].CLK
CLK => SP_BUF[12].P2[8].CLK
CLK => SP_BUF[12].P2[9].CLK
CLK => SP_BUF[12].P2[10].CLK
CLK => SP_BUF[12].P2[11].CLK
CLK => SP_BUF[12].P2[12].CLK
CLK => SP_BUF[12].P2[13].CLK
CLK => SP_BUF[12].P2[14].CLK
CLK => SP_BUF[12].P2[15].CLK
CLK => SP_BUF[12].P1[0].CLK
CLK => SP_BUF[12].P1[1].CLK
CLK => SP_BUF[12].P1[2].CLK
CLK => SP_BUF[12].P1[3].CLK
CLK => SP_BUF[12].P1[4].CLK
CLK => SP_BUF[12].P1[5].CLK
CLK => SP_BUF[12].P1[6].CLK
CLK => SP_BUF[12].P1[7].CLK
CLK => SP_BUF[12].P1[8].CLK
CLK => SP_BUF[12].P1[9].CLK
CLK => SP_BUF[12].P1[10].CLK
CLK => SP_BUF[12].P1[11].CLK
CLK => SP_BUF[12].P1[12].CLK
CLK => SP_BUF[12].P1[13].CLK
CLK => SP_BUF[12].P1[14].CLK
CLK => SP_BUF[12].P1[15].CLK
CLK => SP_BUF[12].P0[0].CLK
CLK => SP_BUF[12].P0[1].CLK
CLK => SP_BUF[12].P0[2].CLK
CLK => SP_BUF[12].P0[3].CLK
CLK => SP_BUF[12].P0[4].CLK
CLK => SP_BUF[12].P0[5].CLK
CLK => SP_BUF[12].P0[6].CLK
CLK => SP_BUF[12].P0[7].CLK
CLK => SP_BUF[12].P0[8].CLK
CLK => SP_BUF[12].P0[9].CLK
CLK => SP_BUF[12].P0[10].CLK
CLK => SP_BUF[12].P0[11].CLK
CLK => SP_BUF[12].P0[12].CLK
CLK => SP_BUF[12].P0[13].CLK
CLK => SP_BUF[12].P0[14].CLK
CLK => SP_BUF[12].P0[15].CLK
CLK => SP_BUF[12].X[0].CLK
CLK => SP_BUF[12].X[1].CLK
CLK => SP_BUF[12].X[2].CLK
CLK => SP_BUF[12].X[3].CLK
CLK => SP_BUF[12].X[4].CLK
CLK => SP_BUF[12].X[5].CLK
CLK => SP_BUF[12].X[6].CLK
CLK => SP_BUF[12].X[7].CLK
CLK => SP_BUF[12].X[8].CLK
CLK => SP_BUF[12].X[9].CLK
CLK => SP_BUF[12].HF.CLK
CLK => SP_BUF[12].PAL[0].CLK
CLK => SP_BUF[12].PAL[1].CLK
CLK => SP_BUF[12].PAL[2].CLK
CLK => SP_BUF[12].PAL[3].CLK
CLK => SP_BUF[12].PRI.CLK
CLK => SP_BUF[11].P3[0].CLK
CLK => SP_BUF[11].P3[1].CLK
CLK => SP_BUF[11].P3[2].CLK
CLK => SP_BUF[11].P3[3].CLK
CLK => SP_BUF[11].P3[4].CLK
CLK => SP_BUF[11].P3[5].CLK
CLK => SP_BUF[11].P3[6].CLK
CLK => SP_BUF[11].P3[7].CLK
CLK => SP_BUF[11].P3[8].CLK
CLK => SP_BUF[11].P3[9].CLK
CLK => SP_BUF[11].P3[10].CLK
CLK => SP_BUF[11].P3[11].CLK
CLK => SP_BUF[11].P3[12].CLK
CLK => SP_BUF[11].P3[13].CLK
CLK => SP_BUF[11].P3[14].CLK
CLK => SP_BUF[11].P3[15].CLK
CLK => SP_BUF[11].P2[0].CLK
CLK => SP_BUF[11].P2[1].CLK
CLK => SP_BUF[11].P2[2].CLK
CLK => SP_BUF[11].P2[3].CLK
CLK => SP_BUF[11].P2[4].CLK
CLK => SP_BUF[11].P2[5].CLK
CLK => SP_BUF[11].P2[6].CLK
CLK => SP_BUF[11].P2[7].CLK
CLK => SP_BUF[11].P2[8].CLK
CLK => SP_BUF[11].P2[9].CLK
CLK => SP_BUF[11].P2[10].CLK
CLK => SP_BUF[11].P2[11].CLK
CLK => SP_BUF[11].P2[12].CLK
CLK => SP_BUF[11].P2[13].CLK
CLK => SP_BUF[11].P2[14].CLK
CLK => SP_BUF[11].P2[15].CLK
CLK => SP_BUF[11].P1[0].CLK
CLK => SP_BUF[11].P1[1].CLK
CLK => SP_BUF[11].P1[2].CLK
CLK => SP_BUF[11].P1[3].CLK
CLK => SP_BUF[11].P1[4].CLK
CLK => SP_BUF[11].P1[5].CLK
CLK => SP_BUF[11].P1[6].CLK
CLK => SP_BUF[11].P1[7].CLK
CLK => SP_BUF[11].P1[8].CLK
CLK => SP_BUF[11].P1[9].CLK
CLK => SP_BUF[11].P1[10].CLK
CLK => SP_BUF[11].P1[11].CLK
CLK => SP_BUF[11].P1[12].CLK
CLK => SP_BUF[11].P1[13].CLK
CLK => SP_BUF[11].P1[14].CLK
CLK => SP_BUF[11].P1[15].CLK
CLK => SP_BUF[11].P0[0].CLK
CLK => SP_BUF[11].P0[1].CLK
CLK => SP_BUF[11].P0[2].CLK
CLK => SP_BUF[11].P0[3].CLK
CLK => SP_BUF[11].P0[4].CLK
CLK => SP_BUF[11].P0[5].CLK
CLK => SP_BUF[11].P0[6].CLK
CLK => SP_BUF[11].P0[7].CLK
CLK => SP_BUF[11].P0[8].CLK
CLK => SP_BUF[11].P0[9].CLK
CLK => SP_BUF[11].P0[10].CLK
CLK => SP_BUF[11].P0[11].CLK
CLK => SP_BUF[11].P0[12].CLK
CLK => SP_BUF[11].P0[13].CLK
CLK => SP_BUF[11].P0[14].CLK
CLK => SP_BUF[11].P0[15].CLK
CLK => SP_BUF[11].X[0].CLK
CLK => SP_BUF[11].X[1].CLK
CLK => SP_BUF[11].X[2].CLK
CLK => SP_BUF[11].X[3].CLK
CLK => SP_BUF[11].X[4].CLK
CLK => SP_BUF[11].X[5].CLK
CLK => SP_BUF[11].X[6].CLK
CLK => SP_BUF[11].X[7].CLK
CLK => SP_BUF[11].X[8].CLK
CLK => SP_BUF[11].X[9].CLK
CLK => SP_BUF[11].HF.CLK
CLK => SP_BUF[11].PAL[0].CLK
CLK => SP_BUF[11].PAL[1].CLK
CLK => SP_BUF[11].PAL[2].CLK
CLK => SP_BUF[11].PAL[3].CLK
CLK => SP_BUF[11].PRI.CLK
CLK => SP_BUF[10].P3[0].CLK
CLK => SP_BUF[10].P3[1].CLK
CLK => SP_BUF[10].P3[2].CLK
CLK => SP_BUF[10].P3[3].CLK
CLK => SP_BUF[10].P3[4].CLK
CLK => SP_BUF[10].P3[5].CLK
CLK => SP_BUF[10].P3[6].CLK
CLK => SP_BUF[10].P3[7].CLK
CLK => SP_BUF[10].P3[8].CLK
CLK => SP_BUF[10].P3[9].CLK
CLK => SP_BUF[10].P3[10].CLK
CLK => SP_BUF[10].P3[11].CLK
CLK => SP_BUF[10].P3[12].CLK
CLK => SP_BUF[10].P3[13].CLK
CLK => SP_BUF[10].P3[14].CLK
CLK => SP_BUF[10].P3[15].CLK
CLK => SP_BUF[10].P2[0].CLK
CLK => SP_BUF[10].P2[1].CLK
CLK => SP_BUF[10].P2[2].CLK
CLK => SP_BUF[10].P2[3].CLK
CLK => SP_BUF[10].P2[4].CLK
CLK => SP_BUF[10].P2[5].CLK
CLK => SP_BUF[10].P2[6].CLK
CLK => SP_BUF[10].P2[7].CLK
CLK => SP_BUF[10].P2[8].CLK
CLK => SP_BUF[10].P2[9].CLK
CLK => SP_BUF[10].P2[10].CLK
CLK => SP_BUF[10].P2[11].CLK
CLK => SP_BUF[10].P2[12].CLK
CLK => SP_BUF[10].P2[13].CLK
CLK => SP_BUF[10].P2[14].CLK
CLK => SP_BUF[10].P2[15].CLK
CLK => SP_BUF[10].P1[0].CLK
CLK => SP_BUF[10].P1[1].CLK
CLK => SP_BUF[10].P1[2].CLK
CLK => SP_BUF[10].P1[3].CLK
CLK => SP_BUF[10].P1[4].CLK
CLK => SP_BUF[10].P1[5].CLK
CLK => SP_BUF[10].P1[6].CLK
CLK => SP_BUF[10].P1[7].CLK
CLK => SP_BUF[10].P1[8].CLK
CLK => SP_BUF[10].P1[9].CLK
CLK => SP_BUF[10].P1[10].CLK
CLK => SP_BUF[10].P1[11].CLK
CLK => SP_BUF[10].P1[12].CLK
CLK => SP_BUF[10].P1[13].CLK
CLK => SP_BUF[10].P1[14].CLK
CLK => SP_BUF[10].P1[15].CLK
CLK => SP_BUF[10].P0[0].CLK
CLK => SP_BUF[10].P0[1].CLK
CLK => SP_BUF[10].P0[2].CLK
CLK => SP_BUF[10].P0[3].CLK
CLK => SP_BUF[10].P0[4].CLK
CLK => SP_BUF[10].P0[5].CLK
CLK => SP_BUF[10].P0[6].CLK
CLK => SP_BUF[10].P0[7].CLK
CLK => SP_BUF[10].P0[8].CLK
CLK => SP_BUF[10].P0[9].CLK
CLK => SP_BUF[10].P0[10].CLK
CLK => SP_BUF[10].P0[11].CLK
CLK => SP_BUF[10].P0[12].CLK
CLK => SP_BUF[10].P0[13].CLK
CLK => SP_BUF[10].P0[14].CLK
CLK => SP_BUF[10].P0[15].CLK
CLK => SP_BUF[10].X[0].CLK
CLK => SP_BUF[10].X[1].CLK
CLK => SP_BUF[10].X[2].CLK
CLK => SP_BUF[10].X[3].CLK
CLK => SP_BUF[10].X[4].CLK
CLK => SP_BUF[10].X[5].CLK
CLK => SP_BUF[10].X[6].CLK
CLK => SP_BUF[10].X[7].CLK
CLK => SP_BUF[10].X[8].CLK
CLK => SP_BUF[10].X[9].CLK
CLK => SP_BUF[10].HF.CLK
CLK => SP_BUF[10].PAL[0].CLK
CLK => SP_BUF[10].PAL[1].CLK
CLK => SP_BUF[10].PAL[2].CLK
CLK => SP_BUF[10].PAL[3].CLK
CLK => SP_BUF[10].PRI.CLK
CLK => SP_BUF[9].P3[0].CLK
CLK => SP_BUF[9].P3[1].CLK
CLK => SP_BUF[9].P3[2].CLK
CLK => SP_BUF[9].P3[3].CLK
CLK => SP_BUF[9].P3[4].CLK
CLK => SP_BUF[9].P3[5].CLK
CLK => SP_BUF[9].P3[6].CLK
CLK => SP_BUF[9].P3[7].CLK
CLK => SP_BUF[9].P3[8].CLK
CLK => SP_BUF[9].P3[9].CLK
CLK => SP_BUF[9].P3[10].CLK
CLK => SP_BUF[9].P3[11].CLK
CLK => SP_BUF[9].P3[12].CLK
CLK => SP_BUF[9].P3[13].CLK
CLK => SP_BUF[9].P3[14].CLK
CLK => SP_BUF[9].P3[15].CLK
CLK => SP_BUF[9].P2[0].CLK
CLK => SP_BUF[9].P2[1].CLK
CLK => SP_BUF[9].P2[2].CLK
CLK => SP_BUF[9].P2[3].CLK
CLK => SP_BUF[9].P2[4].CLK
CLK => SP_BUF[9].P2[5].CLK
CLK => SP_BUF[9].P2[6].CLK
CLK => SP_BUF[9].P2[7].CLK
CLK => SP_BUF[9].P2[8].CLK
CLK => SP_BUF[9].P2[9].CLK
CLK => SP_BUF[9].P2[10].CLK
CLK => SP_BUF[9].P2[11].CLK
CLK => SP_BUF[9].P2[12].CLK
CLK => SP_BUF[9].P2[13].CLK
CLK => SP_BUF[9].P2[14].CLK
CLK => SP_BUF[9].P2[15].CLK
CLK => SP_BUF[9].P1[0].CLK
CLK => SP_BUF[9].P1[1].CLK
CLK => SP_BUF[9].P1[2].CLK
CLK => SP_BUF[9].P1[3].CLK
CLK => SP_BUF[9].P1[4].CLK
CLK => SP_BUF[9].P1[5].CLK
CLK => SP_BUF[9].P1[6].CLK
CLK => SP_BUF[9].P1[7].CLK
CLK => SP_BUF[9].P1[8].CLK
CLK => SP_BUF[9].P1[9].CLK
CLK => SP_BUF[9].P1[10].CLK
CLK => SP_BUF[9].P1[11].CLK
CLK => SP_BUF[9].P1[12].CLK
CLK => SP_BUF[9].P1[13].CLK
CLK => SP_BUF[9].P1[14].CLK
CLK => SP_BUF[9].P1[15].CLK
CLK => SP_BUF[9].P0[0].CLK
CLK => SP_BUF[9].P0[1].CLK
CLK => SP_BUF[9].P0[2].CLK
CLK => SP_BUF[9].P0[3].CLK
CLK => SP_BUF[9].P0[4].CLK
CLK => SP_BUF[9].P0[5].CLK
CLK => SP_BUF[9].P0[6].CLK
CLK => SP_BUF[9].P0[7].CLK
CLK => SP_BUF[9].P0[8].CLK
CLK => SP_BUF[9].P0[9].CLK
CLK => SP_BUF[9].P0[10].CLK
CLK => SP_BUF[9].P0[11].CLK
CLK => SP_BUF[9].P0[12].CLK
CLK => SP_BUF[9].P0[13].CLK
CLK => SP_BUF[9].P0[14].CLK
CLK => SP_BUF[9].P0[15].CLK
CLK => SP_BUF[9].X[0].CLK
CLK => SP_BUF[9].X[1].CLK
CLK => SP_BUF[9].X[2].CLK
CLK => SP_BUF[9].X[3].CLK
CLK => SP_BUF[9].X[4].CLK
CLK => SP_BUF[9].X[5].CLK
CLK => SP_BUF[9].X[6].CLK
CLK => SP_BUF[9].X[7].CLK
CLK => SP_BUF[9].X[8].CLK
CLK => SP_BUF[9].X[9].CLK
CLK => SP_BUF[9].HF.CLK
CLK => SP_BUF[9].PAL[0].CLK
CLK => SP_BUF[9].PAL[1].CLK
CLK => SP_BUF[9].PAL[2].CLK
CLK => SP_BUF[9].PAL[3].CLK
CLK => SP_BUF[9].PRI.CLK
CLK => SP_BUF[8].P3[0].CLK
CLK => SP_BUF[8].P3[1].CLK
CLK => SP_BUF[8].P3[2].CLK
CLK => SP_BUF[8].P3[3].CLK
CLK => SP_BUF[8].P3[4].CLK
CLK => SP_BUF[8].P3[5].CLK
CLK => SP_BUF[8].P3[6].CLK
CLK => SP_BUF[8].P3[7].CLK
CLK => SP_BUF[8].P3[8].CLK
CLK => SP_BUF[8].P3[9].CLK
CLK => SP_BUF[8].P3[10].CLK
CLK => SP_BUF[8].P3[11].CLK
CLK => SP_BUF[8].P3[12].CLK
CLK => SP_BUF[8].P3[13].CLK
CLK => SP_BUF[8].P3[14].CLK
CLK => SP_BUF[8].P3[15].CLK
CLK => SP_BUF[8].P2[0].CLK
CLK => SP_BUF[8].P2[1].CLK
CLK => SP_BUF[8].P2[2].CLK
CLK => SP_BUF[8].P2[3].CLK
CLK => SP_BUF[8].P2[4].CLK
CLK => SP_BUF[8].P2[5].CLK
CLK => SP_BUF[8].P2[6].CLK
CLK => SP_BUF[8].P2[7].CLK
CLK => SP_BUF[8].P2[8].CLK
CLK => SP_BUF[8].P2[9].CLK
CLK => SP_BUF[8].P2[10].CLK
CLK => SP_BUF[8].P2[11].CLK
CLK => SP_BUF[8].P2[12].CLK
CLK => SP_BUF[8].P2[13].CLK
CLK => SP_BUF[8].P2[14].CLK
CLK => SP_BUF[8].P2[15].CLK
CLK => SP_BUF[8].P1[0].CLK
CLK => SP_BUF[8].P1[1].CLK
CLK => SP_BUF[8].P1[2].CLK
CLK => SP_BUF[8].P1[3].CLK
CLK => SP_BUF[8].P1[4].CLK
CLK => SP_BUF[8].P1[5].CLK
CLK => SP_BUF[8].P1[6].CLK
CLK => SP_BUF[8].P1[7].CLK
CLK => SP_BUF[8].P1[8].CLK
CLK => SP_BUF[8].P1[9].CLK
CLK => SP_BUF[8].P1[10].CLK
CLK => SP_BUF[8].P1[11].CLK
CLK => SP_BUF[8].P1[12].CLK
CLK => SP_BUF[8].P1[13].CLK
CLK => SP_BUF[8].P1[14].CLK
CLK => SP_BUF[8].P1[15].CLK
CLK => SP_BUF[8].P0[0].CLK
CLK => SP_BUF[8].P0[1].CLK
CLK => SP_BUF[8].P0[2].CLK
CLK => SP_BUF[8].P0[3].CLK
CLK => SP_BUF[8].P0[4].CLK
CLK => SP_BUF[8].P0[5].CLK
CLK => SP_BUF[8].P0[6].CLK
CLK => SP_BUF[8].P0[7].CLK
CLK => SP_BUF[8].P0[8].CLK
CLK => SP_BUF[8].P0[9].CLK
CLK => SP_BUF[8].P0[10].CLK
CLK => SP_BUF[8].P0[11].CLK
CLK => SP_BUF[8].P0[12].CLK
CLK => SP_BUF[8].P0[13].CLK
CLK => SP_BUF[8].P0[14].CLK
CLK => SP_BUF[8].P0[15].CLK
CLK => SP_BUF[8].X[0].CLK
CLK => SP_BUF[8].X[1].CLK
CLK => SP_BUF[8].X[2].CLK
CLK => SP_BUF[8].X[3].CLK
CLK => SP_BUF[8].X[4].CLK
CLK => SP_BUF[8].X[5].CLK
CLK => SP_BUF[8].X[6].CLK
CLK => SP_BUF[8].X[7].CLK
CLK => SP_BUF[8].X[8].CLK
CLK => SP_BUF[8].X[9].CLK
CLK => SP_BUF[8].HF.CLK
CLK => SP_BUF[8].PAL[0].CLK
CLK => SP_BUF[8].PAL[1].CLK
CLK => SP_BUF[8].PAL[2].CLK
CLK => SP_BUF[8].PAL[3].CLK
CLK => SP_BUF[8].PRI.CLK
CLK => SP_BUF[7].P3[0].CLK
CLK => SP_BUF[7].P3[1].CLK
CLK => SP_BUF[7].P3[2].CLK
CLK => SP_BUF[7].P3[3].CLK
CLK => SP_BUF[7].P3[4].CLK
CLK => SP_BUF[7].P3[5].CLK
CLK => SP_BUF[7].P3[6].CLK
CLK => SP_BUF[7].P3[7].CLK
CLK => SP_BUF[7].P3[8].CLK
CLK => SP_BUF[7].P3[9].CLK
CLK => SP_BUF[7].P3[10].CLK
CLK => SP_BUF[7].P3[11].CLK
CLK => SP_BUF[7].P3[12].CLK
CLK => SP_BUF[7].P3[13].CLK
CLK => SP_BUF[7].P3[14].CLK
CLK => SP_BUF[7].P3[15].CLK
CLK => SP_BUF[7].P2[0].CLK
CLK => SP_BUF[7].P2[1].CLK
CLK => SP_BUF[7].P2[2].CLK
CLK => SP_BUF[7].P2[3].CLK
CLK => SP_BUF[7].P2[4].CLK
CLK => SP_BUF[7].P2[5].CLK
CLK => SP_BUF[7].P2[6].CLK
CLK => SP_BUF[7].P2[7].CLK
CLK => SP_BUF[7].P2[8].CLK
CLK => SP_BUF[7].P2[9].CLK
CLK => SP_BUF[7].P2[10].CLK
CLK => SP_BUF[7].P2[11].CLK
CLK => SP_BUF[7].P2[12].CLK
CLK => SP_BUF[7].P2[13].CLK
CLK => SP_BUF[7].P2[14].CLK
CLK => SP_BUF[7].P2[15].CLK
CLK => SP_BUF[7].P1[0].CLK
CLK => SP_BUF[7].P1[1].CLK
CLK => SP_BUF[7].P1[2].CLK
CLK => SP_BUF[7].P1[3].CLK
CLK => SP_BUF[7].P1[4].CLK
CLK => SP_BUF[7].P1[5].CLK
CLK => SP_BUF[7].P1[6].CLK
CLK => SP_BUF[7].P1[7].CLK
CLK => SP_BUF[7].P1[8].CLK
CLK => SP_BUF[7].P1[9].CLK
CLK => SP_BUF[7].P1[10].CLK
CLK => SP_BUF[7].P1[11].CLK
CLK => SP_BUF[7].P1[12].CLK
CLK => SP_BUF[7].P1[13].CLK
CLK => SP_BUF[7].P1[14].CLK
CLK => SP_BUF[7].P1[15].CLK
CLK => SP_BUF[7].P0[0].CLK
CLK => SP_BUF[7].P0[1].CLK
CLK => SP_BUF[7].P0[2].CLK
CLK => SP_BUF[7].P0[3].CLK
CLK => SP_BUF[7].P0[4].CLK
CLK => SP_BUF[7].P0[5].CLK
CLK => SP_BUF[7].P0[6].CLK
CLK => SP_BUF[7].P0[7].CLK
CLK => SP_BUF[7].P0[8].CLK
CLK => SP_BUF[7].P0[9].CLK
CLK => SP_BUF[7].P0[10].CLK
CLK => SP_BUF[7].P0[11].CLK
CLK => SP_BUF[7].P0[12].CLK
CLK => SP_BUF[7].P0[13].CLK
CLK => SP_BUF[7].P0[14].CLK
CLK => SP_BUF[7].P0[15].CLK
CLK => SP_BUF[7].X[0].CLK
CLK => SP_BUF[7].X[1].CLK
CLK => SP_BUF[7].X[2].CLK
CLK => SP_BUF[7].X[3].CLK
CLK => SP_BUF[7].X[4].CLK
CLK => SP_BUF[7].X[5].CLK
CLK => SP_BUF[7].X[6].CLK
CLK => SP_BUF[7].X[7].CLK
CLK => SP_BUF[7].X[8].CLK
CLK => SP_BUF[7].X[9].CLK
CLK => SP_BUF[7].HF.CLK
CLK => SP_BUF[7].PAL[0].CLK
CLK => SP_BUF[7].PAL[1].CLK
CLK => SP_BUF[7].PAL[2].CLK
CLK => SP_BUF[7].PAL[3].CLK
CLK => SP_BUF[7].PRI.CLK
CLK => SP_BUF[6].P3[0].CLK
CLK => SP_BUF[6].P3[1].CLK
CLK => SP_BUF[6].P3[2].CLK
CLK => SP_BUF[6].P3[3].CLK
CLK => SP_BUF[6].P3[4].CLK
CLK => SP_BUF[6].P3[5].CLK
CLK => SP_BUF[6].P3[6].CLK
CLK => SP_BUF[6].P3[7].CLK
CLK => SP_BUF[6].P3[8].CLK
CLK => SP_BUF[6].P3[9].CLK
CLK => SP_BUF[6].P3[10].CLK
CLK => SP_BUF[6].P3[11].CLK
CLK => SP_BUF[6].P3[12].CLK
CLK => SP_BUF[6].P3[13].CLK
CLK => SP_BUF[6].P3[14].CLK
CLK => SP_BUF[6].P3[15].CLK
CLK => SP_BUF[6].P2[0].CLK
CLK => SP_BUF[6].P2[1].CLK
CLK => SP_BUF[6].P2[2].CLK
CLK => SP_BUF[6].P2[3].CLK
CLK => SP_BUF[6].P2[4].CLK
CLK => SP_BUF[6].P2[5].CLK
CLK => SP_BUF[6].P2[6].CLK
CLK => SP_BUF[6].P2[7].CLK
CLK => SP_BUF[6].P2[8].CLK
CLK => SP_BUF[6].P2[9].CLK
CLK => SP_BUF[6].P2[10].CLK
CLK => SP_BUF[6].P2[11].CLK
CLK => SP_BUF[6].P2[12].CLK
CLK => SP_BUF[6].P2[13].CLK
CLK => SP_BUF[6].P2[14].CLK
CLK => SP_BUF[6].P2[15].CLK
CLK => SP_BUF[6].P1[0].CLK
CLK => SP_BUF[6].P1[1].CLK
CLK => SP_BUF[6].P1[2].CLK
CLK => SP_BUF[6].P1[3].CLK
CLK => SP_BUF[6].P1[4].CLK
CLK => SP_BUF[6].P1[5].CLK
CLK => SP_BUF[6].P1[6].CLK
CLK => SP_BUF[6].P1[7].CLK
CLK => SP_BUF[6].P1[8].CLK
CLK => SP_BUF[6].P1[9].CLK
CLK => SP_BUF[6].P1[10].CLK
CLK => SP_BUF[6].P1[11].CLK
CLK => SP_BUF[6].P1[12].CLK
CLK => SP_BUF[6].P1[13].CLK
CLK => SP_BUF[6].P1[14].CLK
CLK => SP_BUF[6].P1[15].CLK
CLK => SP_BUF[6].P0[0].CLK
CLK => SP_BUF[6].P0[1].CLK
CLK => SP_BUF[6].P0[2].CLK
CLK => SP_BUF[6].P0[3].CLK
CLK => SP_BUF[6].P0[4].CLK
CLK => SP_BUF[6].P0[5].CLK
CLK => SP_BUF[6].P0[6].CLK
CLK => SP_BUF[6].P0[7].CLK
CLK => SP_BUF[6].P0[8].CLK
CLK => SP_BUF[6].P0[9].CLK
CLK => SP_BUF[6].P0[10].CLK
CLK => SP_BUF[6].P0[11].CLK
CLK => SP_BUF[6].P0[12].CLK
CLK => SP_BUF[6].P0[13].CLK
CLK => SP_BUF[6].P0[14].CLK
CLK => SP_BUF[6].P0[15].CLK
CLK => SP_BUF[6].X[0].CLK
CLK => SP_BUF[6].X[1].CLK
CLK => SP_BUF[6].X[2].CLK
CLK => SP_BUF[6].X[3].CLK
CLK => SP_BUF[6].X[4].CLK
CLK => SP_BUF[6].X[5].CLK
CLK => SP_BUF[6].X[6].CLK
CLK => SP_BUF[6].X[7].CLK
CLK => SP_BUF[6].X[8].CLK
CLK => SP_BUF[6].X[9].CLK
CLK => SP_BUF[6].HF.CLK
CLK => SP_BUF[6].PAL[0].CLK
CLK => SP_BUF[6].PAL[1].CLK
CLK => SP_BUF[6].PAL[2].CLK
CLK => SP_BUF[6].PAL[3].CLK
CLK => SP_BUF[6].PRI.CLK
CLK => SP_BUF[5].P3[0].CLK
CLK => SP_BUF[5].P3[1].CLK
CLK => SP_BUF[5].P3[2].CLK
CLK => SP_BUF[5].P3[3].CLK
CLK => SP_BUF[5].P3[4].CLK
CLK => SP_BUF[5].P3[5].CLK
CLK => SP_BUF[5].P3[6].CLK
CLK => SP_BUF[5].P3[7].CLK
CLK => SP_BUF[5].P3[8].CLK
CLK => SP_BUF[5].P3[9].CLK
CLK => SP_BUF[5].P3[10].CLK
CLK => SP_BUF[5].P3[11].CLK
CLK => SP_BUF[5].P3[12].CLK
CLK => SP_BUF[5].P3[13].CLK
CLK => SP_BUF[5].P3[14].CLK
CLK => SP_BUF[5].P3[15].CLK
CLK => SP_BUF[5].P2[0].CLK
CLK => SP_BUF[5].P2[1].CLK
CLK => SP_BUF[5].P2[2].CLK
CLK => SP_BUF[5].P2[3].CLK
CLK => SP_BUF[5].P2[4].CLK
CLK => SP_BUF[5].P2[5].CLK
CLK => SP_BUF[5].P2[6].CLK
CLK => SP_BUF[5].P2[7].CLK
CLK => SP_BUF[5].P2[8].CLK
CLK => SP_BUF[5].P2[9].CLK
CLK => SP_BUF[5].P2[10].CLK
CLK => SP_BUF[5].P2[11].CLK
CLK => SP_BUF[5].P2[12].CLK
CLK => SP_BUF[5].P2[13].CLK
CLK => SP_BUF[5].P2[14].CLK
CLK => SP_BUF[5].P2[15].CLK
CLK => SP_BUF[5].P1[0].CLK
CLK => SP_BUF[5].P1[1].CLK
CLK => SP_BUF[5].P1[2].CLK
CLK => SP_BUF[5].P1[3].CLK
CLK => SP_BUF[5].P1[4].CLK
CLK => SP_BUF[5].P1[5].CLK
CLK => SP_BUF[5].P1[6].CLK
CLK => SP_BUF[5].P1[7].CLK
CLK => SP_BUF[5].P1[8].CLK
CLK => SP_BUF[5].P1[9].CLK
CLK => SP_BUF[5].P1[10].CLK
CLK => SP_BUF[5].P1[11].CLK
CLK => SP_BUF[5].P1[12].CLK
CLK => SP_BUF[5].P1[13].CLK
CLK => SP_BUF[5].P1[14].CLK
CLK => SP_BUF[5].P1[15].CLK
CLK => SP_BUF[5].P0[0].CLK
CLK => SP_BUF[5].P0[1].CLK
CLK => SP_BUF[5].P0[2].CLK
CLK => SP_BUF[5].P0[3].CLK
CLK => SP_BUF[5].P0[4].CLK
CLK => SP_BUF[5].P0[5].CLK
CLK => SP_BUF[5].P0[6].CLK
CLK => SP_BUF[5].P0[7].CLK
CLK => SP_BUF[5].P0[8].CLK
CLK => SP_BUF[5].P0[9].CLK
CLK => SP_BUF[5].P0[10].CLK
CLK => SP_BUF[5].P0[11].CLK
CLK => SP_BUF[5].P0[12].CLK
CLK => SP_BUF[5].P0[13].CLK
CLK => SP_BUF[5].P0[14].CLK
CLK => SP_BUF[5].P0[15].CLK
CLK => SP_BUF[5].X[0].CLK
CLK => SP_BUF[5].X[1].CLK
CLK => SP_BUF[5].X[2].CLK
CLK => SP_BUF[5].X[3].CLK
CLK => SP_BUF[5].X[4].CLK
CLK => SP_BUF[5].X[5].CLK
CLK => SP_BUF[5].X[6].CLK
CLK => SP_BUF[5].X[7].CLK
CLK => SP_BUF[5].X[8].CLK
CLK => SP_BUF[5].X[9].CLK
CLK => SP_BUF[5].HF.CLK
CLK => SP_BUF[5].PAL[0].CLK
CLK => SP_BUF[5].PAL[1].CLK
CLK => SP_BUF[5].PAL[2].CLK
CLK => SP_BUF[5].PAL[3].CLK
CLK => SP_BUF[5].PRI.CLK
CLK => SP_BUF[4].P3[0].CLK
CLK => SP_BUF[4].P3[1].CLK
CLK => SP_BUF[4].P3[2].CLK
CLK => SP_BUF[4].P3[3].CLK
CLK => SP_BUF[4].P3[4].CLK
CLK => SP_BUF[4].P3[5].CLK
CLK => SP_BUF[4].P3[6].CLK
CLK => SP_BUF[4].P3[7].CLK
CLK => SP_BUF[4].P3[8].CLK
CLK => SP_BUF[4].P3[9].CLK
CLK => SP_BUF[4].P3[10].CLK
CLK => SP_BUF[4].P3[11].CLK
CLK => SP_BUF[4].P3[12].CLK
CLK => SP_BUF[4].P3[13].CLK
CLK => SP_BUF[4].P3[14].CLK
CLK => SP_BUF[4].P3[15].CLK
CLK => SP_BUF[4].P2[0].CLK
CLK => SP_BUF[4].P2[1].CLK
CLK => SP_BUF[4].P2[2].CLK
CLK => SP_BUF[4].P2[3].CLK
CLK => SP_BUF[4].P2[4].CLK
CLK => SP_BUF[4].P2[5].CLK
CLK => SP_BUF[4].P2[6].CLK
CLK => SP_BUF[4].P2[7].CLK
CLK => SP_BUF[4].P2[8].CLK
CLK => SP_BUF[4].P2[9].CLK
CLK => SP_BUF[4].P2[10].CLK
CLK => SP_BUF[4].P2[11].CLK
CLK => SP_BUF[4].P2[12].CLK
CLK => SP_BUF[4].P2[13].CLK
CLK => SP_BUF[4].P2[14].CLK
CLK => SP_BUF[4].P2[15].CLK
CLK => SP_BUF[4].P1[0].CLK
CLK => SP_BUF[4].P1[1].CLK
CLK => SP_BUF[4].P1[2].CLK
CLK => SP_BUF[4].P1[3].CLK
CLK => SP_BUF[4].P1[4].CLK
CLK => SP_BUF[4].P1[5].CLK
CLK => SP_BUF[4].P1[6].CLK
CLK => SP_BUF[4].P1[7].CLK
CLK => SP_BUF[4].P1[8].CLK
CLK => SP_BUF[4].P1[9].CLK
CLK => SP_BUF[4].P1[10].CLK
CLK => SP_BUF[4].P1[11].CLK
CLK => SP_BUF[4].P1[12].CLK
CLK => SP_BUF[4].P1[13].CLK
CLK => SP_BUF[4].P1[14].CLK
CLK => SP_BUF[4].P1[15].CLK
CLK => SP_BUF[4].P0[0].CLK
CLK => SP_BUF[4].P0[1].CLK
CLK => SP_BUF[4].P0[2].CLK
CLK => SP_BUF[4].P0[3].CLK
CLK => SP_BUF[4].P0[4].CLK
CLK => SP_BUF[4].P0[5].CLK
CLK => SP_BUF[4].P0[6].CLK
CLK => SP_BUF[4].P0[7].CLK
CLK => SP_BUF[4].P0[8].CLK
CLK => SP_BUF[4].P0[9].CLK
CLK => SP_BUF[4].P0[10].CLK
CLK => SP_BUF[4].P0[11].CLK
CLK => SP_BUF[4].P0[12].CLK
CLK => SP_BUF[4].P0[13].CLK
CLK => SP_BUF[4].P0[14].CLK
CLK => SP_BUF[4].P0[15].CLK
CLK => SP_BUF[4].X[0].CLK
CLK => SP_BUF[4].X[1].CLK
CLK => SP_BUF[4].X[2].CLK
CLK => SP_BUF[4].X[3].CLK
CLK => SP_BUF[4].X[4].CLK
CLK => SP_BUF[4].X[5].CLK
CLK => SP_BUF[4].X[6].CLK
CLK => SP_BUF[4].X[7].CLK
CLK => SP_BUF[4].X[8].CLK
CLK => SP_BUF[4].X[9].CLK
CLK => SP_BUF[4].HF.CLK
CLK => SP_BUF[4].PAL[0].CLK
CLK => SP_BUF[4].PAL[1].CLK
CLK => SP_BUF[4].PAL[2].CLK
CLK => SP_BUF[4].PAL[3].CLK
CLK => SP_BUF[4].PRI.CLK
CLK => SP_BUF[3].P3[0].CLK
CLK => SP_BUF[3].P3[1].CLK
CLK => SP_BUF[3].P3[2].CLK
CLK => SP_BUF[3].P3[3].CLK
CLK => SP_BUF[3].P3[4].CLK
CLK => SP_BUF[3].P3[5].CLK
CLK => SP_BUF[3].P3[6].CLK
CLK => SP_BUF[3].P3[7].CLK
CLK => SP_BUF[3].P3[8].CLK
CLK => SP_BUF[3].P3[9].CLK
CLK => SP_BUF[3].P3[10].CLK
CLK => SP_BUF[3].P3[11].CLK
CLK => SP_BUF[3].P3[12].CLK
CLK => SP_BUF[3].P3[13].CLK
CLK => SP_BUF[3].P3[14].CLK
CLK => SP_BUF[3].P3[15].CLK
CLK => SP_BUF[3].P2[0].CLK
CLK => SP_BUF[3].P2[1].CLK
CLK => SP_BUF[3].P2[2].CLK
CLK => SP_BUF[3].P2[3].CLK
CLK => SP_BUF[3].P2[4].CLK
CLK => SP_BUF[3].P2[5].CLK
CLK => SP_BUF[3].P2[6].CLK
CLK => SP_BUF[3].P2[7].CLK
CLK => SP_BUF[3].P2[8].CLK
CLK => SP_BUF[3].P2[9].CLK
CLK => SP_BUF[3].P2[10].CLK
CLK => SP_BUF[3].P2[11].CLK
CLK => SP_BUF[3].P2[12].CLK
CLK => SP_BUF[3].P2[13].CLK
CLK => SP_BUF[3].P2[14].CLK
CLK => SP_BUF[3].P2[15].CLK
CLK => SP_BUF[3].P1[0].CLK
CLK => SP_BUF[3].P1[1].CLK
CLK => SP_BUF[3].P1[2].CLK
CLK => SP_BUF[3].P1[3].CLK
CLK => SP_BUF[3].P1[4].CLK
CLK => SP_BUF[3].P1[5].CLK
CLK => SP_BUF[3].P1[6].CLK
CLK => SP_BUF[3].P1[7].CLK
CLK => SP_BUF[3].P1[8].CLK
CLK => SP_BUF[3].P1[9].CLK
CLK => SP_BUF[3].P1[10].CLK
CLK => SP_BUF[3].P1[11].CLK
CLK => SP_BUF[3].P1[12].CLK
CLK => SP_BUF[3].P1[13].CLK
CLK => SP_BUF[3].P1[14].CLK
CLK => SP_BUF[3].P1[15].CLK
CLK => SP_BUF[3].P0[0].CLK
CLK => SP_BUF[3].P0[1].CLK
CLK => SP_BUF[3].P0[2].CLK
CLK => SP_BUF[3].P0[3].CLK
CLK => SP_BUF[3].P0[4].CLK
CLK => SP_BUF[3].P0[5].CLK
CLK => SP_BUF[3].P0[6].CLK
CLK => SP_BUF[3].P0[7].CLK
CLK => SP_BUF[3].P0[8].CLK
CLK => SP_BUF[3].P0[9].CLK
CLK => SP_BUF[3].P0[10].CLK
CLK => SP_BUF[3].P0[11].CLK
CLK => SP_BUF[3].P0[12].CLK
CLK => SP_BUF[3].P0[13].CLK
CLK => SP_BUF[3].P0[14].CLK
CLK => SP_BUF[3].P0[15].CLK
CLK => SP_BUF[3].X[0].CLK
CLK => SP_BUF[3].X[1].CLK
CLK => SP_BUF[3].X[2].CLK
CLK => SP_BUF[3].X[3].CLK
CLK => SP_BUF[3].X[4].CLK
CLK => SP_BUF[3].X[5].CLK
CLK => SP_BUF[3].X[6].CLK
CLK => SP_BUF[3].X[7].CLK
CLK => SP_BUF[3].X[8].CLK
CLK => SP_BUF[3].X[9].CLK
CLK => SP_BUF[3].HF.CLK
CLK => SP_BUF[3].PAL[0].CLK
CLK => SP_BUF[3].PAL[1].CLK
CLK => SP_BUF[3].PAL[2].CLK
CLK => SP_BUF[3].PAL[3].CLK
CLK => SP_BUF[3].PRI.CLK
CLK => SP_BUF[2].P3[0].CLK
CLK => SP_BUF[2].P3[1].CLK
CLK => SP_BUF[2].P3[2].CLK
CLK => SP_BUF[2].P3[3].CLK
CLK => SP_BUF[2].P3[4].CLK
CLK => SP_BUF[2].P3[5].CLK
CLK => SP_BUF[2].P3[6].CLK
CLK => SP_BUF[2].P3[7].CLK
CLK => SP_BUF[2].P3[8].CLK
CLK => SP_BUF[2].P3[9].CLK
CLK => SP_BUF[2].P3[10].CLK
CLK => SP_BUF[2].P3[11].CLK
CLK => SP_BUF[2].P3[12].CLK
CLK => SP_BUF[2].P3[13].CLK
CLK => SP_BUF[2].P3[14].CLK
CLK => SP_BUF[2].P3[15].CLK
CLK => SP_BUF[2].P2[0].CLK
CLK => SP_BUF[2].P2[1].CLK
CLK => SP_BUF[2].P2[2].CLK
CLK => SP_BUF[2].P2[3].CLK
CLK => SP_BUF[2].P2[4].CLK
CLK => SP_BUF[2].P2[5].CLK
CLK => SP_BUF[2].P2[6].CLK
CLK => SP_BUF[2].P2[7].CLK
CLK => SP_BUF[2].P2[8].CLK
CLK => SP_BUF[2].P2[9].CLK
CLK => SP_BUF[2].P2[10].CLK
CLK => SP_BUF[2].P2[11].CLK
CLK => SP_BUF[2].P2[12].CLK
CLK => SP_BUF[2].P2[13].CLK
CLK => SP_BUF[2].P2[14].CLK
CLK => SP_BUF[2].P2[15].CLK
CLK => SP_BUF[2].P1[0].CLK
CLK => SP_BUF[2].P1[1].CLK
CLK => SP_BUF[2].P1[2].CLK
CLK => SP_BUF[2].P1[3].CLK
CLK => SP_BUF[2].P1[4].CLK
CLK => SP_BUF[2].P1[5].CLK
CLK => SP_BUF[2].P1[6].CLK
CLK => SP_BUF[2].P1[7].CLK
CLK => SP_BUF[2].P1[8].CLK
CLK => SP_BUF[2].P1[9].CLK
CLK => SP_BUF[2].P1[10].CLK
CLK => SP_BUF[2].P1[11].CLK
CLK => SP_BUF[2].P1[12].CLK
CLK => SP_BUF[2].P1[13].CLK
CLK => SP_BUF[2].P1[14].CLK
CLK => SP_BUF[2].P1[15].CLK
CLK => SP_BUF[2].P0[0].CLK
CLK => SP_BUF[2].P0[1].CLK
CLK => SP_BUF[2].P0[2].CLK
CLK => SP_BUF[2].P0[3].CLK
CLK => SP_BUF[2].P0[4].CLK
CLK => SP_BUF[2].P0[5].CLK
CLK => SP_BUF[2].P0[6].CLK
CLK => SP_BUF[2].P0[7].CLK
CLK => SP_BUF[2].P0[8].CLK
CLK => SP_BUF[2].P0[9].CLK
CLK => SP_BUF[2].P0[10].CLK
CLK => SP_BUF[2].P0[11].CLK
CLK => SP_BUF[2].P0[12].CLK
CLK => SP_BUF[2].P0[13].CLK
CLK => SP_BUF[2].P0[14].CLK
CLK => SP_BUF[2].P0[15].CLK
CLK => SP_BUF[2].X[0].CLK
CLK => SP_BUF[2].X[1].CLK
CLK => SP_BUF[2].X[2].CLK
CLK => SP_BUF[2].X[3].CLK
CLK => SP_BUF[2].X[4].CLK
CLK => SP_BUF[2].X[5].CLK
CLK => SP_BUF[2].X[6].CLK
CLK => SP_BUF[2].X[7].CLK
CLK => SP_BUF[2].X[8].CLK
CLK => SP_BUF[2].X[9].CLK
CLK => SP_BUF[2].HF.CLK
CLK => SP_BUF[2].PAL[0].CLK
CLK => SP_BUF[2].PAL[1].CLK
CLK => SP_BUF[2].PAL[2].CLK
CLK => SP_BUF[2].PAL[3].CLK
CLK => SP_BUF[2].PRI.CLK
CLK => SP_BUF[1].P3[0].CLK
CLK => SP_BUF[1].P3[1].CLK
CLK => SP_BUF[1].P3[2].CLK
CLK => SP_BUF[1].P3[3].CLK
CLK => SP_BUF[1].P3[4].CLK
CLK => SP_BUF[1].P3[5].CLK
CLK => SP_BUF[1].P3[6].CLK
CLK => SP_BUF[1].P3[7].CLK
CLK => SP_BUF[1].P3[8].CLK
CLK => SP_BUF[1].P3[9].CLK
CLK => SP_BUF[1].P3[10].CLK
CLK => SP_BUF[1].P3[11].CLK
CLK => SP_BUF[1].P3[12].CLK
CLK => SP_BUF[1].P3[13].CLK
CLK => SP_BUF[1].P3[14].CLK
CLK => SP_BUF[1].P3[15].CLK
CLK => SP_BUF[1].P2[0].CLK
CLK => SP_BUF[1].P2[1].CLK
CLK => SP_BUF[1].P2[2].CLK
CLK => SP_BUF[1].P2[3].CLK
CLK => SP_BUF[1].P2[4].CLK
CLK => SP_BUF[1].P2[5].CLK
CLK => SP_BUF[1].P2[6].CLK
CLK => SP_BUF[1].P2[7].CLK
CLK => SP_BUF[1].P2[8].CLK
CLK => SP_BUF[1].P2[9].CLK
CLK => SP_BUF[1].P2[10].CLK
CLK => SP_BUF[1].P2[11].CLK
CLK => SP_BUF[1].P2[12].CLK
CLK => SP_BUF[1].P2[13].CLK
CLK => SP_BUF[1].P2[14].CLK
CLK => SP_BUF[1].P2[15].CLK
CLK => SP_BUF[1].P1[0].CLK
CLK => SP_BUF[1].P1[1].CLK
CLK => SP_BUF[1].P1[2].CLK
CLK => SP_BUF[1].P1[3].CLK
CLK => SP_BUF[1].P1[4].CLK
CLK => SP_BUF[1].P1[5].CLK
CLK => SP_BUF[1].P1[6].CLK
CLK => SP_BUF[1].P1[7].CLK
CLK => SP_BUF[1].P1[8].CLK
CLK => SP_BUF[1].P1[9].CLK
CLK => SP_BUF[1].P1[10].CLK
CLK => SP_BUF[1].P1[11].CLK
CLK => SP_BUF[1].P1[12].CLK
CLK => SP_BUF[1].P1[13].CLK
CLK => SP_BUF[1].P1[14].CLK
CLK => SP_BUF[1].P1[15].CLK
CLK => SP_BUF[1].P0[0].CLK
CLK => SP_BUF[1].P0[1].CLK
CLK => SP_BUF[1].P0[2].CLK
CLK => SP_BUF[1].P0[3].CLK
CLK => SP_BUF[1].P0[4].CLK
CLK => SP_BUF[1].P0[5].CLK
CLK => SP_BUF[1].P0[6].CLK
CLK => SP_BUF[1].P0[7].CLK
CLK => SP_BUF[1].P0[8].CLK
CLK => SP_BUF[1].P0[9].CLK
CLK => SP_BUF[1].P0[10].CLK
CLK => SP_BUF[1].P0[11].CLK
CLK => SP_BUF[1].P0[12].CLK
CLK => SP_BUF[1].P0[13].CLK
CLK => SP_BUF[1].P0[14].CLK
CLK => SP_BUF[1].P0[15].CLK
CLK => SP_BUF[1].X[0].CLK
CLK => SP_BUF[1].X[1].CLK
CLK => SP_BUF[1].X[2].CLK
CLK => SP_BUF[1].X[3].CLK
CLK => SP_BUF[1].X[4].CLK
CLK => SP_BUF[1].X[5].CLK
CLK => SP_BUF[1].X[6].CLK
CLK => SP_BUF[1].X[7].CLK
CLK => SP_BUF[1].X[8].CLK
CLK => SP_BUF[1].X[9].CLK
CLK => SP_BUF[1].HF.CLK
CLK => SP_BUF[1].PAL[0].CLK
CLK => SP_BUF[1].PAL[1].CLK
CLK => SP_BUF[1].PAL[2].CLK
CLK => SP_BUF[1].PAL[3].CLK
CLK => SP_BUF[1].PRI.CLK
CLK => SP_BUF[0].P3[0].CLK
CLK => SP_BUF[0].P3[1].CLK
CLK => SP_BUF[0].P3[2].CLK
CLK => SP_BUF[0].P3[3].CLK
CLK => SP_BUF[0].P3[4].CLK
CLK => SP_BUF[0].P3[5].CLK
CLK => SP_BUF[0].P3[6].CLK
CLK => SP_BUF[0].P3[7].CLK
CLK => SP_BUF[0].P3[8].CLK
CLK => SP_BUF[0].P3[9].CLK
CLK => SP_BUF[0].P3[10].CLK
CLK => SP_BUF[0].P3[11].CLK
CLK => SP_BUF[0].P3[12].CLK
CLK => SP_BUF[0].P3[13].CLK
CLK => SP_BUF[0].P3[14].CLK
CLK => SP_BUF[0].P3[15].CLK
CLK => SP_BUF[0].P2[0].CLK
CLK => SP_BUF[0].P2[1].CLK
CLK => SP_BUF[0].P2[2].CLK
CLK => SP_BUF[0].P2[3].CLK
CLK => SP_BUF[0].P2[4].CLK
CLK => SP_BUF[0].P2[5].CLK
CLK => SP_BUF[0].P2[6].CLK
CLK => SP_BUF[0].P2[7].CLK
CLK => SP_BUF[0].P2[8].CLK
CLK => SP_BUF[0].P2[9].CLK
CLK => SP_BUF[0].P2[10].CLK
CLK => SP_BUF[0].P2[11].CLK
CLK => SP_BUF[0].P2[12].CLK
CLK => SP_BUF[0].P2[13].CLK
CLK => SP_BUF[0].P2[14].CLK
CLK => SP_BUF[0].P2[15].CLK
CLK => SP_BUF[0].P1[0].CLK
CLK => SP_BUF[0].P1[1].CLK
CLK => SP_BUF[0].P1[2].CLK
CLK => SP_BUF[0].P1[3].CLK
CLK => SP_BUF[0].P1[4].CLK
CLK => SP_BUF[0].P1[5].CLK
CLK => SP_BUF[0].P1[6].CLK
CLK => SP_BUF[0].P1[7].CLK
CLK => SP_BUF[0].P1[8].CLK
CLK => SP_BUF[0].P1[9].CLK
CLK => SP_BUF[0].P1[10].CLK
CLK => SP_BUF[0].P1[11].CLK
CLK => SP_BUF[0].P1[12].CLK
CLK => SP_BUF[0].P1[13].CLK
CLK => SP_BUF[0].P1[14].CLK
CLK => SP_BUF[0].P1[15].CLK
CLK => SP_BUF[0].P0[0].CLK
CLK => SP_BUF[0].P0[1].CLK
CLK => SP_BUF[0].P0[2].CLK
CLK => SP_BUF[0].P0[3].CLK
CLK => SP_BUF[0].P0[4].CLK
CLK => SP_BUF[0].P0[5].CLK
CLK => SP_BUF[0].P0[6].CLK
CLK => SP_BUF[0].P0[7].CLK
CLK => SP_BUF[0].P0[8].CLK
CLK => SP_BUF[0].P0[9].CLK
CLK => SP_BUF[0].P0[10].CLK
CLK => SP_BUF[0].P0[11].CLK
CLK => SP_BUF[0].P0[12].CLK
CLK => SP_BUF[0].P0[13].CLK
CLK => SP_BUF[0].P0[14].CLK
CLK => SP_BUF[0].P0[15].CLK
CLK => SP_BUF[0].X[0].CLK
CLK => SP_BUF[0].X[1].CLK
CLK => SP_BUF[0].X[2].CLK
CLK => SP_BUF[0].X[3].CLK
CLK => SP_BUF[0].X[4].CLK
CLK => SP_BUF[0].X[5].CLK
CLK => SP_BUF[0].X[6].CLK
CLK => SP_BUF[0].X[7].CLK
CLK => SP_BUF[0].X[8].CLK
CLK => SP_BUF[0].X[9].CLK
CLK => SP_BUF[0].HF.CLK
CLK => SP_BUF[0].PAL[0].CLK
CLK => SP_BUF[0].PAL[1].CLK
CLK => SP_BUF[0].PAL[2].CLK
CLK => SP_BUF[0].PAL[3].CLK
CLK => SP_BUF[0].PRI.CLK
CLK => SP_BUF[0].ZERO.CLK
CLK => SP_CYC[0].CLK
CLK => SP_CYC[1].CLK
CLK => SP_RAM_REQ.CLK
CLK => SP_BUSY.CLK
CLK => SP_PREBUF[15].ADDR[0].CLK
CLK => SP_PREBUF[15].ADDR[1].CLK
CLK => SP_PREBUF[15].ADDR[2].CLK
CLK => SP_PREBUF[15].ADDR[3].CLK
CLK => SP_PREBUF[15].ADDR[4].CLK
CLK => SP_PREBUF[15].ADDR[5].CLK
CLK => SP_PREBUF[15].ADDR[6].CLK
CLK => SP_PREBUF[15].ADDR[7].CLK
CLK => SP_PREBUF[15].ADDR[8].CLK
CLK => SP_PREBUF[15].ADDR[9].CLK
CLK => SP_PREBUF[15].ADDR[10].CLK
CLK => SP_PREBUF[15].ADDR[11].CLK
CLK => SP_PREBUF[15].ADDR[12].CLK
CLK => SP_PREBUF[15].ADDR[13].CLK
CLK => SP_PREBUF[15].ADDR[14].CLK
CLK => SP_PREBUF[15].ADDR[15].CLK
CLK => SP_PREBUF[15].X[0].CLK
CLK => SP_PREBUF[15].X[1].CLK
CLK => SP_PREBUF[15].X[2].CLK
CLK => SP_PREBUF[15].X[3].CLK
CLK => SP_PREBUF[15].X[4].CLK
CLK => SP_PREBUF[15].X[5].CLK
CLK => SP_PREBUF[15].X[6].CLK
CLK => SP_PREBUF[15].X[7].CLK
CLK => SP_PREBUF[15].X[8].CLK
CLK => SP_PREBUF[15].X[9].CLK
CLK => SP_PREBUF[15].HF.CLK
CLK => SP_PREBUF[15].PAL[0].CLK
CLK => SP_PREBUF[15].PAL[1].CLK
CLK => SP_PREBUF[15].PAL[2].CLK
CLK => SP_PREBUF[15].PAL[3].CLK
CLK => SP_PREBUF[15].PRI.CLK
CLK => SP_PREBUF[15].ZERO.CLK
CLK => SP_PREBUF[14].ADDR[0].CLK
CLK => SP_PREBUF[14].ADDR[1].CLK
CLK => SP_PREBUF[14].ADDR[2].CLK
CLK => SP_PREBUF[14].ADDR[3].CLK
CLK => SP_PREBUF[14].ADDR[4].CLK
CLK => SP_PREBUF[14].ADDR[5].CLK
CLK => SP_PREBUF[14].ADDR[6].CLK
CLK => SP_PREBUF[14].ADDR[7].CLK
CLK => SP_PREBUF[14].ADDR[8].CLK
CLK => SP_PREBUF[14].ADDR[9].CLK
CLK => SP_PREBUF[14].ADDR[10].CLK
CLK => SP_PREBUF[14].ADDR[11].CLK
CLK => SP_PREBUF[14].ADDR[12].CLK
CLK => SP_PREBUF[14].ADDR[13].CLK
CLK => SP_PREBUF[14].ADDR[14].CLK
CLK => SP_PREBUF[14].ADDR[15].CLK
CLK => SP_PREBUF[14].X[0].CLK
CLK => SP_PREBUF[14].X[1].CLK
CLK => SP_PREBUF[14].X[2].CLK
CLK => SP_PREBUF[14].X[3].CLK
CLK => SP_PREBUF[14].X[4].CLK
CLK => SP_PREBUF[14].X[5].CLK
CLK => SP_PREBUF[14].X[6].CLK
CLK => SP_PREBUF[14].X[7].CLK
CLK => SP_PREBUF[14].X[8].CLK
CLK => SP_PREBUF[14].X[9].CLK
CLK => SP_PREBUF[14].HF.CLK
CLK => SP_PREBUF[14].PAL[0].CLK
CLK => SP_PREBUF[14].PAL[1].CLK
CLK => SP_PREBUF[14].PAL[2].CLK
CLK => SP_PREBUF[14].PAL[3].CLK
CLK => SP_PREBUF[14].PRI.CLK
CLK => SP_PREBUF[14].ZERO.CLK
CLK => SP_PREBUF[13].ADDR[0].CLK
CLK => SP_PREBUF[13].ADDR[1].CLK
CLK => SP_PREBUF[13].ADDR[2].CLK
CLK => SP_PREBUF[13].ADDR[3].CLK
CLK => SP_PREBUF[13].ADDR[4].CLK
CLK => SP_PREBUF[13].ADDR[5].CLK
CLK => SP_PREBUF[13].ADDR[6].CLK
CLK => SP_PREBUF[13].ADDR[7].CLK
CLK => SP_PREBUF[13].ADDR[8].CLK
CLK => SP_PREBUF[13].ADDR[9].CLK
CLK => SP_PREBUF[13].ADDR[10].CLK
CLK => SP_PREBUF[13].ADDR[11].CLK
CLK => SP_PREBUF[13].ADDR[12].CLK
CLK => SP_PREBUF[13].ADDR[13].CLK
CLK => SP_PREBUF[13].ADDR[14].CLK
CLK => SP_PREBUF[13].ADDR[15].CLK
CLK => SP_PREBUF[13].X[0].CLK
CLK => SP_PREBUF[13].X[1].CLK
CLK => SP_PREBUF[13].X[2].CLK
CLK => SP_PREBUF[13].X[3].CLK
CLK => SP_PREBUF[13].X[4].CLK
CLK => SP_PREBUF[13].X[5].CLK
CLK => SP_PREBUF[13].X[6].CLK
CLK => SP_PREBUF[13].X[7].CLK
CLK => SP_PREBUF[13].X[8].CLK
CLK => SP_PREBUF[13].X[9].CLK
CLK => SP_PREBUF[13].HF.CLK
CLK => SP_PREBUF[13].PAL[0].CLK
CLK => SP_PREBUF[13].PAL[1].CLK
CLK => SP_PREBUF[13].PAL[2].CLK
CLK => SP_PREBUF[13].PAL[3].CLK
CLK => SP_PREBUF[13].PRI.CLK
CLK => SP_PREBUF[13].ZERO.CLK
CLK => SP_PREBUF[12].ADDR[0].CLK
CLK => SP_PREBUF[12].ADDR[1].CLK
CLK => SP_PREBUF[12].ADDR[2].CLK
CLK => SP_PREBUF[12].ADDR[3].CLK
CLK => SP_PREBUF[12].ADDR[4].CLK
CLK => SP_PREBUF[12].ADDR[5].CLK
CLK => SP_PREBUF[12].ADDR[6].CLK
CLK => SP_PREBUF[12].ADDR[7].CLK
CLK => SP_PREBUF[12].ADDR[8].CLK
CLK => SP_PREBUF[12].ADDR[9].CLK
CLK => SP_PREBUF[12].ADDR[10].CLK
CLK => SP_PREBUF[12].ADDR[11].CLK
CLK => SP_PREBUF[12].ADDR[12].CLK
CLK => SP_PREBUF[12].ADDR[13].CLK
CLK => SP_PREBUF[12].ADDR[14].CLK
CLK => SP_PREBUF[12].ADDR[15].CLK
CLK => SP_PREBUF[12].X[0].CLK
CLK => SP_PREBUF[12].X[1].CLK
CLK => SP_PREBUF[12].X[2].CLK
CLK => SP_PREBUF[12].X[3].CLK
CLK => SP_PREBUF[12].X[4].CLK
CLK => SP_PREBUF[12].X[5].CLK
CLK => SP_PREBUF[12].X[6].CLK
CLK => SP_PREBUF[12].X[7].CLK
CLK => SP_PREBUF[12].X[8].CLK
CLK => SP_PREBUF[12].X[9].CLK
CLK => SP_PREBUF[12].HF.CLK
CLK => SP_PREBUF[12].PAL[0].CLK
CLK => SP_PREBUF[12].PAL[1].CLK
CLK => SP_PREBUF[12].PAL[2].CLK
CLK => SP_PREBUF[12].PAL[3].CLK
CLK => SP_PREBUF[12].PRI.CLK
CLK => SP_PREBUF[12].ZERO.CLK
CLK => SP_PREBUF[11].ADDR[0].CLK
CLK => SP_PREBUF[11].ADDR[1].CLK
CLK => SP_PREBUF[11].ADDR[2].CLK
CLK => SP_PREBUF[11].ADDR[3].CLK
CLK => SP_PREBUF[11].ADDR[4].CLK
CLK => SP_PREBUF[11].ADDR[5].CLK
CLK => SP_PREBUF[11].ADDR[6].CLK
CLK => SP_PREBUF[11].ADDR[7].CLK
CLK => SP_PREBUF[11].ADDR[8].CLK
CLK => SP_PREBUF[11].ADDR[9].CLK
CLK => SP_PREBUF[11].ADDR[10].CLK
CLK => SP_PREBUF[11].ADDR[11].CLK
CLK => SP_PREBUF[11].ADDR[12].CLK
CLK => SP_PREBUF[11].ADDR[13].CLK
CLK => SP_PREBUF[11].ADDR[14].CLK
CLK => SP_PREBUF[11].ADDR[15].CLK
CLK => SP_PREBUF[11].X[0].CLK
CLK => SP_PREBUF[11].X[1].CLK
CLK => SP_PREBUF[11].X[2].CLK
CLK => SP_PREBUF[11].X[3].CLK
CLK => SP_PREBUF[11].X[4].CLK
CLK => SP_PREBUF[11].X[5].CLK
CLK => SP_PREBUF[11].X[6].CLK
CLK => SP_PREBUF[11].X[7].CLK
CLK => SP_PREBUF[11].X[8].CLK
CLK => SP_PREBUF[11].X[9].CLK
CLK => SP_PREBUF[11].HF.CLK
CLK => SP_PREBUF[11].PAL[0].CLK
CLK => SP_PREBUF[11].PAL[1].CLK
CLK => SP_PREBUF[11].PAL[2].CLK
CLK => SP_PREBUF[11].PAL[3].CLK
CLK => SP_PREBUF[11].PRI.CLK
CLK => SP_PREBUF[11].ZERO.CLK
CLK => SP_PREBUF[10].ADDR[0].CLK
CLK => SP_PREBUF[10].ADDR[1].CLK
CLK => SP_PREBUF[10].ADDR[2].CLK
CLK => SP_PREBUF[10].ADDR[3].CLK
CLK => SP_PREBUF[10].ADDR[4].CLK
CLK => SP_PREBUF[10].ADDR[5].CLK
CLK => SP_PREBUF[10].ADDR[6].CLK
CLK => SP_PREBUF[10].ADDR[7].CLK
CLK => SP_PREBUF[10].ADDR[8].CLK
CLK => SP_PREBUF[10].ADDR[9].CLK
CLK => SP_PREBUF[10].ADDR[10].CLK
CLK => SP_PREBUF[10].ADDR[11].CLK
CLK => SP_PREBUF[10].ADDR[12].CLK
CLK => SP_PREBUF[10].ADDR[13].CLK
CLK => SP_PREBUF[10].ADDR[14].CLK
CLK => SP_PREBUF[10].ADDR[15].CLK
CLK => SP_PREBUF[10].X[0].CLK
CLK => SP_PREBUF[10].X[1].CLK
CLK => SP_PREBUF[10].X[2].CLK
CLK => SP_PREBUF[10].X[3].CLK
CLK => SP_PREBUF[10].X[4].CLK
CLK => SP_PREBUF[10].X[5].CLK
CLK => SP_PREBUF[10].X[6].CLK
CLK => SP_PREBUF[10].X[7].CLK
CLK => SP_PREBUF[10].X[8].CLK
CLK => SP_PREBUF[10].X[9].CLK
CLK => SP_PREBUF[10].HF.CLK
CLK => SP_PREBUF[10].PAL[0].CLK
CLK => SP_PREBUF[10].PAL[1].CLK
CLK => SP_PREBUF[10].PAL[2].CLK
CLK => SP_PREBUF[10].PAL[3].CLK
CLK => SP_PREBUF[10].PRI.CLK
CLK => SP_PREBUF[10].ZERO.CLK
CLK => SP_PREBUF[9].ADDR[0].CLK
CLK => SP_PREBUF[9].ADDR[1].CLK
CLK => SP_PREBUF[9].ADDR[2].CLK
CLK => SP_PREBUF[9].ADDR[3].CLK
CLK => SP_PREBUF[9].ADDR[4].CLK
CLK => SP_PREBUF[9].ADDR[5].CLK
CLK => SP_PREBUF[9].ADDR[6].CLK
CLK => SP_PREBUF[9].ADDR[7].CLK
CLK => SP_PREBUF[9].ADDR[8].CLK
CLK => SP_PREBUF[9].ADDR[9].CLK
CLK => SP_PREBUF[9].ADDR[10].CLK
CLK => SP_PREBUF[9].ADDR[11].CLK
CLK => SP_PREBUF[9].ADDR[12].CLK
CLK => SP_PREBUF[9].ADDR[13].CLK
CLK => SP_PREBUF[9].ADDR[14].CLK
CLK => SP_PREBUF[9].ADDR[15].CLK
CLK => SP_PREBUF[9].X[0].CLK
CLK => SP_PREBUF[9].X[1].CLK
CLK => SP_PREBUF[9].X[2].CLK
CLK => SP_PREBUF[9].X[3].CLK
CLK => SP_PREBUF[9].X[4].CLK
CLK => SP_PREBUF[9].X[5].CLK
CLK => SP_PREBUF[9].X[6].CLK
CLK => SP_PREBUF[9].X[7].CLK
CLK => SP_PREBUF[9].X[8].CLK
CLK => SP_PREBUF[9].X[9].CLK
CLK => SP_PREBUF[9].HF.CLK
CLK => SP_PREBUF[9].PAL[0].CLK
CLK => SP_PREBUF[9].PAL[1].CLK
CLK => SP_PREBUF[9].PAL[2].CLK
CLK => SP_PREBUF[9].PAL[3].CLK
CLK => SP_PREBUF[9].PRI.CLK
CLK => SP_PREBUF[9].ZERO.CLK
CLK => SP_PREBUF[8].ADDR[0].CLK
CLK => SP_PREBUF[8].ADDR[1].CLK
CLK => SP_PREBUF[8].ADDR[2].CLK
CLK => SP_PREBUF[8].ADDR[3].CLK
CLK => SP_PREBUF[8].ADDR[4].CLK
CLK => SP_PREBUF[8].ADDR[5].CLK
CLK => SP_PREBUF[8].ADDR[6].CLK
CLK => SP_PREBUF[8].ADDR[7].CLK
CLK => SP_PREBUF[8].ADDR[8].CLK
CLK => SP_PREBUF[8].ADDR[9].CLK
CLK => SP_PREBUF[8].ADDR[10].CLK
CLK => SP_PREBUF[8].ADDR[11].CLK
CLK => SP_PREBUF[8].ADDR[12].CLK
CLK => SP_PREBUF[8].ADDR[13].CLK
CLK => SP_PREBUF[8].ADDR[14].CLK
CLK => SP_PREBUF[8].ADDR[15].CLK
CLK => SP_PREBUF[8].X[0].CLK
CLK => SP_PREBUF[8].X[1].CLK
CLK => SP_PREBUF[8].X[2].CLK
CLK => SP_PREBUF[8].X[3].CLK
CLK => SP_PREBUF[8].X[4].CLK
CLK => SP_PREBUF[8].X[5].CLK
CLK => SP_PREBUF[8].X[6].CLK
CLK => SP_PREBUF[8].X[7].CLK
CLK => SP_PREBUF[8].X[8].CLK
CLK => SP_PREBUF[8].X[9].CLK
CLK => SP_PREBUF[8].HF.CLK
CLK => SP_PREBUF[8].PAL[0].CLK
CLK => SP_PREBUF[8].PAL[1].CLK
CLK => SP_PREBUF[8].PAL[2].CLK
CLK => SP_PREBUF[8].PAL[3].CLK
CLK => SP_PREBUF[8].PRI.CLK
CLK => SP_PREBUF[8].ZERO.CLK
CLK => SP_PREBUF[7].ADDR[0].CLK
CLK => SP_PREBUF[7].ADDR[1].CLK
CLK => SP_PREBUF[7].ADDR[2].CLK
CLK => SP_PREBUF[7].ADDR[3].CLK
CLK => SP_PREBUF[7].ADDR[4].CLK
CLK => SP_PREBUF[7].ADDR[5].CLK
CLK => SP_PREBUF[7].ADDR[6].CLK
CLK => SP_PREBUF[7].ADDR[7].CLK
CLK => SP_PREBUF[7].ADDR[8].CLK
CLK => SP_PREBUF[7].ADDR[9].CLK
CLK => SP_PREBUF[7].ADDR[10].CLK
CLK => SP_PREBUF[7].ADDR[11].CLK
CLK => SP_PREBUF[7].ADDR[12].CLK
CLK => SP_PREBUF[7].ADDR[13].CLK
CLK => SP_PREBUF[7].ADDR[14].CLK
CLK => SP_PREBUF[7].ADDR[15].CLK
CLK => SP_PREBUF[7].X[0].CLK
CLK => SP_PREBUF[7].X[1].CLK
CLK => SP_PREBUF[7].X[2].CLK
CLK => SP_PREBUF[7].X[3].CLK
CLK => SP_PREBUF[7].X[4].CLK
CLK => SP_PREBUF[7].X[5].CLK
CLK => SP_PREBUF[7].X[6].CLK
CLK => SP_PREBUF[7].X[7].CLK
CLK => SP_PREBUF[7].X[8].CLK
CLK => SP_PREBUF[7].X[9].CLK
CLK => SP_PREBUF[7].HF.CLK
CLK => SP_PREBUF[7].PAL[0].CLK
CLK => SP_PREBUF[7].PAL[1].CLK
CLK => SP_PREBUF[7].PAL[2].CLK
CLK => SP_PREBUF[7].PAL[3].CLK
CLK => SP_PREBUF[7].PRI.CLK
CLK => SP_PREBUF[7].ZERO.CLK
CLK => SP_PREBUF[6].ADDR[0].CLK
CLK => SP_PREBUF[6].ADDR[1].CLK
CLK => SP_PREBUF[6].ADDR[2].CLK
CLK => SP_PREBUF[6].ADDR[3].CLK
CLK => SP_PREBUF[6].ADDR[4].CLK
CLK => SP_PREBUF[6].ADDR[5].CLK
CLK => SP_PREBUF[6].ADDR[6].CLK
CLK => SP_PREBUF[6].ADDR[7].CLK
CLK => SP_PREBUF[6].ADDR[8].CLK
CLK => SP_PREBUF[6].ADDR[9].CLK
CLK => SP_PREBUF[6].ADDR[10].CLK
CLK => SP_PREBUF[6].ADDR[11].CLK
CLK => SP_PREBUF[6].ADDR[12].CLK
CLK => SP_PREBUF[6].ADDR[13].CLK
CLK => SP_PREBUF[6].ADDR[14].CLK
CLK => SP_PREBUF[6].ADDR[15].CLK
CLK => SP_PREBUF[6].X[0].CLK
CLK => SP_PREBUF[6].X[1].CLK
CLK => SP_PREBUF[6].X[2].CLK
CLK => SP_PREBUF[6].X[3].CLK
CLK => SP_PREBUF[6].X[4].CLK
CLK => SP_PREBUF[6].X[5].CLK
CLK => SP_PREBUF[6].X[6].CLK
CLK => SP_PREBUF[6].X[7].CLK
CLK => SP_PREBUF[6].X[8].CLK
CLK => SP_PREBUF[6].X[9].CLK
CLK => SP_PREBUF[6].HF.CLK
CLK => SP_PREBUF[6].PAL[0].CLK
CLK => SP_PREBUF[6].PAL[1].CLK
CLK => SP_PREBUF[6].PAL[2].CLK
CLK => SP_PREBUF[6].PAL[3].CLK
CLK => SP_PREBUF[6].PRI.CLK
CLK => SP_PREBUF[6].ZERO.CLK
CLK => SP_PREBUF[5].ADDR[0].CLK
CLK => SP_PREBUF[5].ADDR[1].CLK
CLK => SP_PREBUF[5].ADDR[2].CLK
CLK => SP_PREBUF[5].ADDR[3].CLK
CLK => SP_PREBUF[5].ADDR[4].CLK
CLK => SP_PREBUF[5].ADDR[5].CLK
CLK => SP_PREBUF[5].ADDR[6].CLK
CLK => SP_PREBUF[5].ADDR[7].CLK
CLK => SP_PREBUF[5].ADDR[8].CLK
CLK => SP_PREBUF[5].ADDR[9].CLK
CLK => SP_PREBUF[5].ADDR[10].CLK
CLK => SP_PREBUF[5].ADDR[11].CLK
CLK => SP_PREBUF[5].ADDR[12].CLK
CLK => SP_PREBUF[5].ADDR[13].CLK
CLK => SP_PREBUF[5].ADDR[14].CLK
CLK => SP_PREBUF[5].ADDR[15].CLK
CLK => SP_PREBUF[5].X[0].CLK
CLK => SP_PREBUF[5].X[1].CLK
CLK => SP_PREBUF[5].X[2].CLK
CLK => SP_PREBUF[5].X[3].CLK
CLK => SP_PREBUF[5].X[4].CLK
CLK => SP_PREBUF[5].X[5].CLK
CLK => SP_PREBUF[5].X[6].CLK
CLK => SP_PREBUF[5].X[7].CLK
CLK => SP_PREBUF[5].X[8].CLK
CLK => SP_PREBUF[5].X[9].CLK
CLK => SP_PREBUF[5].HF.CLK
CLK => SP_PREBUF[5].PAL[0].CLK
CLK => SP_PREBUF[5].PAL[1].CLK
CLK => SP_PREBUF[5].PAL[2].CLK
CLK => SP_PREBUF[5].PAL[3].CLK
CLK => SP_PREBUF[5].PRI.CLK
CLK => SP_PREBUF[5].ZERO.CLK
CLK => SP_PREBUF[4].ADDR[0].CLK
CLK => SP_PREBUF[4].ADDR[1].CLK
CLK => SP_PREBUF[4].ADDR[2].CLK
CLK => SP_PREBUF[4].ADDR[3].CLK
CLK => SP_PREBUF[4].ADDR[4].CLK
CLK => SP_PREBUF[4].ADDR[5].CLK
CLK => SP_PREBUF[4].ADDR[6].CLK
CLK => SP_PREBUF[4].ADDR[7].CLK
CLK => SP_PREBUF[4].ADDR[8].CLK
CLK => SP_PREBUF[4].ADDR[9].CLK
CLK => SP_PREBUF[4].ADDR[10].CLK
CLK => SP_PREBUF[4].ADDR[11].CLK
CLK => SP_PREBUF[4].ADDR[12].CLK
CLK => SP_PREBUF[4].ADDR[13].CLK
CLK => SP_PREBUF[4].ADDR[14].CLK
CLK => SP_PREBUF[4].ADDR[15].CLK
CLK => SP_PREBUF[4].X[0].CLK
CLK => SP_PREBUF[4].X[1].CLK
CLK => SP_PREBUF[4].X[2].CLK
CLK => SP_PREBUF[4].X[3].CLK
CLK => SP_PREBUF[4].X[4].CLK
CLK => SP_PREBUF[4].X[5].CLK
CLK => SP_PREBUF[4].X[6].CLK
CLK => SP_PREBUF[4].X[7].CLK
CLK => SP_PREBUF[4].X[8].CLK
CLK => SP_PREBUF[4].X[9].CLK
CLK => SP_PREBUF[4].HF.CLK
CLK => SP_PREBUF[4].PAL[0].CLK
CLK => SP_PREBUF[4].PAL[1].CLK
CLK => SP_PREBUF[4].PAL[2].CLK
CLK => SP_PREBUF[4].PAL[3].CLK
CLK => SP_PREBUF[4].PRI.CLK
CLK => SP_PREBUF[4].ZERO.CLK
CLK => SP_PREBUF[3].ADDR[0].CLK
CLK => SP_PREBUF[3].ADDR[1].CLK
CLK => SP_PREBUF[3].ADDR[2].CLK
CLK => SP_PREBUF[3].ADDR[3].CLK
CLK => SP_PREBUF[3].ADDR[4].CLK
CLK => SP_PREBUF[3].ADDR[5].CLK
CLK => SP_PREBUF[3].ADDR[6].CLK
CLK => SP_PREBUF[3].ADDR[7].CLK
CLK => SP_PREBUF[3].ADDR[8].CLK
CLK => SP_PREBUF[3].ADDR[9].CLK
CLK => SP_PREBUF[3].ADDR[10].CLK
CLK => SP_PREBUF[3].ADDR[11].CLK
CLK => SP_PREBUF[3].ADDR[12].CLK
CLK => SP_PREBUF[3].ADDR[13].CLK
CLK => SP_PREBUF[3].ADDR[14].CLK
CLK => SP_PREBUF[3].ADDR[15].CLK
CLK => SP_PREBUF[3].X[0].CLK
CLK => SP_PREBUF[3].X[1].CLK
CLK => SP_PREBUF[3].X[2].CLK
CLK => SP_PREBUF[3].X[3].CLK
CLK => SP_PREBUF[3].X[4].CLK
CLK => SP_PREBUF[3].X[5].CLK
CLK => SP_PREBUF[3].X[6].CLK
CLK => SP_PREBUF[3].X[7].CLK
CLK => SP_PREBUF[3].X[8].CLK
CLK => SP_PREBUF[3].X[9].CLK
CLK => SP_PREBUF[3].HF.CLK
CLK => SP_PREBUF[3].PAL[0].CLK
CLK => SP_PREBUF[3].PAL[1].CLK
CLK => SP_PREBUF[3].PAL[2].CLK
CLK => SP_PREBUF[3].PAL[3].CLK
CLK => SP_PREBUF[3].PRI.CLK
CLK => SP_PREBUF[3].ZERO.CLK
CLK => SP_PREBUF[2].ADDR[0].CLK
CLK => SP_PREBUF[2].ADDR[1].CLK
CLK => SP_PREBUF[2].ADDR[2].CLK
CLK => SP_PREBUF[2].ADDR[3].CLK
CLK => SP_PREBUF[2].ADDR[4].CLK
CLK => SP_PREBUF[2].ADDR[5].CLK
CLK => SP_PREBUF[2].ADDR[6].CLK
CLK => SP_PREBUF[2].ADDR[7].CLK
CLK => SP_PREBUF[2].ADDR[8].CLK
CLK => SP_PREBUF[2].ADDR[9].CLK
CLK => SP_PREBUF[2].ADDR[10].CLK
CLK => SP_PREBUF[2].ADDR[11].CLK
CLK => SP_PREBUF[2].ADDR[12].CLK
CLK => SP_PREBUF[2].ADDR[13].CLK
CLK => SP_PREBUF[2].ADDR[14].CLK
CLK => SP_PREBUF[2].ADDR[15].CLK
CLK => SP_PREBUF[2].X[0].CLK
CLK => SP_PREBUF[2].X[1].CLK
CLK => SP_PREBUF[2].X[2].CLK
CLK => SP_PREBUF[2].X[3].CLK
CLK => SP_PREBUF[2].X[4].CLK
CLK => SP_PREBUF[2].X[5].CLK
CLK => SP_PREBUF[2].X[6].CLK
CLK => SP_PREBUF[2].X[7].CLK
CLK => SP_PREBUF[2].X[8].CLK
CLK => SP_PREBUF[2].X[9].CLK
CLK => SP_PREBUF[2].HF.CLK
CLK => SP_PREBUF[2].PAL[0].CLK
CLK => SP_PREBUF[2].PAL[1].CLK
CLK => SP_PREBUF[2].PAL[2].CLK
CLK => SP_PREBUF[2].PAL[3].CLK
CLK => SP_PREBUF[2].PRI.CLK
CLK => SP_PREBUF[2].ZERO.CLK
CLK => SP_PREBUF[1].ADDR[0].CLK
CLK => SP_PREBUF[1].ADDR[1].CLK
CLK => SP_PREBUF[1].ADDR[2].CLK
CLK => SP_PREBUF[1].ADDR[3].CLK
CLK => SP_PREBUF[1].ADDR[4].CLK
CLK => SP_PREBUF[1].ADDR[5].CLK
CLK => SP_PREBUF[1].ADDR[6].CLK
CLK => SP_PREBUF[1].ADDR[7].CLK
CLK => SP_PREBUF[1].ADDR[8].CLK
CLK => SP_PREBUF[1].ADDR[9].CLK
CLK => SP_PREBUF[1].ADDR[10].CLK
CLK => SP_PREBUF[1].ADDR[11].CLK
CLK => SP_PREBUF[1].ADDR[12].CLK
CLK => SP_PREBUF[1].ADDR[13].CLK
CLK => SP_PREBUF[1].ADDR[14].CLK
CLK => SP_PREBUF[1].ADDR[15].CLK
CLK => SP_PREBUF[1].X[0].CLK
CLK => SP_PREBUF[1].X[1].CLK
CLK => SP_PREBUF[1].X[2].CLK
CLK => SP_PREBUF[1].X[3].CLK
CLK => SP_PREBUF[1].X[4].CLK
CLK => SP_PREBUF[1].X[5].CLK
CLK => SP_PREBUF[1].X[6].CLK
CLK => SP_PREBUF[1].X[7].CLK
CLK => SP_PREBUF[1].X[8].CLK
CLK => SP_PREBUF[1].X[9].CLK
CLK => SP_PREBUF[1].HF.CLK
CLK => SP_PREBUF[1].PAL[0].CLK
CLK => SP_PREBUF[1].PAL[1].CLK
CLK => SP_PREBUF[1].PAL[2].CLK
CLK => SP_PREBUF[1].PAL[3].CLK
CLK => SP_PREBUF[1].PRI.CLK
CLK => SP_PREBUF[1].ZERO.CLK
CLK => SP_PREBUF[0].ADDR[0].CLK
CLK => SP_PREBUF[0].ADDR[1].CLK
CLK => SP_PREBUF[0].ADDR[2].CLK
CLK => SP_PREBUF[0].ADDR[3].CLK
CLK => SP_PREBUF[0].ADDR[4].CLK
CLK => SP_PREBUF[0].ADDR[5].CLK
CLK => SP_PREBUF[0].ADDR[6].CLK
CLK => SP_PREBUF[0].ADDR[7].CLK
CLK => SP_PREBUF[0].ADDR[8].CLK
CLK => SP_PREBUF[0].ADDR[9].CLK
CLK => SP_PREBUF[0].ADDR[10].CLK
CLK => SP_PREBUF[0].ADDR[11].CLK
CLK => SP_PREBUF[0].ADDR[12].CLK
CLK => SP_PREBUF[0].ADDR[13].CLK
CLK => SP_PREBUF[0].ADDR[14].CLK
CLK => SP_PREBUF[0].ADDR[15].CLK
CLK => SP_PREBUF[0].X[0].CLK
CLK => SP_PREBUF[0].X[1].CLK
CLK => SP_PREBUF[0].X[2].CLK
CLK => SP_PREBUF[0].X[3].CLK
CLK => SP_PREBUF[0].X[4].CLK
CLK => SP_PREBUF[0].X[5].CLK
CLK => SP_PREBUF[0].X[6].CLK
CLK => SP_PREBUF[0].X[7].CLK
CLK => SP_PREBUF[0].X[8].CLK
CLK => SP_PREBUF[0].X[9].CLK
CLK => SP_PREBUF[0].HF.CLK
CLK => SP_PREBUF[0].PAL[0].CLK
CLK => SP_PREBUF[0].PAL[1].CLK
CLK => SP_PREBUF[0].PAL[2].CLK
CLK => SP_PREBUF[0].PAL[3].CLK
CLK => SP_PREBUF[0].PRI.CLK
CLK => SP_PREBUF[0].ZERO.CLK
CLK => SP_NAME[0].CLK
CLK => SP_NAME[1].CLK
CLK => SP_NAME[2].CLK
CLK => SP_NAME[3].CLK
CLK => SP_NAME[4].CLK
CLK => SP_NAME[5].CLK
CLK => SP_NAME[6].CLK
CLK => SP_NAME[7].CLK
CLK => SP_NAME[8].CLK
CLK => SP_NAME[9].CLK
CLK => SP_X[0].CLK
CLK => SP_X[1].CLK
CLK => SP_X[2].CLK
CLK => SP_X[3].CLK
CLK => SP_X[4].CLK
CLK => SP_X[5].CLK
CLK => SP_X[6].CLK
CLK => SP_X[7].CLK
CLK => SP_X[8].CLK
CLK => SP_X[9].CLK
CLK => SP_PAL[0].CLK
CLK => SP_PAL[1].CLK
CLK => SP_PAL[2].CLK
CLK => SP_PAL[3].CLK
CLK => SP_PRI.CLK
CLK => SP_CGX.CLK
CLK => SP_HF.CLK
CLK => SP_CGY[0].CLK
CLK => SP_CGY[1].CLK
CLK => SP_VF.CLK
CLK => SP_Y[0].CLK
CLK => SP_Y[1].CLK
CLK => SP_Y[2].CLK
CLK => SP_Y[3].CLK
CLK => SP_Y[4].CLK
CLK => SP_Y[5].CLK
CLK => SP_Y[6].CLK
CLK => SP_Y[7].CLK
CLK => SP_Y[8].CLK
CLK => SP_Y[9].CLK
CLK => SP1_CNT[0].CLK
CLK => SP1_CNT[1].CLK
CLK => SP_SAT_A[0].CLK
CLK => SP_SAT_A[1].CLK
CLK => SP_SAT_A[2].CLK
CLK => SP_SAT_A[3].CLK
CLK => SP_SAT_A[4].CLK
CLK => SP_SAT_A[5].CLK
CLK => SP_SAT_A[6].CLK
CLK => SP_SAT_A[7].CLK
CLK => SP_CUR_Y[0].CLK
CLK => SP_CUR_Y[1].CLK
CLK => SP_CUR_Y[2].CLK
CLK => SP_CUR_Y[3].CLK
CLK => SP_CUR_Y[4].CLK
CLK => SP_CUR_Y[5].CLK
CLK => SP_CUR_Y[6].CLK
CLK => SP_CUR_Y[7].CLK
CLK => SP_CUR_Y[8].CLK
CLK => SP_CUR_Y[9].CLK
CLK => SP_NB[0].CLK
CLK => SP_NB[1].CLK
CLK => SP_NB[2].CLK
CLK => SP_NB[3].CLK
CLK => SP_NB[4].CLK
CLK => IRQ_OVF_SET.CLK
CLK => BG2_MEM_DI[0].CLK
CLK => BG2_MEM_DI[1].CLK
CLK => BG2_MEM_DI[2].CLK
CLK => BG2_MEM_DI[3].CLK
CLK => BG2_MEM_DI[4].CLK
CLK => BG2_MEM_DI[5].CLK
CLK => BG2_MEM_DI[6].CLK
CLK => BG2_MEM_DI[7].CLK
CLK => BG2_P2[0].CLK
CLK => BG2_P2[1].CLK
CLK => BG2_P2[2].CLK
CLK => BG2_P2[3].CLK
CLK => BG2_P2[4].CLK
CLK => BG2_P2[5].CLK
CLK => BG2_P2[6].CLK
CLK => BG2_P2[7].CLK
CLK => BG2_P3[0].CLK
CLK => BG2_P3[1].CLK
CLK => BG2_P3[2].CLK
CLK => BG2_P3[3].CLK
CLK => BG2_P3[4].CLK
CLK => BG2_P3[5].CLK
CLK => BG2_P3[6].CLK
CLK => BG2_P3[7].CLK
CLK => BG2_P0[0].CLK
CLK => BG2_P0[1].CLK
CLK => BG2_P0[2].CLK
CLK => BG2_P0[3].CLK
CLK => BG2_P0[4].CLK
CLK => BG2_P0[5].CLK
CLK => BG2_P0[6].CLK
CLK => BG2_P0[7].CLK
CLK => BG2_P1[0].CLK
CLK => BG2_P1[1].CLK
CLK => BG2_P1[2].CLK
CLK => BG2_P1[3].CLK
CLK => BG2_P1[4].CLK
CLK => BG2_P1[5].CLK
CLK => BG2_P1[6].CLK
CLK => BG2_P1[7].CLK
CLK => BG2_PAL[0].CLK
CLK => BG2_PAL[1].CLK
CLK => BG2_PAL[2].CLK
CLK => BG2_PAL[3].CLK
CLK => TPX[0].CLK
CLK => TPX[1].CLK
CLK => TPX[2].CLK
CLK => BG2_MEM_A[0].CLK
CLK => BG2_MEM_A[1].CLK
CLK => BG2_MEM_A[2].CLK
CLK => BG2_MEM_A[3].CLK
CLK => BG2_MEM_A[4].CLK
CLK => BG2_MEM_A[5].CLK
CLK => BG2_MEM_A[6].CLK
CLK => BG2_MEM_A[7].CLK
CLK => BG2_MEM_A[8].CLK
CLK => BG2_MEM_A[9].CLK
CLK => BG2_MEM_WE.CLK
CLK => BG_PAL[0].CLK
CLK => BG_PAL[1].CLK
CLK => BG_PAL[2].CLK
CLK => BG_PAL[3].CLK
CLK => BG_RAM_A[0].CLK
CLK => BG_RAM_A[1].CLK
CLK => BG_RAM_A[2].CLK
CLK => BG_RAM_A[3].CLK
CLK => BG_RAM_A[4].CLK
CLK => BG_RAM_A[5].CLK
CLK => BG_RAM_A[6].CLK
CLK => BG_RAM_A[7].CLK
CLK => BG_RAM_A[8].CLK
CLK => BG_RAM_A[9].CLK
CLK => BG_RAM_A[10].CLK
CLK => BG_RAM_A[11].CLK
CLK => BG_RAM_A[12].CLK
CLK => BG_RAM_A[13].CLK
CLK => BG_RAM_A[14].CLK
CLK => BG_RAM_A[15].CLK
CLK => BG_P23[0].CLK
CLK => BG_P23[1].CLK
CLK => BG_P23[2].CLK
CLK => BG_P23[3].CLK
CLK => BG_P23[4].CLK
CLK => BG_P23[5].CLK
CLK => BG_P23[6].CLK
CLK => BG_P23[7].CLK
CLK => BG_P23[8].CLK
CLK => BG_P23[9].CLK
CLK => BG_P23[10].CLK
CLK => BG_P23[11].CLK
CLK => BG_P23[12].CLK
CLK => BG_P23[13].CLK
CLK => BG_P23[14].CLK
CLK => BG_P23[15].CLK
CLK => BG_P01[0].CLK
CLK => BG_P01[1].CLK
CLK => BG_P01[2].CLK
CLK => BG_P01[3].CLK
CLK => BG_P01[4].CLK
CLK => BG_P01[5].CLK
CLK => BG_P01[6].CLK
CLK => BG_P01[7].CLK
CLK => BG_P01[8].CLK
CLK => BG_P01[9].CLK
CLK => BG_P01[10].CLK
CLK => BG_P01[11].CLK
CLK => BG_P01[12].CLK
CLK => BG_P01[13].CLK
CLK => BG_P01[14].CLK
CLK => BG_P01[15].CLK
CLK => BG_CYC[0].CLK
CLK => BG_CYC[1].CLK
CLK => BG_CYC[2].CLK
CLK => TX_MAX[0].CLK
CLK => TX_MAX[1].CLK
CLK => TX_MAX[2].CLK
CLK => TX_MAX[3].CLK
CLK => TX_MAX[4].CLK
CLK => TX_MAX[5].CLK
CLK => TX_MAX[6].CLK
CLK => TX[0].CLK
CLK => TX[1].CLK
CLK => TX[2].CLK
CLK => TX[3].CLK
CLK => TX[4].CLK
CLK => TX[5].CLK
CLK => TX[6].CLK
CLK => BG_PX[0].CLK
CLK => BG_PX[1].CLK
CLK => BG_PX[2].CLK
CLK => BG_PX[3].CLK
CLK => BG_PX[4].CLK
CLK => BG_PX[5].CLK
CLK => BG_PX[6].CLK
CLK => BG_PX[7].CLK
CLK => BG_PX[8].CLK
CLK => BG_PX[9].CLK
CLK => BG_TX[0].CLK
CLK => BG_TX[1].CLK
CLK => BG_TX[2].CLK
CLK => BG_TX[3].CLK
CLK => BG_TX[4].CLK
CLK => BG_TX[5].CLK
CLK => BG_TX[6].CLK
CLK => BG_Y[0].CLK
CLK => BG_Y[1].CLK
CLK => BG_Y[2].CLK
CLK => BG_Y[3].CLK
CLK => BG_Y[4].CLK
CLK => BG_Y[5].CLK
CLK => BG_Y[6].CLK
CLK => BG_Y[7].CLK
CLK => BG_Y[8].CLK
CLK => BG_BUSY2.CLK
CLK => BG_BUSY.CLK
CLK => BG_RAM_REQ.CLK
CLK => BG2_REQ.CLK
CLK => BG2_INI_REQ.CLK
CLK => HDW[0].CLK
CLK => HDW[1].CLK
CLK => HDW[2].CLK
CLK => HDW[3].CLK
CLK => HDW[4].CLK
CLK => HDW[5].CLK
CLK => HDW[6].CLK
CLK => BURST.CLK
CLK => BG_ON.CLK
CLK => SP_ON.CLK
CLK => RCNT[0].CLK
CLK => RCNT[1].CLK
CLK => RCNT[2].CLK
CLK => RCNT[3].CLK
CLK => RCNT[4].CLK
CLK => RCNT[5].CLK
CLK => RCNT[6].CLK
CLK => RCNT[7].CLK
CLK => RCNT[8].CLK
CLK => DMAS_DY[0].CLK
CLK => DMAS_DY[1].CLK
CLK => DMAS_DY[2].CLK
CLK => DMAS_DY[3].CLK
CLK => Y_SP_END[0].CLK
CLK => Y_SP_END[1].CLK
CLK => Y_SP_END[2].CLK
CLK => Y_SP_END[3].CLK
CLK => Y_SP_END[4].CLK
CLK => Y_SP_END[5].CLK
CLK => Y_SP_END[6].CLK
CLK => Y_SP_END[7].CLK
CLK => Y_SP_END[8].CLK
CLK => Y_SP_START[0].CLK
CLK => Y_SP_START[1].CLK
CLK => Y_SP_START[2].CLK
CLK => Y_SP_START[3].CLK
CLK => Y_SP_START[4].CLK
CLK => Y_SP_START[5].CLK
CLK => Y_SP_START[6].CLK
CLK => Y_SP_START[7].CLK
CLK => Y_SP_START[8].CLK
CLK => Y_DISP_START[0].CLK
CLK => Y_DISP_START[1].CLK
CLK => Y_DISP_START[2].CLK
CLK => Y_DISP_START[3].CLK
CLK => Y_DISP_START[4].CLK
CLK => Y_DISP_START[5].CLK
CLK => Y_DISP_START[6].CLK
CLK => Y_DISP_START[7].CLK
CLK => Y_DISP_START[8].CLK
CLK => Y_DISP_END[0].CLK
CLK => Y_DISP_END[1].CLK
CLK => Y_DISP_END[2].CLK
CLK => Y_DISP_END[3].CLK
CLK => Y_DISP_END[4].CLK
CLK => Y_DISP_END[5].CLK
CLK => Y_DISP_END[6].CLK
CLK => Y_DISP_END[7].CLK
CLK => Y_DISP_END[8].CLK
CLK => Y_BGREN_END[0].CLK
CLK => Y_BGREN_END[1].CLK
CLK => Y_BGREN_END[2].CLK
CLK => Y_BGREN_END[3].CLK
CLK => Y_BGREN_END[4].CLK
CLK => Y_BGREN_END[5].CLK
CLK => Y_BGREN_END[6].CLK
CLK => Y_BGREN_END[7].CLK
CLK => Y_BGREN_END[8].CLK
CLK => Y_BGREN_START[0].CLK
CLK => Y_BGREN_START[1].CLK
CLK => Y_BGREN_START[2].CLK
CLK => Y_BGREN_START[3].CLK
CLK => Y_BGREN_START[4].CLK
CLK => Y_BGREN_START[5].CLK
CLK => Y_BGREN_START[6].CLK
CLK => Y_BGREN_START[7].CLK
CLK => Y_BGREN_START[8].CLK
CLK => X_REN_END[0].CLK
CLK => X_REN_END[1].CLK
CLK => X_REN_END[2].CLK
CLK => X_REN_END[3].CLK
CLK => X_REN_END[4].CLK
CLK => X_REN_END[5].CLK
CLK => X_REN_END[6].CLK
CLK => X_REN_END[7].CLK
CLK => X_REN_END[8].CLK
CLK => X_REN_END[9].CLK
CLK => X_REN_START[0].CLK
CLK => X_REN_START[1].CLK
CLK => X_REN_START[2].CLK
CLK => X_REN_START[3].CLK
CLK => X_REN_START[4].CLK
CLK => X_REN_START[5].CLK
CLK => X_REN_START[6].CLK
CLK => X_REN_START[7].CLK
CLK => X_REN_START[8].CLK
CLK => X_REN_START[9].CLK
CLK => X_BG_START[0].CLK
CLK => X_BG_START[1].CLK
CLK => X_BG_START[2].CLK
CLK => X_BG_START[3].CLK
CLK => X_BG_START[4].CLK
CLK => X_BG_START[5].CLK
CLK => X_BG_START[6].CLK
CLK => X_BG_START[7].CLK
CLK => X_BG_START[8].CLK
CLK => X_BG_START[9].CLK
CLK => DMAS_ACTIVE.CLK
CLK => DMA_ACTIVE.CLK
CLK => REN_ACTIVE.CLK
CLK => SP2_ACTIVE.CLK
CLK => SP1_ACTIVE.CLK
CLK => BG_ACTIVE.CLK
CLK => Y_UPDATE.CLK
CLK => VS_N_PREV.CLK
CLK => HS_N_PREV.CLK
CLK => Y[0].CLK
CLK => Y[1].CLK
CLK => Y[2].CLK
CLK => Y[3].CLK
CLK => Y[4].CLK
CLK => Y[5].CLK
CLK => Y[6].CLK
CLK => Y[7].CLK
CLK => Y[8].CLK
CLK => X[0].CLK
CLK => X[1].CLK
CLK => X[2].CLK
CLK => X[3].CLK
CLK => X[4].CLK
CLK => X[5].CLK
CLK => X[6].CLK
CLK => X[7].CLK
CLK => X[8].CLK
CLK => X[9].CLK
CLK => IRQ_VBL_SET.CLK
CLK => IRQ_RCR_SET.CLK
CLK => satram:sat.clock
CLK => CPU~5.DATAIN
CLK => DMAS~6.DATAIN
CLK => DMA~8.DATAIN
CLK => MC~12.DATAIN
CLK => REN~5.DATAIN
CLK => SP2~12.DATAIN
CLK => SP1~11.DATAIN
CLK => BG2~4.DATAIN
CLK => BG1~14.DATAIN
RESET_N => IRQ_RCR.OUTPUTSELECT
RESET_N => IRQ_VBL.OUTPUTSELECT
RESET_N => IRQ_COL.OUTPUTSELECT
RESET_N => IRQ_OVF.OUTPUTSELECT
RESET_N => IRQ_DMA.OUTPUTSELECT
RESET_N => IRQ_DMAS.OUTPUTSELECT
RESET_N => DMA_REQ.OUTPUTSELECT
RESET_N => DMAS_REQ.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MAWR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => MARR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => RCR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => CR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => MWR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HPR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => HDR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VSR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDR.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => VDE.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BXR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => BYR.OUTPUTSELECT
RESET_N => DCR.OUTPUTSELECT
RESET_N => DCR.OUTPUTSELECT
RESET_N => DCR.OUTPUTSELECT
RESET_N => DCR.OUTPUTSELECT
RESET_N => DCR.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => SATB.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => RD_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => WR_BUF.OUTPUTSELECT
RESET_N => REG_SEL.OUTPUTSELECT
RESET_N => REG_SEL.OUTPUTSELECT
RESET_N => REG_SEL.OUTPUTSELECT
RESET_N => REG_SEL.OUTPUTSELECT
RESET_N => REG_SEL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_DESR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_LENR_SET_VAL.OUTPUTSELECT
RESET_N => CPU_RAM_REQ.OUTPUTSELECT
RESET_N => CPU_RAM_WE.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => DO_FF.OUTPUTSELECT
RESET_N => BUSY_N_FF.OUTPUTSELECT
RESET_N => PREV_A.OUTPUTSELECT
RESET_N => PREV_A.OUTPUTSELECT
RESET_N => CPU.OUTPUTSELECT
RESET_N => CPU.OUTPUTSELECT
RESET_N => CPU.OUTPUTSELECT
RESET_N => CPU.OUTPUTSELECT
RESET_N => CPU_SOUR_SET_REQ.OUTPUTSELECT
RESET_N => CPU_DESR_SET_REQ.OUTPUTSELECT
RESET_N => CPU_LENR_SET_REQ.OUTPUTSELECT
RESET_N => CPU_DMA_REQ.OUTPUTSELECT
RESET_N => CPU_DMAS_REQ.OUTPUTSELECT
RESET_N => CPU_IRQ_CLR.OUTPUTSELECT
RESET_N => REN_MEM_WE.OUTPUTSELECT
RESET_N => IRQ_COL_TRIG.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => COLNO_FF.OUTPUTSELECT
RESET_N => REN.OUTPUTSELECT
RESET_N => REN.OUTPUTSELECT
RESET_N => REN.OUTPUTSELECT
RESET_N => REN.OUTPUTSELECT
RESET_N => IRQ_COL_SET.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_A_FF.OUTPUTSELECT
RESET_N => RAM_CE_N_FF.OUTPUTSELECT
RESET_N => RAM_OE_N_FF.OUTPUTSELECT
RESET_N => RAM_WE_N_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => RAM_DI_FF.OUTPUTSELECT
RESET_N => BG_RAM_ACK.OUTPUTSELECT
RESET_N => SP_RAM_ACK.OUTPUTSELECT
RESET_N => DMAS_RAM_ACK.OUTPUTSELECT
RESET_N => DMA_RAM_ACK.OUTPUTSELECT
RESET_N => CPU_RAM_ACK.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => MC.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => X.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => Y.OUTPUTSELECT
RESET_N => HS_N_PREV.OUTPUTSELECT
RESET_N => VS_N_PREV.OUTPUTSELECT
RESET_N => Y_UPDATE.OUTPUTSELECT
RESET_N => BG_ACTIVE.OUTPUTSELECT
RESET_N => SP1_ACTIVE.OUTPUTSELECT
RESET_N => SP2_ACTIVE.OUTPUTSELECT
RESET_N => REN_ACTIVE.OUTPUTSELECT
RESET_N => DMA_ACTIVE.OUTPUTSELECT
RESET_N => DMAS_ACTIVE.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_BG_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_START.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => X_REN_END.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_START.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_BGREN_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_END.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_DISP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_START.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => Y_SP_END.OUTPUTSELECT
RESET_N => DMAS_DY.OUTPUTSELECT
RESET_N => DMAS_DY.OUTPUTSELECT
RESET_N => DMAS_DY.OUTPUTSELECT
RESET_N => DMAS_DY.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => RCNT.OUTPUTSELECT
RESET_N => SP_ON.OUTPUTSELECT
RESET_N => BG_ON.OUTPUTSELECT
RESET_N => BURST.OUTPUTSELECT
RESET_N => IRQ_VBL_SET.OUTPUTSELECT
RESET_N => IRQ_RCR_SET.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG1.OUTPUTSELECT
RESET_N => BG_RAM_REQ.OUTPUTSELECT
RESET_N => BG_BUSY.OUTPUTSELECT
RESET_N => BG_BUSY2.OUTPUTSELECT
RESET_N => BG2_INI_REQ.OUTPUTSELECT
RESET_N => BG2_REQ.OUTPUTSELECT
RESET_N => BG2_MEM_WE.OUTPUTSELECT
RESET_N => BG2.OUTPUTSELECT
RESET_N => BG2.OUTPUTSELECT
RESET_N => BG2.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP1.OUTPUTSELECT
RESET_N => SP_NB.OUTPUTSELECT
RESET_N => SP_NB.OUTPUTSELECT
RESET_N => SP_NB.OUTPUTSELECT
RESET_N => SP_NB.OUTPUTSELECT
RESET_N => SP_NB.OUTPUTSELECT
RESET_N => IRQ_OVF_SET.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP2.OUTPUTSELECT
RESET_N => SP_BUSY.OUTPUTSELECT
RESET_N => SP_RAM_REQ.OUTPUTSELECT
RESET_N => DMA_BUSY.OUTPUTSELECT
RESET_N => DMA_RAM_REQ.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_A.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_DI.OUTPUTSELECT
RESET_N => DMA_RAM_WE.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA.OUTPUTSELECT
RESET_N => DMA_LENR_SET_REQ.OUTPUTSELECT
RESET_N => DMA_DMA_CLR.OUTPUTSELECT
RESET_N => IRQ_DMA_SET.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => SOUR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DESR.OUTPUTSELECT
RESET_N => DMAS_BUSY.OUTPUTSELECT
RESET_N => DMAS_RAM_REQ.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_RAM_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_A.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_DI.OUTPUTSELECT
RESET_N => DMAS_SAT_WE.OUTPUTSELECT
RESET_N => DMAS.OUTPUTSELECT
RESET_N => DMAS.OUTPUTSELECT
RESET_N => DMAS.OUTPUTSELECT
RESET_N => DMAS.OUTPUTSELECT
RESET_N => DMAS.OUTPUTSELECT
RESET_N => DMAS_DMAS_CLR.OUTPUTSELECT
RESET_N => IRQ_DMAS_SET.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => LENR.OUTPUTSELECT
RESET_N => HDW[0].ENA
RESET_N => BG_PAL[0].ENA
RESET_N => BG2_MEM_DI[0].ENA
RESET_N => SP_PREBUF[15].ADDR[0].ENA
RESET_N => SP_RAM_A[0].ENA
RESET_N => REN_SP_PRI.ENA
RESET_N => CPU_RAM_DO[0].ENA
RESET_N => CPU_RAM_A[15].ENA
RESET_N => CPU_RAM_A[14].ENA
RESET_N => CPU_RAM_A[13].ENA
RESET_N => CPU_RAM_A[12].ENA
RESET_N => CPU_RAM_A[11].ENA
RESET_N => CPU_RAM_A[10].ENA
RESET_N => CPU_RAM_A[9].ENA
RESET_N => CPU_RAM_A[8].ENA
RESET_N => CPU_RAM_A[7].ENA
RESET_N => CPU_RAM_A[6].ENA
RESET_N => CPU_RAM_A[5].ENA
RESET_N => CPU_RAM_A[4].ENA
RESET_N => CPU_RAM_A[3].ENA
RESET_N => CPU_RAM_A[2].ENA
RESET_N => CPU_RAM_A[1].ENA
RESET_N => CPU_RAM_A[0].ENA
RESET_N => CPU_RAM_DI[15].ENA
RESET_N => CPU_RAM_DI[14].ENA
RESET_N => CPU_RAM_DI[13].ENA
RESET_N => CPU_RAM_DI[12].ENA
RESET_N => CPU_RAM_DI[11].ENA
RESET_N => CPU_RAM_DI[10].ENA
RESET_N => CPU_RAM_DI[9].ENA
RESET_N => CPU_RAM_DI[8].ENA
RESET_N => CPU_RAM_DI[7].ENA
RESET_N => CPU_RAM_DI[6].ENA
RESET_N => CPU_RAM_DI[5].ENA
RESET_N => CPU_RAM_DI[4].ENA
RESET_N => CPU_RAM_DI[3].ENA
RESET_N => CPU_RAM_DI[2].ENA
RESET_N => CPU_RAM_DI[1].ENA
RESET_N => CPU_RAM_DI[0].ENA
RESET_N => CPU_RAM_DO[1].ENA
RESET_N => CPU_RAM_DO[2].ENA
RESET_N => CPU_RAM_DO[3].ENA
RESET_N => CPU_RAM_DO[4].ENA
RESET_N => CPU_RAM_DO[5].ENA
RESET_N => CPU_RAM_DO[6].ENA
RESET_N => CPU_RAM_DO[7].ENA
RESET_N => CPU_RAM_DO[8].ENA
RESET_N => CPU_RAM_DO[9].ENA
RESET_N => CPU_RAM_DO[10].ENA
RESET_N => CPU_RAM_DO[11].ENA
RESET_N => CPU_RAM_DO[12].ENA
RESET_N => CPU_RAM_DO[13].ENA
RESET_N => CPU_RAM_DO[14].ENA
RESET_N => CPU_RAM_DO[15].ENA
RESET_N => DMA_RAM_DO[0].ENA
RESET_N => DMA_RAM_DO[1].ENA
RESET_N => DMA_RAM_DO[2].ENA
RESET_N => DMA_RAM_DO[3].ENA
RESET_N => DMA_RAM_DO[4].ENA
RESET_N => DMA_RAM_DO[5].ENA
RESET_N => DMA_RAM_DO[6].ENA
RESET_N => DMA_RAM_DO[7].ENA
RESET_N => DMA_RAM_DO[8].ENA
RESET_N => DMA_RAM_DO[9].ENA
RESET_N => DMA_RAM_DO[10].ENA
RESET_N => DMA_RAM_DO[11].ENA
RESET_N => DMA_RAM_DO[12].ENA
RESET_N => DMA_RAM_DO[13].ENA
RESET_N => DMA_RAM_DO[14].ENA
RESET_N => DMA_RAM_DO[15].ENA
RESET_N => DMAS_RAM_DO[0].ENA
RESET_N => DMAS_RAM_DO[1].ENA
RESET_N => DMAS_RAM_DO[2].ENA
RESET_N => DMAS_RAM_DO[3].ENA
RESET_N => DMAS_RAM_DO[4].ENA
RESET_N => DMAS_RAM_DO[5].ENA
RESET_N => DMAS_RAM_DO[6].ENA
RESET_N => DMAS_RAM_DO[7].ENA
RESET_N => DMAS_RAM_DO[8].ENA
RESET_N => DMAS_RAM_DO[9].ENA
RESET_N => DMAS_RAM_DO[10].ENA
RESET_N => DMAS_RAM_DO[11].ENA
RESET_N => DMAS_RAM_DO[12].ENA
RESET_N => DMAS_RAM_DO[13].ENA
RESET_N => DMAS_RAM_DO[14].ENA
RESET_N => DMAS_RAM_DO[15].ENA
RESET_N => SP_RAM_DO[0].ENA
RESET_N => SP_RAM_DO[1].ENA
RESET_N => SP_RAM_DO[2].ENA
RESET_N => SP_RAM_DO[3].ENA
RESET_N => SP_RAM_DO[4].ENA
RESET_N => SP_RAM_DO[5].ENA
RESET_N => SP_RAM_DO[6].ENA
RESET_N => SP_RAM_DO[7].ENA
RESET_N => SP_RAM_DO[8].ENA
RESET_N => SP_RAM_DO[9].ENA
RESET_N => SP_RAM_DO[10].ENA
RESET_N => SP_RAM_DO[11].ENA
RESET_N => SP_RAM_DO[12].ENA
RESET_N => SP_RAM_DO[13].ENA
RESET_N => SP_RAM_DO[14].ENA
RESET_N => SP_RAM_DO[15].ENA
RESET_N => BG_RAM_DO[0].ENA
RESET_N => BG_RAM_DO[1].ENA
RESET_N => BG_RAM_DO[2].ENA
RESET_N => BG_RAM_DO[3].ENA
RESET_N => BG_RAM_DO[4].ENA
RESET_N => BG_RAM_DO[5].ENA
RESET_N => BG_RAM_DO[6].ENA
RESET_N => BG_RAM_DO[7].ENA
RESET_N => BG_RAM_DO[8].ENA
RESET_N => BG_RAM_DO[9].ENA
RESET_N => BG_RAM_DO[10].ENA
RESET_N => BG_RAM_DO[11].ENA
RESET_N => BG_RAM_DO[12].ENA
RESET_N => BG_RAM_DO[13].ENA
RESET_N => BG_RAM_DO[14].ENA
RESET_N => BG_RAM_DO[15].ENA
RESET_N => REN_SP_COL[0].ENA
RESET_N => REN_SP_COL[1].ENA
RESET_N => REN_SP_COL[2].ENA
RESET_N => REN_SP_COL[3].ENA
RESET_N => REN_SP_COL[4].ENA
RESET_N => REN_SP_COL[5].ENA
RESET_N => REN_SP_COL[6].ENA
RESET_N => REN_SP_COL[7].ENA
RESET_N => REN_SP_OPQ[0].ENA
RESET_N => REN_SP_OPQ[1].ENA
RESET_N => REN_SP_OPQ[2].ENA
RESET_N => REN_SP_OPQ[3].ENA
RESET_N => REN_SP_OPQ[4].ENA
RESET_N => REN_SP_OPQ[5].ENA
RESET_N => REN_SP_OPQ[6].ENA
RESET_N => REN_SP_OPQ[7].ENA
RESET_N => REN_SP_OPQ[8].ENA
RESET_N => REN_SP_OPQ[9].ENA
RESET_N => REN_SP_OPQ[10].ENA
RESET_N => REN_SP_OPQ[11].ENA
RESET_N => REN_SP_OPQ[12].ENA
RESET_N => REN_SP_OPQ[13].ENA
RESET_N => REN_SP_OPQ[14].ENA
RESET_N => REN_SP_OPQ[15].ENA
RESET_N => REN_SP_COLTAB[0][0].ENA
RESET_N => REN_SP_COLTAB[0][1].ENA
RESET_N => REN_SP_COLTAB[0][2].ENA
RESET_N => REN_SP_COLTAB[0][3].ENA
RESET_N => REN_SP_COLTAB[0][4].ENA
RESET_N => REN_SP_COLTAB[0][5].ENA
RESET_N => REN_SP_COLTAB[0][6].ENA
RESET_N => REN_SP_COLTAB[0][7].ENA
RESET_N => REN_SP_COLTAB[0][8].ENA
RESET_N => REN_SP_COLTAB[1][0].ENA
RESET_N => REN_SP_COLTAB[1][1].ENA
RESET_N => REN_SP_COLTAB[1][2].ENA
RESET_N => REN_SP_COLTAB[1][3].ENA
RESET_N => REN_SP_COLTAB[1][4].ENA
RESET_N => REN_SP_COLTAB[1][5].ENA
RESET_N => REN_SP_COLTAB[1][6].ENA
RESET_N => REN_SP_COLTAB[1][7].ENA
RESET_N => REN_SP_COLTAB[1][8].ENA
RESET_N => REN_SP_COLTAB[2][0].ENA
RESET_N => REN_SP_COLTAB[2][1].ENA
RESET_N => REN_SP_COLTAB[2][2].ENA
RESET_N => REN_SP_COLTAB[2][3].ENA
RESET_N => REN_SP_COLTAB[2][4].ENA
RESET_N => REN_SP_COLTAB[2][5].ENA
RESET_N => REN_SP_COLTAB[2][6].ENA
RESET_N => REN_SP_COLTAB[2][7].ENA
RESET_N => REN_SP_COLTAB[2][8].ENA
RESET_N => REN_SP_COLTAB[3][0].ENA
RESET_N => REN_SP_COLTAB[3][1].ENA
RESET_N => REN_SP_COLTAB[3][2].ENA
RESET_N => REN_SP_COLTAB[3][3].ENA
RESET_N => REN_SP_COLTAB[3][4].ENA
RESET_N => REN_SP_COLTAB[3][5].ENA
RESET_N => REN_SP_COLTAB[3][6].ENA
RESET_N => REN_SP_COLTAB[3][7].ENA
RESET_N => REN_SP_COLTAB[3][8].ENA
RESET_N => REN_SP_COLTAB[4][0].ENA
RESET_N => REN_SP_COLTAB[4][1].ENA
RESET_N => REN_SP_COLTAB[4][2].ENA
RESET_N => REN_SP_COLTAB[4][3].ENA
RESET_N => REN_SP_COLTAB[4][4].ENA
RESET_N => REN_SP_COLTAB[4][5].ENA
RESET_N => REN_SP_COLTAB[4][6].ENA
RESET_N => REN_SP_COLTAB[4][7].ENA
RESET_N => REN_SP_COLTAB[4][8].ENA
RESET_N => REN_SP_COLTAB[5][0].ENA
RESET_N => REN_SP_COLTAB[5][1].ENA
RESET_N => REN_SP_COLTAB[5][2].ENA
RESET_N => REN_SP_COLTAB[5][3].ENA
RESET_N => REN_SP_COLTAB[5][4].ENA
RESET_N => REN_SP_COLTAB[5][5].ENA
RESET_N => REN_SP_COLTAB[5][6].ENA
RESET_N => REN_SP_COLTAB[5][7].ENA
RESET_N => REN_SP_COLTAB[5][8].ENA
RESET_N => REN_SP_COLTAB[6][0].ENA
RESET_N => REN_SP_COLTAB[6][1].ENA
RESET_N => REN_SP_COLTAB[6][2].ENA
RESET_N => REN_SP_COLTAB[6][3].ENA
RESET_N => REN_SP_COLTAB[6][4].ENA
RESET_N => REN_SP_COLTAB[6][5].ENA
RESET_N => REN_SP_COLTAB[6][6].ENA
RESET_N => REN_SP_COLTAB[6][7].ENA
RESET_N => REN_SP_COLTAB[6][8].ENA
RESET_N => REN_SP_COLTAB[7][0].ENA
RESET_N => REN_SP_COLTAB[7][1].ENA
RESET_N => REN_SP_COLTAB[7][2].ENA
RESET_N => REN_SP_COLTAB[7][3].ENA
RESET_N => REN_SP_COLTAB[7][4].ENA
RESET_N => REN_SP_COLTAB[7][5].ENA
RESET_N => REN_SP_COLTAB[7][6].ENA
RESET_N => REN_SP_COLTAB[7][7].ENA
RESET_N => REN_SP_COLTAB[7][8].ENA
RESET_N => REN_SP_COLTAB[8][0].ENA
RESET_N => REN_SP_COLTAB[8][1].ENA
RESET_N => REN_SP_COLTAB[8][2].ENA
RESET_N => REN_SP_COLTAB[8][3].ENA
RESET_N => REN_SP_COLTAB[8][4].ENA
RESET_N => REN_SP_COLTAB[8][5].ENA
RESET_N => REN_SP_COLTAB[8][6].ENA
RESET_N => REN_SP_COLTAB[8][7].ENA
RESET_N => REN_SP_COLTAB[8][8].ENA
RESET_N => REN_SP_COLTAB[9][0].ENA
RESET_N => REN_SP_COLTAB[9][1].ENA
RESET_N => REN_SP_COLTAB[9][2].ENA
RESET_N => REN_SP_COLTAB[9][3].ENA
RESET_N => REN_SP_COLTAB[9][4].ENA
RESET_N => REN_SP_COLTAB[9][5].ENA
RESET_N => REN_SP_COLTAB[9][6].ENA
RESET_N => REN_SP_COLTAB[9][7].ENA
RESET_N => REN_SP_COLTAB[9][8].ENA
RESET_N => REN_SP_COLTAB[10][0].ENA
RESET_N => REN_SP_COLTAB[10][1].ENA
RESET_N => REN_SP_COLTAB[10][2].ENA
RESET_N => REN_SP_COLTAB[10][3].ENA
RESET_N => REN_SP_COLTAB[10][4].ENA
RESET_N => REN_SP_COLTAB[10][5].ENA
RESET_N => REN_SP_COLTAB[10][6].ENA
RESET_N => REN_SP_COLTAB[10][7].ENA
RESET_N => REN_SP_COLTAB[10][8].ENA
RESET_N => REN_SP_COLTAB[11][0].ENA
RESET_N => REN_SP_COLTAB[11][1].ENA
RESET_N => REN_SP_COLTAB[11][2].ENA
RESET_N => REN_SP_COLTAB[11][3].ENA
RESET_N => REN_SP_COLTAB[11][4].ENA
RESET_N => REN_SP_COLTAB[11][5].ENA
RESET_N => REN_SP_COLTAB[11][6].ENA
RESET_N => REN_SP_COLTAB[11][7].ENA
RESET_N => REN_SP_COLTAB[11][8].ENA
RESET_N => REN_SP_COLTAB[12][0].ENA
RESET_N => REN_SP_COLTAB[12][1].ENA
RESET_N => REN_SP_COLTAB[12][2].ENA
RESET_N => REN_SP_COLTAB[12][3].ENA
RESET_N => REN_SP_COLTAB[12][4].ENA
RESET_N => REN_SP_COLTAB[12][5].ENA
RESET_N => REN_SP_COLTAB[12][6].ENA
RESET_N => REN_SP_COLTAB[12][7].ENA
RESET_N => REN_SP_COLTAB[12][8].ENA
RESET_N => REN_SP_COLTAB[13][0].ENA
RESET_N => REN_SP_COLTAB[13][1].ENA
RESET_N => REN_SP_COLTAB[13][2].ENA
RESET_N => REN_SP_COLTAB[13][3].ENA
RESET_N => REN_SP_COLTAB[13][4].ENA
RESET_N => REN_SP_COLTAB[13][5].ENA
RESET_N => REN_SP_COLTAB[13][6].ENA
RESET_N => REN_SP_COLTAB[13][7].ENA
RESET_N => REN_SP_COLTAB[13][8].ENA
RESET_N => REN_SP_COLTAB[14][0].ENA
RESET_N => REN_SP_COLTAB[14][1].ENA
RESET_N => REN_SP_COLTAB[14][2].ENA
RESET_N => REN_SP_COLTAB[14][3].ENA
RESET_N => REN_SP_COLTAB[14][4].ENA
RESET_N => REN_SP_COLTAB[14][5].ENA
RESET_N => REN_SP_COLTAB[14][6].ENA
RESET_N => REN_SP_COLTAB[14][7].ENA
RESET_N => REN_SP_COLTAB[14][8].ENA
RESET_N => REN_SP_COLTAB[15][0].ENA
RESET_N => REN_SP_COLTAB[15][1].ENA
RESET_N => REN_SP_COLTAB[15][2].ENA
RESET_N => REN_SP_COLTAB[15][3].ENA
RESET_N => REN_SP_COLTAB[15][4].ENA
RESET_N => REN_SP_COLTAB[15][5].ENA
RESET_N => REN_SP_COLTAB[15][6].ENA
RESET_N => REN_SP_COLTAB[15][7].ENA
RESET_N => REN_SP_COLTAB[15][8].ENA
RESET_N => REN_MEM_A[0].ENA
RESET_N => REN_MEM_A[1].ENA
RESET_N => REN_MEM_A[2].ENA
RESET_N => REN_MEM_A[3].ENA
RESET_N => REN_MEM_A[4].ENA
RESET_N => REN_MEM_A[5].ENA
RESET_N => REN_MEM_A[6].ENA
RESET_N => REN_MEM_A[7].ENA
RESET_N => REN_MEM_A[8].ENA
RESET_N => REN_MEM_A[9].ENA
RESET_N => SP_RAM_A[1].ENA
RESET_N => SP_RAM_A[2].ENA
RESET_N => SP_RAM_A[3].ENA
RESET_N => SP_RAM_A[4].ENA
RESET_N => SP_RAM_A[5].ENA
RESET_N => SP_RAM_A[6].ENA
RESET_N => SP_RAM_A[7].ENA
RESET_N => SP_RAM_A[8].ENA
RESET_N => SP_RAM_A[9].ENA
RESET_N => SP_RAM_A[10].ENA
RESET_N => SP_RAM_A[11].ENA
RESET_N => SP_RAM_A[12].ENA
RESET_N => SP_RAM_A[13].ENA
RESET_N => SP_RAM_A[14].ENA
RESET_N => SP_RAM_A[15].ENA
RESET_N => SP_CUR[0].ENA
RESET_N => SP_CUR[1].ENA
RESET_N => SP_CUR[2].ENA
RESET_N => SP_CUR[3].ENA
RESET_N => SP_BUF[15].P3[0].ENA
RESET_N => SP_BUF[15].P3[1].ENA
RESET_N => SP_BUF[15].P3[2].ENA
RESET_N => SP_BUF[15].P3[3].ENA
RESET_N => SP_BUF[15].P3[4].ENA
RESET_N => SP_BUF[15].P3[5].ENA
RESET_N => SP_BUF[15].P3[6].ENA
RESET_N => SP_BUF[15].P3[7].ENA
RESET_N => SP_BUF[15].P3[8].ENA
RESET_N => SP_BUF[15].P3[9].ENA
RESET_N => SP_BUF[15].P3[10].ENA
RESET_N => SP_BUF[15].P3[11].ENA
RESET_N => SP_BUF[15].P3[12].ENA
RESET_N => SP_BUF[15].P3[13].ENA
RESET_N => SP_BUF[15].P3[14].ENA
RESET_N => SP_BUF[15].P3[15].ENA
RESET_N => SP_BUF[15].P2[0].ENA
RESET_N => SP_BUF[15].P2[1].ENA
RESET_N => SP_BUF[15].P2[2].ENA
RESET_N => SP_BUF[15].P2[3].ENA
RESET_N => SP_BUF[15].P2[4].ENA
RESET_N => SP_BUF[15].P2[5].ENA
RESET_N => SP_BUF[15].P2[6].ENA
RESET_N => SP_BUF[15].P2[7].ENA
RESET_N => SP_BUF[15].P2[8].ENA
RESET_N => SP_BUF[15].P2[9].ENA
RESET_N => SP_BUF[15].P2[10].ENA
RESET_N => SP_BUF[15].P2[11].ENA
RESET_N => SP_BUF[15].P2[12].ENA
RESET_N => SP_BUF[15].P2[13].ENA
RESET_N => SP_BUF[15].P2[14].ENA
RESET_N => SP_BUF[15].P2[15].ENA
RESET_N => SP_BUF[15].P1[0].ENA
RESET_N => SP_BUF[15].P1[1].ENA
RESET_N => SP_BUF[15].P1[2].ENA
RESET_N => SP_BUF[15].P1[3].ENA
RESET_N => SP_BUF[15].P1[4].ENA
RESET_N => SP_BUF[15].P1[5].ENA
RESET_N => SP_BUF[15].P1[6].ENA
RESET_N => SP_BUF[15].P1[7].ENA
RESET_N => SP_BUF[15].P1[8].ENA
RESET_N => SP_BUF[15].P1[9].ENA
RESET_N => SP_BUF[15].P1[10].ENA
RESET_N => SP_BUF[15].P1[11].ENA
RESET_N => SP_BUF[15].P1[12].ENA
RESET_N => SP_BUF[15].P1[13].ENA
RESET_N => SP_BUF[15].P1[14].ENA
RESET_N => SP_BUF[15].P1[15].ENA
RESET_N => SP_BUF[15].P0[0].ENA
RESET_N => SP_BUF[15].P0[1].ENA
RESET_N => SP_BUF[15].P0[2].ENA
RESET_N => SP_BUF[15].P0[3].ENA
RESET_N => SP_BUF[15].P0[4].ENA
RESET_N => SP_BUF[15].P0[5].ENA
RESET_N => SP_BUF[15].P0[6].ENA
RESET_N => SP_BUF[15].P0[7].ENA
RESET_N => SP_BUF[15].P0[8].ENA
RESET_N => SP_BUF[15].P0[9].ENA
RESET_N => SP_BUF[15].P0[10].ENA
RESET_N => SP_BUF[15].P0[11].ENA
RESET_N => SP_BUF[15].P0[12].ENA
RESET_N => SP_BUF[15].P0[13].ENA
RESET_N => SP_BUF[15].P0[14].ENA
RESET_N => SP_BUF[15].P0[15].ENA
RESET_N => SP_BUF[15].X[0].ENA
RESET_N => SP_BUF[15].X[1].ENA
RESET_N => SP_BUF[15].X[2].ENA
RESET_N => SP_BUF[15].X[3].ENA
RESET_N => SP_BUF[15].X[4].ENA
RESET_N => SP_BUF[15].X[5].ENA
RESET_N => SP_BUF[15].X[6].ENA
RESET_N => SP_BUF[15].X[7].ENA
RESET_N => SP_BUF[15].X[8].ENA
RESET_N => SP_BUF[15].X[9].ENA
RESET_N => SP_BUF[15].HF.ENA
RESET_N => SP_BUF[15].PAL[0].ENA
RESET_N => SP_BUF[15].PAL[1].ENA
RESET_N => SP_BUF[15].PAL[2].ENA
RESET_N => SP_BUF[15].PAL[3].ENA
RESET_N => SP_BUF[15].PRI.ENA
RESET_N => SP_BUF[14].P3[0].ENA
RESET_N => SP_BUF[14].P3[1].ENA
RESET_N => SP_BUF[14].P3[2].ENA
RESET_N => SP_BUF[14].P3[3].ENA
RESET_N => SP_BUF[14].P3[4].ENA
RESET_N => SP_BUF[14].P3[5].ENA
RESET_N => SP_BUF[14].P3[6].ENA
RESET_N => SP_BUF[14].P3[7].ENA
RESET_N => SP_BUF[14].P3[8].ENA
RESET_N => SP_BUF[14].P3[9].ENA
RESET_N => SP_BUF[14].P3[10].ENA
RESET_N => SP_BUF[14].P3[11].ENA
RESET_N => SP_BUF[14].P3[12].ENA
RESET_N => SP_BUF[14].P3[13].ENA
RESET_N => SP_BUF[14].P3[14].ENA
RESET_N => SP_BUF[14].P3[15].ENA
RESET_N => SP_BUF[14].P2[0].ENA
RESET_N => SP_BUF[14].P2[1].ENA
RESET_N => SP_BUF[14].P2[2].ENA
RESET_N => SP_BUF[14].P2[3].ENA
RESET_N => SP_BUF[14].P2[4].ENA
RESET_N => SP_BUF[14].P2[5].ENA
RESET_N => SP_BUF[14].P2[6].ENA
RESET_N => SP_BUF[14].P2[7].ENA
RESET_N => SP_BUF[14].P2[8].ENA
RESET_N => SP_BUF[14].P2[9].ENA
RESET_N => SP_BUF[14].P2[10].ENA
RESET_N => SP_BUF[14].P2[11].ENA
RESET_N => SP_BUF[14].P2[12].ENA
RESET_N => SP_BUF[14].P2[13].ENA
RESET_N => SP_BUF[14].P2[14].ENA
RESET_N => SP_BUF[14].P2[15].ENA
RESET_N => SP_BUF[14].P1[0].ENA
RESET_N => SP_BUF[14].P1[1].ENA
RESET_N => SP_BUF[14].P1[2].ENA
RESET_N => SP_BUF[14].P1[3].ENA
RESET_N => SP_BUF[14].P1[4].ENA
RESET_N => SP_BUF[14].P1[5].ENA
RESET_N => SP_BUF[14].P1[6].ENA
RESET_N => SP_BUF[14].P1[7].ENA
RESET_N => SP_BUF[14].P1[8].ENA
RESET_N => SP_BUF[14].P1[9].ENA
RESET_N => SP_BUF[14].P1[10].ENA
RESET_N => SP_BUF[14].P1[11].ENA
RESET_N => SP_BUF[14].P1[12].ENA
RESET_N => SP_BUF[14].P1[13].ENA
RESET_N => SP_BUF[14].P1[14].ENA
RESET_N => SP_BUF[14].P1[15].ENA
RESET_N => SP_BUF[14].P0[0].ENA
RESET_N => SP_BUF[14].P0[1].ENA
RESET_N => SP_BUF[14].P0[2].ENA
RESET_N => SP_BUF[14].P0[3].ENA
RESET_N => SP_BUF[14].P0[4].ENA
RESET_N => SP_BUF[14].P0[5].ENA
RESET_N => SP_BUF[14].P0[6].ENA
RESET_N => SP_BUF[14].P0[7].ENA
RESET_N => SP_BUF[14].P0[8].ENA
RESET_N => SP_BUF[14].P0[9].ENA
RESET_N => SP_BUF[14].P0[10].ENA
RESET_N => SP_BUF[14].P0[11].ENA
RESET_N => SP_BUF[14].P0[12].ENA
RESET_N => SP_BUF[14].P0[13].ENA
RESET_N => SP_BUF[14].P0[14].ENA
RESET_N => SP_BUF[14].P0[15].ENA
RESET_N => SP_BUF[14].X[0].ENA
RESET_N => SP_BUF[14].X[1].ENA
RESET_N => SP_BUF[14].X[2].ENA
RESET_N => SP_BUF[14].X[3].ENA
RESET_N => SP_BUF[14].X[4].ENA
RESET_N => SP_BUF[14].X[5].ENA
RESET_N => SP_BUF[14].X[6].ENA
RESET_N => SP_BUF[14].X[7].ENA
RESET_N => SP_BUF[14].X[8].ENA
RESET_N => SP_BUF[14].X[9].ENA
RESET_N => SP_BUF[14].HF.ENA
RESET_N => SP_BUF[14].PAL[0].ENA
RESET_N => SP_BUF[14].PAL[1].ENA
RESET_N => SP_BUF[14].PAL[2].ENA
RESET_N => SP_BUF[14].PAL[3].ENA
RESET_N => SP_BUF[14].PRI.ENA
RESET_N => SP_BUF[13].P3[0].ENA
RESET_N => SP_BUF[13].P3[1].ENA
RESET_N => SP_BUF[13].P3[2].ENA
RESET_N => SP_BUF[13].P3[3].ENA
RESET_N => SP_BUF[13].P3[4].ENA
RESET_N => SP_BUF[13].P3[5].ENA
RESET_N => SP_BUF[13].P3[6].ENA
RESET_N => SP_BUF[13].P3[7].ENA
RESET_N => SP_BUF[13].P3[8].ENA
RESET_N => SP_BUF[13].P3[9].ENA
RESET_N => SP_BUF[13].P3[10].ENA
RESET_N => SP_BUF[13].P3[11].ENA
RESET_N => SP_BUF[13].P3[12].ENA
RESET_N => SP_BUF[13].P3[13].ENA
RESET_N => SP_BUF[13].P3[14].ENA
RESET_N => SP_BUF[13].P3[15].ENA
RESET_N => SP_BUF[13].P2[0].ENA
RESET_N => SP_BUF[13].P2[1].ENA
RESET_N => SP_BUF[13].P2[2].ENA
RESET_N => SP_BUF[13].P2[3].ENA
RESET_N => SP_BUF[13].P2[4].ENA
RESET_N => SP_BUF[13].P2[5].ENA
RESET_N => SP_BUF[13].P2[6].ENA
RESET_N => SP_BUF[13].P2[7].ENA
RESET_N => SP_BUF[13].P2[8].ENA
RESET_N => SP_BUF[13].P2[9].ENA
RESET_N => SP_BUF[13].P2[10].ENA
RESET_N => SP_BUF[13].P2[11].ENA
RESET_N => SP_BUF[13].P2[12].ENA
RESET_N => SP_BUF[13].P2[13].ENA
RESET_N => SP_BUF[13].P2[14].ENA
RESET_N => SP_BUF[13].P2[15].ENA
RESET_N => SP_BUF[13].P1[0].ENA
RESET_N => SP_BUF[13].P1[1].ENA
RESET_N => SP_BUF[13].P1[2].ENA
RESET_N => SP_BUF[13].P1[3].ENA
RESET_N => SP_BUF[13].P1[4].ENA
RESET_N => SP_BUF[13].P1[5].ENA
RESET_N => SP_BUF[13].P1[6].ENA
RESET_N => SP_BUF[13].P1[7].ENA
RESET_N => SP_BUF[13].P1[8].ENA
RESET_N => SP_BUF[13].P1[9].ENA
RESET_N => SP_BUF[13].P1[10].ENA
RESET_N => SP_BUF[13].P1[11].ENA
RESET_N => SP_BUF[13].P1[12].ENA
RESET_N => SP_BUF[13].P1[13].ENA
RESET_N => SP_BUF[13].P1[14].ENA
RESET_N => SP_BUF[13].P1[15].ENA
RESET_N => SP_BUF[13].P0[0].ENA
RESET_N => SP_BUF[13].P0[1].ENA
RESET_N => SP_BUF[13].P0[2].ENA
RESET_N => SP_BUF[13].P0[3].ENA
RESET_N => SP_BUF[13].P0[4].ENA
RESET_N => SP_BUF[13].P0[5].ENA
RESET_N => SP_BUF[13].P0[6].ENA
RESET_N => SP_BUF[13].P0[7].ENA
RESET_N => SP_BUF[13].P0[8].ENA
RESET_N => SP_BUF[13].P0[9].ENA
RESET_N => SP_BUF[13].P0[10].ENA
RESET_N => SP_BUF[13].P0[11].ENA
RESET_N => SP_BUF[13].P0[12].ENA
RESET_N => SP_BUF[13].P0[13].ENA
RESET_N => SP_BUF[13].P0[14].ENA
RESET_N => SP_BUF[13].P0[15].ENA
RESET_N => SP_BUF[13].X[0].ENA
RESET_N => SP_BUF[13].X[1].ENA
RESET_N => SP_BUF[13].X[2].ENA
RESET_N => SP_BUF[13].X[3].ENA
RESET_N => SP_BUF[13].X[4].ENA
RESET_N => SP_BUF[13].X[5].ENA
RESET_N => SP_BUF[13].X[6].ENA
RESET_N => SP_BUF[13].X[7].ENA
RESET_N => SP_BUF[13].X[8].ENA
RESET_N => SP_BUF[13].X[9].ENA
RESET_N => SP_BUF[13].HF.ENA
RESET_N => SP_BUF[13].PAL[0].ENA
RESET_N => SP_BUF[13].PAL[1].ENA
RESET_N => SP_BUF[13].PAL[2].ENA
RESET_N => SP_BUF[13].PAL[3].ENA
RESET_N => SP_BUF[13].PRI.ENA
RESET_N => SP_BUF[12].P3[0].ENA
RESET_N => SP_BUF[12].P3[1].ENA
RESET_N => SP_BUF[12].P3[2].ENA
RESET_N => SP_BUF[12].P3[3].ENA
RESET_N => SP_BUF[12].P3[4].ENA
RESET_N => SP_BUF[12].P3[5].ENA
RESET_N => SP_BUF[12].P3[6].ENA
RESET_N => SP_BUF[12].P3[7].ENA
RESET_N => SP_BUF[12].P3[8].ENA
RESET_N => SP_BUF[12].P3[9].ENA
RESET_N => SP_BUF[12].P3[10].ENA
RESET_N => SP_BUF[12].P3[11].ENA
RESET_N => SP_BUF[12].P3[12].ENA
RESET_N => SP_BUF[12].P3[13].ENA
RESET_N => SP_BUF[12].P3[14].ENA
RESET_N => SP_BUF[12].P3[15].ENA
RESET_N => SP_BUF[12].P2[0].ENA
RESET_N => SP_BUF[12].P2[1].ENA
RESET_N => SP_BUF[12].P2[2].ENA
RESET_N => SP_BUF[12].P2[3].ENA
RESET_N => SP_BUF[12].P2[4].ENA
RESET_N => SP_BUF[12].P2[5].ENA
RESET_N => SP_BUF[12].P2[6].ENA
RESET_N => SP_BUF[12].P2[7].ENA
RESET_N => SP_BUF[12].P2[8].ENA
RESET_N => SP_BUF[12].P2[9].ENA
RESET_N => SP_BUF[12].P2[10].ENA
RESET_N => SP_BUF[12].P2[11].ENA
RESET_N => SP_BUF[12].P2[12].ENA
RESET_N => SP_BUF[12].P2[13].ENA
RESET_N => SP_BUF[12].P2[14].ENA
RESET_N => SP_BUF[12].P2[15].ENA
RESET_N => SP_BUF[12].P1[0].ENA
RESET_N => SP_BUF[12].P1[1].ENA
RESET_N => SP_BUF[12].P1[2].ENA
RESET_N => SP_BUF[12].P1[3].ENA
RESET_N => SP_BUF[12].P1[4].ENA
RESET_N => SP_BUF[12].P1[5].ENA
RESET_N => SP_BUF[12].P1[6].ENA
RESET_N => SP_BUF[12].P1[7].ENA
RESET_N => SP_BUF[12].P1[8].ENA
RESET_N => SP_BUF[12].P1[9].ENA
RESET_N => SP_BUF[12].P1[10].ENA
RESET_N => SP_BUF[12].P1[11].ENA
RESET_N => SP_BUF[12].P1[12].ENA
RESET_N => SP_BUF[12].P1[13].ENA
RESET_N => SP_BUF[12].P1[14].ENA
RESET_N => SP_BUF[12].P1[15].ENA
RESET_N => SP_BUF[12].P0[0].ENA
RESET_N => SP_BUF[12].P0[1].ENA
RESET_N => SP_BUF[12].P0[2].ENA
RESET_N => SP_BUF[12].P0[3].ENA
RESET_N => SP_BUF[12].P0[4].ENA
RESET_N => SP_BUF[12].P0[5].ENA
RESET_N => SP_BUF[12].P0[6].ENA
RESET_N => SP_BUF[12].P0[7].ENA
RESET_N => SP_BUF[12].P0[8].ENA
RESET_N => SP_BUF[12].P0[9].ENA
RESET_N => SP_BUF[12].P0[10].ENA
RESET_N => SP_BUF[12].P0[11].ENA
RESET_N => SP_BUF[12].P0[12].ENA
RESET_N => SP_BUF[12].P0[13].ENA
RESET_N => SP_BUF[12].P0[14].ENA
RESET_N => SP_BUF[12].P0[15].ENA
RESET_N => SP_BUF[12].X[0].ENA
RESET_N => SP_BUF[12].X[1].ENA
RESET_N => SP_BUF[12].X[2].ENA
RESET_N => SP_BUF[12].X[3].ENA
RESET_N => SP_BUF[12].X[4].ENA
RESET_N => SP_BUF[12].X[5].ENA
RESET_N => SP_BUF[12].X[6].ENA
RESET_N => SP_BUF[12].X[7].ENA
RESET_N => SP_BUF[12].X[8].ENA
RESET_N => SP_BUF[12].X[9].ENA
RESET_N => SP_BUF[12].HF.ENA
RESET_N => SP_BUF[12].PAL[0].ENA
RESET_N => SP_BUF[12].PAL[1].ENA
RESET_N => SP_BUF[12].PAL[2].ENA
RESET_N => SP_BUF[12].PAL[3].ENA
RESET_N => SP_BUF[12].PRI.ENA
RESET_N => SP_BUF[11].P3[0].ENA
RESET_N => SP_BUF[11].P3[1].ENA
RESET_N => SP_BUF[11].P3[2].ENA
RESET_N => SP_BUF[11].P3[3].ENA
RESET_N => SP_BUF[11].P3[4].ENA
RESET_N => SP_BUF[11].P3[5].ENA
RESET_N => SP_BUF[11].P3[6].ENA
RESET_N => SP_BUF[11].P3[7].ENA
RESET_N => SP_BUF[11].P3[8].ENA
RESET_N => SP_BUF[11].P3[9].ENA
RESET_N => SP_BUF[11].P3[10].ENA
RESET_N => SP_BUF[11].P3[11].ENA
RESET_N => SP_BUF[11].P3[12].ENA
RESET_N => SP_BUF[11].P3[13].ENA
RESET_N => SP_BUF[11].P3[14].ENA
RESET_N => SP_BUF[11].P3[15].ENA
RESET_N => SP_BUF[11].P2[0].ENA
RESET_N => SP_BUF[11].P2[1].ENA
RESET_N => SP_BUF[11].P2[2].ENA
RESET_N => SP_BUF[11].P2[3].ENA
RESET_N => SP_BUF[11].P2[4].ENA
RESET_N => SP_BUF[11].P2[5].ENA
RESET_N => SP_BUF[11].P2[6].ENA
RESET_N => SP_BUF[11].P2[7].ENA
RESET_N => SP_BUF[11].P2[8].ENA
RESET_N => SP_BUF[11].P2[9].ENA
RESET_N => SP_BUF[11].P2[10].ENA
RESET_N => SP_BUF[11].P2[11].ENA
RESET_N => SP_BUF[11].P2[12].ENA
RESET_N => SP_BUF[11].P2[13].ENA
RESET_N => SP_BUF[11].P2[14].ENA
RESET_N => SP_BUF[11].P2[15].ENA
RESET_N => SP_BUF[11].P1[0].ENA
RESET_N => SP_BUF[11].P1[1].ENA
RESET_N => SP_BUF[11].P1[2].ENA
RESET_N => SP_BUF[11].P1[3].ENA
RESET_N => SP_BUF[11].P1[4].ENA
RESET_N => SP_BUF[11].P1[5].ENA
RESET_N => SP_BUF[11].P1[6].ENA
RESET_N => SP_BUF[11].P1[7].ENA
RESET_N => SP_BUF[11].P1[8].ENA
RESET_N => SP_BUF[11].P1[9].ENA
RESET_N => SP_BUF[11].P1[10].ENA
RESET_N => SP_BUF[11].P1[11].ENA
RESET_N => SP_BUF[11].P1[12].ENA
RESET_N => SP_BUF[11].P1[13].ENA
RESET_N => SP_BUF[11].P1[14].ENA
RESET_N => SP_BUF[11].P1[15].ENA
RESET_N => SP_BUF[11].P0[0].ENA
RESET_N => SP_BUF[11].P0[1].ENA
RESET_N => SP_BUF[11].P0[2].ENA
RESET_N => SP_BUF[11].P0[3].ENA
RESET_N => SP_BUF[11].P0[4].ENA
RESET_N => SP_BUF[11].P0[5].ENA
RESET_N => SP_BUF[11].P0[6].ENA
RESET_N => SP_BUF[11].P0[7].ENA
RESET_N => SP_BUF[11].P0[8].ENA
RESET_N => SP_BUF[11].P0[9].ENA
RESET_N => SP_BUF[11].P0[10].ENA
RESET_N => SP_BUF[11].P0[11].ENA
RESET_N => SP_BUF[11].P0[12].ENA
RESET_N => SP_BUF[11].P0[13].ENA
RESET_N => SP_BUF[11].P0[14].ENA
RESET_N => SP_BUF[11].P0[15].ENA
RESET_N => SP_BUF[11].X[0].ENA
RESET_N => SP_BUF[11].X[1].ENA
RESET_N => SP_BUF[11].X[2].ENA
RESET_N => SP_BUF[11].X[3].ENA
RESET_N => SP_BUF[11].X[4].ENA
RESET_N => SP_BUF[11].X[5].ENA
RESET_N => SP_BUF[11].X[6].ENA
RESET_N => SP_BUF[11].X[7].ENA
RESET_N => SP_BUF[11].X[8].ENA
RESET_N => SP_BUF[11].X[9].ENA
RESET_N => SP_BUF[11].HF.ENA
RESET_N => SP_BUF[11].PAL[0].ENA
RESET_N => SP_BUF[11].PAL[1].ENA
RESET_N => SP_BUF[11].PAL[2].ENA
RESET_N => SP_BUF[11].PAL[3].ENA
RESET_N => SP_BUF[11].PRI.ENA
RESET_N => SP_BUF[10].P3[0].ENA
RESET_N => SP_BUF[10].P3[1].ENA
RESET_N => SP_BUF[10].P3[2].ENA
RESET_N => SP_BUF[10].P3[3].ENA
RESET_N => SP_BUF[10].P3[4].ENA
RESET_N => SP_BUF[10].P3[5].ENA
RESET_N => SP_BUF[10].P3[6].ENA
RESET_N => SP_BUF[10].P3[7].ENA
RESET_N => SP_BUF[10].P3[8].ENA
RESET_N => SP_BUF[10].P3[9].ENA
RESET_N => SP_BUF[10].P3[10].ENA
RESET_N => SP_BUF[10].P3[11].ENA
RESET_N => SP_BUF[10].P3[12].ENA
RESET_N => SP_BUF[10].P3[13].ENA
RESET_N => SP_BUF[10].P3[14].ENA
RESET_N => SP_BUF[10].P3[15].ENA
RESET_N => SP_BUF[10].P2[0].ENA
RESET_N => SP_BUF[10].P2[1].ENA
RESET_N => SP_BUF[10].P2[2].ENA
RESET_N => SP_BUF[10].P2[3].ENA
RESET_N => SP_BUF[10].P2[4].ENA
RESET_N => SP_BUF[10].P2[5].ENA
RESET_N => SP_BUF[10].P2[6].ENA
RESET_N => SP_BUF[10].P2[7].ENA
RESET_N => SP_BUF[10].P2[8].ENA
RESET_N => SP_BUF[10].P2[9].ENA
RESET_N => SP_BUF[10].P2[10].ENA
RESET_N => SP_BUF[10].P2[11].ENA
RESET_N => SP_BUF[10].P2[12].ENA
RESET_N => SP_BUF[10].P2[13].ENA
RESET_N => SP_BUF[10].P2[14].ENA
RESET_N => SP_BUF[10].P2[15].ENA
RESET_N => SP_BUF[10].P1[0].ENA
RESET_N => SP_BUF[10].P1[1].ENA
RESET_N => SP_BUF[10].P1[2].ENA
RESET_N => SP_BUF[10].P1[3].ENA
RESET_N => SP_BUF[10].P1[4].ENA
RESET_N => SP_BUF[10].P1[5].ENA
RESET_N => SP_BUF[10].P1[6].ENA
RESET_N => SP_BUF[10].P1[7].ENA
RESET_N => SP_BUF[10].P1[8].ENA
RESET_N => SP_BUF[10].P1[9].ENA
RESET_N => SP_BUF[10].P1[10].ENA
RESET_N => SP_BUF[10].P1[11].ENA
RESET_N => SP_BUF[10].P1[12].ENA
RESET_N => SP_BUF[10].P1[13].ENA
RESET_N => SP_BUF[10].P1[14].ENA
RESET_N => SP_BUF[10].P1[15].ENA
RESET_N => SP_BUF[10].P0[0].ENA
RESET_N => SP_BUF[10].P0[1].ENA
RESET_N => SP_BUF[10].P0[2].ENA
RESET_N => SP_BUF[10].P0[3].ENA
RESET_N => SP_BUF[10].P0[4].ENA
RESET_N => SP_BUF[10].P0[5].ENA
RESET_N => SP_BUF[10].P0[6].ENA
RESET_N => SP_BUF[10].P0[7].ENA
RESET_N => SP_BUF[10].P0[8].ENA
RESET_N => SP_BUF[10].P0[9].ENA
RESET_N => SP_BUF[10].P0[10].ENA
RESET_N => SP_BUF[10].P0[11].ENA
RESET_N => SP_BUF[10].P0[12].ENA
RESET_N => SP_BUF[10].P0[13].ENA
RESET_N => SP_BUF[10].P0[14].ENA
RESET_N => SP_BUF[10].P0[15].ENA
RESET_N => SP_BUF[10].X[0].ENA
RESET_N => SP_BUF[10].X[1].ENA
RESET_N => SP_BUF[10].X[2].ENA
RESET_N => SP_BUF[10].X[3].ENA
RESET_N => SP_BUF[10].X[4].ENA
RESET_N => SP_BUF[10].X[5].ENA
RESET_N => SP_BUF[10].X[6].ENA
RESET_N => SP_BUF[10].X[7].ENA
RESET_N => SP_BUF[10].X[8].ENA
RESET_N => SP_BUF[10].X[9].ENA
RESET_N => SP_BUF[10].HF.ENA
RESET_N => SP_BUF[10].PAL[0].ENA
RESET_N => SP_BUF[10].PAL[1].ENA
RESET_N => SP_BUF[10].PAL[2].ENA
RESET_N => SP_BUF[10].PAL[3].ENA
RESET_N => SP_BUF[10].PRI.ENA
RESET_N => SP_BUF[9].P3[0].ENA
RESET_N => SP_BUF[9].P3[1].ENA
RESET_N => SP_BUF[9].P3[2].ENA
RESET_N => SP_BUF[9].P3[3].ENA
RESET_N => SP_BUF[9].P3[4].ENA
RESET_N => SP_BUF[9].P3[5].ENA
RESET_N => SP_BUF[9].P3[6].ENA
RESET_N => SP_BUF[9].P3[7].ENA
RESET_N => SP_BUF[9].P3[8].ENA
RESET_N => SP_BUF[9].P3[9].ENA
RESET_N => SP_BUF[9].P3[10].ENA
RESET_N => SP_BUF[9].P3[11].ENA
RESET_N => SP_BUF[9].P3[12].ENA
RESET_N => SP_BUF[9].P3[13].ENA
RESET_N => SP_BUF[9].P3[14].ENA
RESET_N => SP_BUF[9].P3[15].ENA
RESET_N => SP_BUF[9].P2[0].ENA
RESET_N => SP_BUF[9].P2[1].ENA
RESET_N => SP_BUF[9].P2[2].ENA
RESET_N => SP_BUF[9].P2[3].ENA
RESET_N => SP_BUF[9].P2[4].ENA
RESET_N => SP_BUF[9].P2[5].ENA
RESET_N => SP_BUF[9].P2[6].ENA
RESET_N => SP_BUF[9].P2[7].ENA
RESET_N => SP_BUF[9].P2[8].ENA
RESET_N => SP_BUF[9].P2[9].ENA
RESET_N => SP_BUF[9].P2[10].ENA
RESET_N => SP_BUF[9].P2[11].ENA
RESET_N => SP_BUF[9].P2[12].ENA
RESET_N => SP_BUF[9].P2[13].ENA
RESET_N => SP_BUF[9].P2[14].ENA
RESET_N => SP_BUF[9].P2[15].ENA
RESET_N => SP_BUF[9].P1[0].ENA
RESET_N => SP_BUF[9].P1[1].ENA
RESET_N => SP_BUF[9].P1[2].ENA
RESET_N => SP_BUF[9].P1[3].ENA
RESET_N => SP_BUF[9].P1[4].ENA
RESET_N => SP_BUF[9].P1[5].ENA
RESET_N => SP_BUF[9].P1[6].ENA
RESET_N => SP_BUF[9].P1[7].ENA
RESET_N => SP_BUF[9].P1[8].ENA
RESET_N => SP_BUF[9].P1[9].ENA
RESET_N => SP_BUF[9].P1[10].ENA
RESET_N => SP_BUF[9].P1[11].ENA
RESET_N => SP_BUF[9].P1[12].ENA
RESET_N => SP_BUF[9].P1[13].ENA
RESET_N => SP_BUF[9].P1[14].ENA
RESET_N => SP_BUF[9].P1[15].ENA
RESET_N => SP_BUF[9].P0[0].ENA
RESET_N => SP_BUF[9].P0[1].ENA
RESET_N => SP_BUF[9].P0[2].ENA
RESET_N => SP_BUF[9].P0[3].ENA
RESET_N => SP_BUF[9].P0[4].ENA
RESET_N => SP_BUF[9].P0[5].ENA
RESET_N => SP_BUF[9].P0[6].ENA
RESET_N => SP_BUF[9].P0[7].ENA
RESET_N => SP_BUF[9].P0[8].ENA
RESET_N => SP_BUF[9].P0[9].ENA
RESET_N => SP_BUF[9].P0[10].ENA
RESET_N => SP_BUF[9].P0[11].ENA
RESET_N => SP_BUF[9].P0[12].ENA
RESET_N => SP_BUF[9].P0[13].ENA
RESET_N => SP_BUF[9].P0[14].ENA
RESET_N => SP_BUF[9].P0[15].ENA
RESET_N => SP_BUF[9].X[0].ENA
RESET_N => SP_BUF[9].X[1].ENA
RESET_N => SP_BUF[9].X[2].ENA
RESET_N => SP_BUF[9].X[3].ENA
RESET_N => SP_BUF[9].X[4].ENA
RESET_N => SP_BUF[9].X[5].ENA
RESET_N => SP_BUF[9].X[6].ENA
RESET_N => SP_BUF[9].X[7].ENA
RESET_N => SP_BUF[9].X[8].ENA
RESET_N => SP_BUF[9].X[9].ENA
RESET_N => SP_BUF[9].HF.ENA
RESET_N => SP_BUF[9].PAL[0].ENA
RESET_N => SP_BUF[9].PAL[1].ENA
RESET_N => SP_BUF[9].PAL[2].ENA
RESET_N => SP_BUF[9].PAL[3].ENA
RESET_N => SP_BUF[9].PRI.ENA
RESET_N => SP_BUF[8].P3[0].ENA
RESET_N => SP_BUF[8].P3[1].ENA
RESET_N => SP_BUF[8].P3[2].ENA
RESET_N => SP_BUF[8].P3[3].ENA
RESET_N => SP_BUF[8].P3[4].ENA
RESET_N => SP_BUF[8].P3[5].ENA
RESET_N => SP_BUF[8].P3[6].ENA
RESET_N => SP_BUF[8].P3[7].ENA
RESET_N => SP_BUF[8].P3[8].ENA
RESET_N => SP_BUF[8].P3[9].ENA
RESET_N => SP_BUF[8].P3[10].ENA
RESET_N => SP_BUF[8].P3[11].ENA
RESET_N => SP_BUF[8].P3[12].ENA
RESET_N => SP_BUF[8].P3[13].ENA
RESET_N => SP_BUF[8].P3[14].ENA
RESET_N => SP_BUF[8].P3[15].ENA
RESET_N => SP_BUF[8].P2[0].ENA
RESET_N => SP_BUF[8].P2[1].ENA
RESET_N => SP_BUF[8].P2[2].ENA
RESET_N => SP_BUF[8].P2[3].ENA
RESET_N => SP_BUF[8].P2[4].ENA
RESET_N => SP_BUF[8].P2[5].ENA
RESET_N => SP_BUF[8].P2[6].ENA
RESET_N => SP_BUF[8].P2[7].ENA
RESET_N => SP_BUF[8].P2[8].ENA
RESET_N => SP_BUF[8].P2[9].ENA
RESET_N => SP_BUF[8].P2[10].ENA
RESET_N => SP_BUF[8].P2[11].ENA
RESET_N => SP_BUF[8].P2[12].ENA
RESET_N => SP_BUF[8].P2[13].ENA
RESET_N => SP_BUF[8].P2[14].ENA
RESET_N => SP_BUF[8].P2[15].ENA
RESET_N => SP_BUF[8].P1[0].ENA
RESET_N => SP_BUF[8].P1[1].ENA
RESET_N => SP_BUF[8].P1[2].ENA
RESET_N => SP_BUF[8].P1[3].ENA
RESET_N => SP_BUF[8].P1[4].ENA
RESET_N => SP_BUF[8].P1[5].ENA
RESET_N => SP_BUF[8].P1[6].ENA
RESET_N => SP_BUF[8].P1[7].ENA
RESET_N => SP_BUF[8].P1[8].ENA
RESET_N => SP_BUF[8].P1[9].ENA
RESET_N => SP_BUF[8].P1[10].ENA
RESET_N => SP_BUF[8].P1[11].ENA
RESET_N => SP_BUF[8].P1[12].ENA
RESET_N => SP_BUF[8].P1[13].ENA
RESET_N => SP_BUF[8].P1[14].ENA
RESET_N => SP_BUF[8].P1[15].ENA
RESET_N => SP_BUF[8].P0[0].ENA
RESET_N => SP_BUF[8].P0[1].ENA
RESET_N => SP_BUF[8].P0[2].ENA
RESET_N => SP_BUF[8].P0[3].ENA
RESET_N => SP_BUF[8].P0[4].ENA
RESET_N => SP_BUF[8].P0[5].ENA
RESET_N => SP_BUF[8].P0[6].ENA
RESET_N => SP_BUF[8].P0[7].ENA
RESET_N => SP_BUF[8].P0[8].ENA
RESET_N => SP_BUF[8].P0[9].ENA
RESET_N => SP_BUF[8].P0[10].ENA
RESET_N => SP_BUF[8].P0[11].ENA
RESET_N => SP_BUF[8].P0[12].ENA
RESET_N => SP_BUF[8].P0[13].ENA
RESET_N => SP_BUF[8].P0[14].ENA
RESET_N => SP_BUF[8].P0[15].ENA
RESET_N => SP_BUF[8].X[0].ENA
RESET_N => SP_BUF[8].X[1].ENA
RESET_N => SP_BUF[8].X[2].ENA
RESET_N => SP_BUF[8].X[3].ENA
RESET_N => SP_BUF[8].X[4].ENA
RESET_N => SP_BUF[8].X[5].ENA
RESET_N => SP_BUF[8].X[6].ENA
RESET_N => SP_BUF[8].X[7].ENA
RESET_N => SP_BUF[8].X[8].ENA
RESET_N => SP_BUF[8].X[9].ENA
RESET_N => SP_BUF[8].HF.ENA
RESET_N => SP_BUF[8].PAL[0].ENA
RESET_N => SP_BUF[8].PAL[1].ENA
RESET_N => SP_BUF[8].PAL[2].ENA
RESET_N => SP_BUF[8].PAL[3].ENA
RESET_N => SP_BUF[8].PRI.ENA
RESET_N => SP_BUF[7].P3[0].ENA
RESET_N => SP_BUF[7].P3[1].ENA
RESET_N => SP_BUF[7].P3[2].ENA
RESET_N => SP_BUF[7].P3[3].ENA
RESET_N => SP_BUF[7].P3[4].ENA
RESET_N => SP_BUF[7].P3[5].ENA
RESET_N => SP_BUF[7].P3[6].ENA
RESET_N => SP_BUF[7].P3[7].ENA
RESET_N => SP_BUF[7].P3[8].ENA
RESET_N => SP_BUF[7].P3[9].ENA
RESET_N => SP_BUF[7].P3[10].ENA
RESET_N => SP_BUF[7].P3[11].ENA
RESET_N => SP_BUF[7].P3[12].ENA
RESET_N => SP_BUF[7].P3[13].ENA
RESET_N => SP_BUF[7].P3[14].ENA
RESET_N => SP_BUF[7].P3[15].ENA
RESET_N => SP_BUF[7].P2[0].ENA
RESET_N => SP_BUF[7].P2[1].ENA
RESET_N => SP_BUF[7].P2[2].ENA
RESET_N => SP_BUF[7].P2[3].ENA
RESET_N => SP_BUF[7].P2[4].ENA
RESET_N => SP_BUF[7].P2[5].ENA
RESET_N => SP_BUF[7].P2[6].ENA
RESET_N => SP_BUF[7].P2[7].ENA
RESET_N => SP_BUF[7].P2[8].ENA
RESET_N => SP_BUF[7].P2[9].ENA
RESET_N => SP_BUF[7].P2[10].ENA
RESET_N => SP_BUF[7].P2[11].ENA
RESET_N => SP_BUF[7].P2[12].ENA
RESET_N => SP_BUF[7].P2[13].ENA
RESET_N => SP_BUF[7].P2[14].ENA
RESET_N => SP_BUF[7].P2[15].ENA
RESET_N => SP_BUF[7].P1[0].ENA
RESET_N => SP_BUF[7].P1[1].ENA
RESET_N => SP_BUF[7].P1[2].ENA
RESET_N => SP_BUF[7].P1[3].ENA
RESET_N => SP_BUF[7].P1[4].ENA
RESET_N => SP_BUF[7].P1[5].ENA
RESET_N => SP_BUF[7].P1[6].ENA
RESET_N => SP_BUF[7].P1[7].ENA
RESET_N => SP_BUF[7].P1[8].ENA
RESET_N => SP_BUF[7].P1[9].ENA
RESET_N => SP_BUF[7].P1[10].ENA
RESET_N => SP_BUF[7].P1[11].ENA
RESET_N => SP_BUF[7].P1[12].ENA
RESET_N => SP_BUF[7].P1[13].ENA
RESET_N => SP_BUF[7].P1[14].ENA
RESET_N => SP_BUF[7].P1[15].ENA
RESET_N => SP_BUF[7].P0[0].ENA
RESET_N => SP_BUF[7].P0[1].ENA
RESET_N => SP_BUF[7].P0[2].ENA
RESET_N => SP_BUF[7].P0[3].ENA
RESET_N => SP_BUF[7].P0[4].ENA
RESET_N => SP_BUF[7].P0[5].ENA
RESET_N => SP_BUF[7].P0[6].ENA
RESET_N => SP_BUF[7].P0[7].ENA
RESET_N => SP_BUF[7].P0[8].ENA
RESET_N => SP_BUF[7].P0[9].ENA
RESET_N => SP_BUF[7].P0[10].ENA
RESET_N => SP_BUF[7].P0[11].ENA
RESET_N => SP_BUF[7].P0[12].ENA
RESET_N => SP_BUF[7].P0[13].ENA
RESET_N => SP_BUF[7].P0[14].ENA
RESET_N => SP_BUF[7].P0[15].ENA
RESET_N => SP_BUF[7].X[0].ENA
RESET_N => SP_BUF[7].X[1].ENA
RESET_N => SP_BUF[7].X[2].ENA
RESET_N => SP_BUF[7].X[3].ENA
RESET_N => SP_BUF[7].X[4].ENA
RESET_N => SP_BUF[7].X[5].ENA
RESET_N => SP_BUF[7].X[6].ENA
RESET_N => SP_BUF[7].X[7].ENA
RESET_N => SP_BUF[7].X[8].ENA
RESET_N => SP_BUF[7].X[9].ENA
RESET_N => SP_BUF[7].HF.ENA
RESET_N => SP_BUF[7].PAL[0].ENA
RESET_N => SP_BUF[7].PAL[1].ENA
RESET_N => SP_BUF[7].PAL[2].ENA
RESET_N => SP_BUF[7].PAL[3].ENA
RESET_N => SP_BUF[7].PRI.ENA
RESET_N => SP_BUF[6].P3[0].ENA
RESET_N => SP_BUF[6].P3[1].ENA
RESET_N => SP_BUF[6].P3[2].ENA
RESET_N => SP_BUF[6].P3[3].ENA
RESET_N => SP_BUF[6].P3[4].ENA
RESET_N => SP_BUF[6].P3[5].ENA
RESET_N => SP_BUF[6].P3[6].ENA
RESET_N => SP_BUF[6].P3[7].ENA
RESET_N => SP_BUF[6].P3[8].ENA
RESET_N => SP_BUF[6].P3[9].ENA
RESET_N => SP_BUF[6].P3[10].ENA
RESET_N => SP_BUF[6].P3[11].ENA
RESET_N => SP_BUF[6].P3[12].ENA
RESET_N => SP_BUF[6].P3[13].ENA
RESET_N => SP_BUF[6].P3[14].ENA
RESET_N => SP_BUF[6].P3[15].ENA
RESET_N => SP_BUF[6].P2[0].ENA
RESET_N => SP_BUF[6].P2[1].ENA
RESET_N => SP_BUF[6].P2[2].ENA
RESET_N => SP_BUF[6].P2[3].ENA
RESET_N => SP_BUF[6].P2[4].ENA
RESET_N => SP_BUF[6].P2[5].ENA
RESET_N => SP_BUF[6].P2[6].ENA
RESET_N => SP_BUF[6].P2[7].ENA
RESET_N => SP_BUF[6].P2[8].ENA
RESET_N => SP_BUF[6].P2[9].ENA
RESET_N => SP_BUF[6].P2[10].ENA
RESET_N => SP_BUF[6].P2[11].ENA
RESET_N => SP_BUF[6].P2[12].ENA
RESET_N => SP_BUF[6].P2[13].ENA
RESET_N => SP_BUF[6].P2[14].ENA
RESET_N => SP_BUF[6].P2[15].ENA
RESET_N => SP_BUF[6].P1[0].ENA
RESET_N => SP_BUF[6].P1[1].ENA
RESET_N => SP_BUF[6].P1[2].ENA
RESET_N => SP_BUF[6].P1[3].ENA
RESET_N => SP_BUF[6].P1[4].ENA
RESET_N => SP_BUF[6].P1[5].ENA
RESET_N => SP_BUF[6].P1[6].ENA
RESET_N => SP_BUF[6].P1[7].ENA
RESET_N => SP_BUF[6].P1[8].ENA
RESET_N => SP_BUF[6].P1[9].ENA
RESET_N => SP_BUF[6].P1[10].ENA
RESET_N => SP_BUF[6].P1[11].ENA
RESET_N => SP_BUF[6].P1[12].ENA
RESET_N => SP_BUF[6].P1[13].ENA
RESET_N => SP_BUF[6].P1[14].ENA
RESET_N => SP_BUF[6].P1[15].ENA
RESET_N => SP_BUF[6].P0[0].ENA
RESET_N => SP_BUF[6].P0[1].ENA
RESET_N => SP_BUF[6].P0[2].ENA
RESET_N => SP_BUF[6].P0[3].ENA
RESET_N => SP_BUF[6].P0[4].ENA
RESET_N => SP_BUF[6].P0[5].ENA
RESET_N => SP_BUF[6].P0[6].ENA
RESET_N => SP_BUF[6].P0[7].ENA
RESET_N => SP_BUF[6].P0[8].ENA
RESET_N => SP_BUF[6].P0[9].ENA
RESET_N => SP_BUF[6].P0[10].ENA
RESET_N => SP_BUF[6].P0[11].ENA
RESET_N => SP_BUF[6].P0[12].ENA
RESET_N => SP_BUF[6].P0[13].ENA
RESET_N => SP_BUF[6].P0[14].ENA
RESET_N => SP_BUF[6].P0[15].ENA
RESET_N => SP_BUF[6].X[0].ENA
RESET_N => SP_BUF[6].X[1].ENA
RESET_N => SP_BUF[6].X[2].ENA
RESET_N => SP_BUF[6].X[3].ENA
RESET_N => SP_BUF[6].X[4].ENA
RESET_N => SP_BUF[6].X[5].ENA
RESET_N => SP_BUF[6].X[6].ENA
RESET_N => SP_BUF[6].X[7].ENA
RESET_N => SP_BUF[6].X[8].ENA
RESET_N => SP_BUF[6].X[9].ENA
RESET_N => SP_BUF[6].HF.ENA
RESET_N => SP_BUF[6].PAL[0].ENA
RESET_N => SP_BUF[6].PAL[1].ENA
RESET_N => SP_BUF[6].PAL[2].ENA
RESET_N => SP_BUF[6].PAL[3].ENA
RESET_N => SP_BUF[6].PRI.ENA
RESET_N => SP_BUF[5].P3[0].ENA
RESET_N => SP_BUF[5].P3[1].ENA
RESET_N => SP_BUF[5].P3[2].ENA
RESET_N => SP_BUF[5].P3[3].ENA
RESET_N => SP_BUF[5].P3[4].ENA
RESET_N => SP_BUF[5].P3[5].ENA
RESET_N => SP_BUF[5].P3[6].ENA
RESET_N => SP_BUF[5].P3[7].ENA
RESET_N => SP_BUF[5].P3[8].ENA
RESET_N => SP_BUF[5].P3[9].ENA
RESET_N => SP_BUF[5].P3[10].ENA
RESET_N => SP_BUF[5].P3[11].ENA
RESET_N => SP_BUF[5].P3[12].ENA
RESET_N => SP_BUF[5].P3[13].ENA
RESET_N => SP_BUF[5].P3[14].ENA
RESET_N => SP_BUF[5].P3[15].ENA
RESET_N => SP_BUF[5].P2[0].ENA
RESET_N => SP_BUF[5].P2[1].ENA
RESET_N => SP_BUF[5].P2[2].ENA
RESET_N => SP_BUF[5].P2[3].ENA
RESET_N => SP_BUF[5].P2[4].ENA
RESET_N => SP_BUF[5].P2[5].ENA
RESET_N => SP_BUF[5].P2[6].ENA
RESET_N => SP_BUF[5].P2[7].ENA
RESET_N => SP_BUF[5].P2[8].ENA
RESET_N => SP_BUF[5].P2[9].ENA
RESET_N => SP_BUF[5].P2[10].ENA
RESET_N => SP_BUF[5].P2[11].ENA
RESET_N => SP_BUF[5].P2[12].ENA
RESET_N => SP_BUF[5].P2[13].ENA
RESET_N => SP_BUF[5].P2[14].ENA
RESET_N => SP_BUF[5].P2[15].ENA
RESET_N => SP_BUF[5].P1[0].ENA
RESET_N => SP_BUF[5].P1[1].ENA
RESET_N => SP_BUF[5].P1[2].ENA
RESET_N => SP_BUF[5].P1[3].ENA
RESET_N => SP_BUF[5].P1[4].ENA
RESET_N => SP_BUF[5].P1[5].ENA
RESET_N => SP_BUF[5].P1[6].ENA
RESET_N => SP_BUF[5].P1[7].ENA
RESET_N => SP_BUF[5].P1[8].ENA
RESET_N => SP_BUF[5].P1[9].ENA
RESET_N => SP_BUF[5].P1[10].ENA
RESET_N => SP_BUF[5].P1[11].ENA
RESET_N => SP_BUF[5].P1[12].ENA
RESET_N => SP_BUF[5].P1[13].ENA
RESET_N => SP_BUF[5].P1[14].ENA
RESET_N => SP_BUF[5].P1[15].ENA
RESET_N => SP_BUF[5].P0[0].ENA
RESET_N => SP_BUF[5].P0[1].ENA
RESET_N => SP_BUF[5].P0[2].ENA
RESET_N => SP_BUF[5].P0[3].ENA
RESET_N => SP_BUF[5].P0[4].ENA
RESET_N => SP_BUF[5].P0[5].ENA
RESET_N => SP_BUF[5].P0[6].ENA
RESET_N => SP_BUF[5].P0[7].ENA
RESET_N => SP_BUF[5].P0[8].ENA
RESET_N => SP_BUF[5].P0[9].ENA
RESET_N => SP_BUF[5].P0[10].ENA
RESET_N => SP_BUF[5].P0[11].ENA
RESET_N => SP_BUF[5].P0[12].ENA
RESET_N => SP_BUF[5].P0[13].ENA
RESET_N => SP_BUF[5].P0[14].ENA
RESET_N => SP_BUF[5].P0[15].ENA
RESET_N => SP_BUF[5].X[0].ENA
RESET_N => SP_BUF[5].X[1].ENA
RESET_N => SP_BUF[5].X[2].ENA
RESET_N => SP_BUF[5].X[3].ENA
RESET_N => SP_BUF[5].X[4].ENA
RESET_N => SP_BUF[5].X[5].ENA
RESET_N => SP_BUF[5].X[6].ENA
RESET_N => SP_BUF[5].X[7].ENA
RESET_N => SP_BUF[5].X[8].ENA
RESET_N => SP_BUF[5].X[9].ENA
RESET_N => SP_BUF[5].HF.ENA
RESET_N => SP_BUF[5].PAL[0].ENA
RESET_N => SP_BUF[5].PAL[1].ENA
RESET_N => SP_BUF[5].PAL[2].ENA
RESET_N => SP_BUF[5].PAL[3].ENA
RESET_N => SP_BUF[5].PRI.ENA
RESET_N => SP_BUF[4].P3[0].ENA
RESET_N => SP_BUF[4].P3[1].ENA
RESET_N => SP_BUF[4].P3[2].ENA
RESET_N => SP_BUF[4].P3[3].ENA
RESET_N => SP_BUF[4].P3[4].ENA
RESET_N => SP_BUF[4].P3[5].ENA
RESET_N => SP_BUF[4].P3[6].ENA
RESET_N => SP_BUF[4].P3[7].ENA
RESET_N => SP_BUF[4].P3[8].ENA
RESET_N => SP_BUF[4].P3[9].ENA
RESET_N => SP_BUF[4].P3[10].ENA
RESET_N => SP_BUF[4].P3[11].ENA
RESET_N => SP_BUF[4].P3[12].ENA
RESET_N => SP_BUF[4].P3[13].ENA
RESET_N => SP_BUF[4].P3[14].ENA
RESET_N => SP_BUF[4].P3[15].ENA
RESET_N => SP_BUF[4].P2[0].ENA
RESET_N => SP_BUF[4].P2[1].ENA
RESET_N => SP_BUF[4].P2[2].ENA
RESET_N => SP_BUF[4].P2[3].ENA
RESET_N => SP_BUF[4].P2[4].ENA
RESET_N => SP_BUF[4].P2[5].ENA
RESET_N => SP_BUF[4].P2[6].ENA
RESET_N => SP_BUF[4].P2[7].ENA
RESET_N => SP_BUF[4].P2[8].ENA
RESET_N => SP_BUF[4].P2[9].ENA
RESET_N => SP_BUF[4].P2[10].ENA
RESET_N => SP_BUF[4].P2[11].ENA
RESET_N => SP_BUF[4].P2[12].ENA
RESET_N => SP_BUF[4].P2[13].ENA
RESET_N => SP_BUF[4].P2[14].ENA
RESET_N => SP_BUF[4].P2[15].ENA
RESET_N => SP_BUF[4].P1[0].ENA
RESET_N => SP_BUF[4].P1[1].ENA
RESET_N => SP_BUF[4].P1[2].ENA
RESET_N => SP_BUF[4].P1[3].ENA
RESET_N => SP_BUF[4].P1[4].ENA
RESET_N => SP_BUF[4].P1[5].ENA
RESET_N => SP_BUF[4].P1[6].ENA
RESET_N => SP_BUF[4].P1[7].ENA
RESET_N => SP_BUF[4].P1[8].ENA
RESET_N => SP_BUF[4].P1[9].ENA
RESET_N => SP_BUF[4].P1[10].ENA
RESET_N => SP_BUF[4].P1[11].ENA
RESET_N => SP_BUF[4].P1[12].ENA
RESET_N => SP_BUF[4].P1[13].ENA
RESET_N => SP_BUF[4].P1[14].ENA
RESET_N => SP_BUF[4].P1[15].ENA
RESET_N => SP_BUF[4].P0[0].ENA
RESET_N => SP_BUF[4].P0[1].ENA
RESET_N => SP_BUF[4].P0[2].ENA
RESET_N => SP_BUF[4].P0[3].ENA
RESET_N => SP_BUF[4].P0[4].ENA
RESET_N => SP_BUF[4].P0[5].ENA
RESET_N => SP_BUF[4].P0[6].ENA
RESET_N => SP_BUF[4].P0[7].ENA
RESET_N => SP_BUF[4].P0[8].ENA
RESET_N => SP_BUF[4].P0[9].ENA
RESET_N => SP_BUF[4].P0[10].ENA
RESET_N => SP_BUF[4].P0[11].ENA
RESET_N => SP_BUF[4].P0[12].ENA
RESET_N => SP_BUF[4].P0[13].ENA
RESET_N => SP_BUF[4].P0[14].ENA
RESET_N => SP_BUF[4].P0[15].ENA
RESET_N => SP_BUF[4].X[0].ENA
RESET_N => SP_BUF[4].X[1].ENA
RESET_N => SP_BUF[4].X[2].ENA
RESET_N => SP_BUF[4].X[3].ENA
RESET_N => SP_BUF[4].X[4].ENA
RESET_N => SP_BUF[4].X[5].ENA
RESET_N => SP_BUF[4].X[6].ENA
RESET_N => SP_BUF[4].X[7].ENA
RESET_N => SP_BUF[4].X[8].ENA
RESET_N => SP_BUF[4].X[9].ENA
RESET_N => SP_BUF[4].HF.ENA
RESET_N => SP_BUF[4].PAL[0].ENA
RESET_N => SP_BUF[4].PAL[1].ENA
RESET_N => SP_BUF[4].PAL[2].ENA
RESET_N => SP_BUF[4].PAL[3].ENA
RESET_N => SP_BUF[4].PRI.ENA
RESET_N => SP_BUF[3].P3[0].ENA
RESET_N => SP_BUF[3].P3[1].ENA
RESET_N => SP_BUF[3].P3[2].ENA
RESET_N => SP_BUF[3].P3[3].ENA
RESET_N => SP_BUF[3].P3[4].ENA
RESET_N => SP_BUF[3].P3[5].ENA
RESET_N => SP_BUF[3].P3[6].ENA
RESET_N => SP_BUF[3].P3[7].ENA
RESET_N => SP_BUF[3].P3[8].ENA
RESET_N => SP_BUF[3].P3[9].ENA
RESET_N => SP_BUF[3].P3[10].ENA
RESET_N => SP_BUF[3].P3[11].ENA
RESET_N => SP_BUF[3].P3[12].ENA
RESET_N => SP_BUF[3].P3[13].ENA
RESET_N => SP_BUF[3].P3[14].ENA
RESET_N => SP_BUF[3].P3[15].ENA
RESET_N => SP_BUF[3].P2[0].ENA
RESET_N => SP_BUF[3].P2[1].ENA
RESET_N => SP_BUF[3].P2[2].ENA
RESET_N => SP_BUF[3].P2[3].ENA
RESET_N => SP_BUF[3].P2[4].ENA
RESET_N => SP_BUF[3].P2[5].ENA
RESET_N => SP_BUF[3].P2[6].ENA
RESET_N => SP_BUF[3].P2[7].ENA
RESET_N => SP_BUF[3].P2[8].ENA
RESET_N => SP_BUF[3].P2[9].ENA
RESET_N => SP_BUF[3].P2[10].ENA
RESET_N => SP_BUF[3].P2[11].ENA
RESET_N => SP_BUF[3].P2[12].ENA
RESET_N => SP_BUF[3].P2[13].ENA
RESET_N => SP_BUF[3].P2[14].ENA
RESET_N => SP_BUF[3].P2[15].ENA
RESET_N => SP_BUF[3].P1[0].ENA
RESET_N => SP_BUF[3].P1[1].ENA
RESET_N => SP_BUF[3].P1[2].ENA
RESET_N => SP_BUF[3].P1[3].ENA
RESET_N => SP_BUF[3].P1[4].ENA
RESET_N => SP_BUF[3].P1[5].ENA
RESET_N => SP_BUF[3].P1[6].ENA
RESET_N => SP_BUF[3].P1[7].ENA
RESET_N => SP_BUF[3].P1[8].ENA
RESET_N => SP_BUF[3].P1[9].ENA
RESET_N => SP_BUF[3].P1[10].ENA
RESET_N => SP_BUF[3].P1[11].ENA
RESET_N => SP_BUF[3].P1[12].ENA
RESET_N => SP_BUF[3].P1[13].ENA
RESET_N => SP_BUF[3].P1[14].ENA
RESET_N => SP_BUF[3].P1[15].ENA
RESET_N => SP_BUF[3].P0[0].ENA
RESET_N => SP_BUF[3].P0[1].ENA
RESET_N => SP_BUF[3].P0[2].ENA
RESET_N => SP_BUF[3].P0[3].ENA
RESET_N => SP_BUF[3].P0[4].ENA
RESET_N => SP_BUF[3].P0[5].ENA
RESET_N => SP_BUF[3].P0[6].ENA
RESET_N => SP_BUF[3].P0[7].ENA
RESET_N => SP_BUF[3].P0[8].ENA
RESET_N => SP_BUF[3].P0[9].ENA
RESET_N => SP_BUF[3].P0[10].ENA
RESET_N => SP_BUF[3].P0[11].ENA
RESET_N => SP_BUF[3].P0[12].ENA
RESET_N => SP_BUF[3].P0[13].ENA
RESET_N => SP_BUF[3].P0[14].ENA
RESET_N => SP_BUF[3].P0[15].ENA
RESET_N => SP_BUF[3].X[0].ENA
RESET_N => SP_BUF[3].X[1].ENA
RESET_N => SP_BUF[3].X[2].ENA
RESET_N => SP_BUF[3].X[3].ENA
RESET_N => SP_BUF[3].X[4].ENA
RESET_N => SP_BUF[3].X[5].ENA
RESET_N => SP_BUF[3].X[6].ENA
RESET_N => SP_BUF[3].X[7].ENA
RESET_N => SP_BUF[3].X[8].ENA
RESET_N => SP_BUF[3].X[9].ENA
RESET_N => SP_BUF[3].HF.ENA
RESET_N => SP_BUF[3].PAL[0].ENA
RESET_N => SP_BUF[3].PAL[1].ENA
RESET_N => SP_BUF[3].PAL[2].ENA
RESET_N => SP_BUF[3].PAL[3].ENA
RESET_N => SP_BUF[3].PRI.ENA
RESET_N => SP_BUF[2].P3[0].ENA
RESET_N => SP_BUF[2].P3[1].ENA
RESET_N => SP_BUF[2].P3[2].ENA
RESET_N => SP_BUF[2].P3[3].ENA
RESET_N => SP_BUF[2].P3[4].ENA
RESET_N => SP_BUF[2].P3[5].ENA
RESET_N => SP_BUF[2].P3[6].ENA
RESET_N => SP_BUF[2].P3[7].ENA
RESET_N => SP_BUF[2].P3[8].ENA
RESET_N => SP_BUF[2].P3[9].ENA
RESET_N => SP_BUF[2].P3[10].ENA
RESET_N => SP_BUF[2].P3[11].ENA
RESET_N => SP_BUF[2].P3[12].ENA
RESET_N => SP_BUF[2].P3[13].ENA
RESET_N => SP_BUF[2].P3[14].ENA
RESET_N => SP_BUF[2].P3[15].ENA
RESET_N => SP_BUF[2].P2[0].ENA
RESET_N => SP_BUF[2].P2[1].ENA
RESET_N => SP_BUF[2].P2[2].ENA
RESET_N => SP_BUF[2].P2[3].ENA
RESET_N => SP_BUF[2].P2[4].ENA
RESET_N => SP_BUF[2].P2[5].ENA
RESET_N => SP_BUF[2].P2[6].ENA
RESET_N => SP_BUF[2].P2[7].ENA
RESET_N => SP_BUF[2].P2[8].ENA
RESET_N => SP_BUF[2].P2[9].ENA
RESET_N => SP_BUF[2].P2[10].ENA
RESET_N => SP_BUF[2].P2[11].ENA
RESET_N => SP_BUF[2].P2[12].ENA
RESET_N => SP_BUF[2].P2[13].ENA
RESET_N => SP_BUF[2].P2[14].ENA
RESET_N => SP_BUF[2].P2[15].ENA
RESET_N => SP_BUF[2].P1[0].ENA
RESET_N => SP_BUF[2].P1[1].ENA
RESET_N => SP_BUF[2].P1[2].ENA
RESET_N => SP_BUF[2].P1[3].ENA
RESET_N => SP_BUF[2].P1[4].ENA
RESET_N => SP_BUF[2].P1[5].ENA
RESET_N => SP_BUF[2].P1[6].ENA
RESET_N => SP_BUF[2].P1[7].ENA
RESET_N => SP_BUF[2].P1[8].ENA
RESET_N => SP_BUF[2].P1[9].ENA
RESET_N => SP_BUF[2].P1[10].ENA
RESET_N => SP_BUF[2].P1[11].ENA
RESET_N => SP_BUF[2].P1[12].ENA
RESET_N => SP_BUF[2].P1[13].ENA
RESET_N => SP_BUF[2].P1[14].ENA
RESET_N => SP_BUF[2].P1[15].ENA
RESET_N => SP_BUF[2].P0[0].ENA
RESET_N => SP_BUF[2].P0[1].ENA
RESET_N => SP_BUF[2].P0[2].ENA
RESET_N => SP_BUF[2].P0[3].ENA
RESET_N => SP_BUF[2].P0[4].ENA
RESET_N => SP_BUF[2].P0[5].ENA
RESET_N => SP_BUF[2].P0[6].ENA
RESET_N => SP_BUF[2].P0[7].ENA
RESET_N => SP_BUF[2].P0[8].ENA
RESET_N => SP_BUF[2].P0[9].ENA
RESET_N => SP_BUF[2].P0[10].ENA
RESET_N => SP_BUF[2].P0[11].ENA
RESET_N => SP_BUF[2].P0[12].ENA
RESET_N => SP_BUF[2].P0[13].ENA
RESET_N => SP_BUF[2].P0[14].ENA
RESET_N => SP_BUF[2].P0[15].ENA
RESET_N => SP_BUF[2].X[0].ENA
RESET_N => SP_BUF[2].X[1].ENA
RESET_N => SP_BUF[2].X[2].ENA
RESET_N => SP_BUF[2].X[3].ENA
RESET_N => SP_BUF[2].X[4].ENA
RESET_N => SP_BUF[2].X[5].ENA
RESET_N => SP_BUF[2].X[6].ENA
RESET_N => SP_BUF[2].X[7].ENA
RESET_N => SP_BUF[2].X[8].ENA
RESET_N => SP_BUF[2].X[9].ENA
RESET_N => SP_BUF[2].HF.ENA
RESET_N => SP_BUF[2].PAL[0].ENA
RESET_N => SP_BUF[2].PAL[1].ENA
RESET_N => SP_BUF[2].PAL[2].ENA
RESET_N => SP_BUF[2].PAL[3].ENA
RESET_N => SP_BUF[2].PRI.ENA
RESET_N => SP_BUF[1].P3[0].ENA
RESET_N => SP_BUF[1].P3[1].ENA
RESET_N => SP_BUF[1].P3[2].ENA
RESET_N => SP_BUF[1].P3[3].ENA
RESET_N => SP_BUF[1].P3[4].ENA
RESET_N => SP_BUF[1].P3[5].ENA
RESET_N => SP_BUF[1].P3[6].ENA
RESET_N => SP_BUF[1].P3[7].ENA
RESET_N => SP_BUF[1].P3[8].ENA
RESET_N => SP_BUF[1].P3[9].ENA
RESET_N => SP_BUF[1].P3[10].ENA
RESET_N => SP_BUF[1].P3[11].ENA
RESET_N => SP_BUF[1].P3[12].ENA
RESET_N => SP_BUF[1].P3[13].ENA
RESET_N => SP_BUF[1].P3[14].ENA
RESET_N => SP_BUF[1].P3[15].ENA
RESET_N => SP_BUF[1].P2[0].ENA
RESET_N => SP_BUF[1].P2[1].ENA
RESET_N => SP_BUF[1].P2[2].ENA
RESET_N => SP_BUF[1].P2[3].ENA
RESET_N => SP_BUF[1].P2[4].ENA
RESET_N => SP_BUF[1].P2[5].ENA
RESET_N => SP_BUF[1].P2[6].ENA
RESET_N => SP_BUF[1].P2[7].ENA
RESET_N => SP_BUF[1].P2[8].ENA
RESET_N => SP_BUF[1].P2[9].ENA
RESET_N => SP_BUF[1].P2[10].ENA
RESET_N => SP_BUF[1].P2[11].ENA
RESET_N => SP_BUF[1].P2[12].ENA
RESET_N => SP_BUF[1].P2[13].ENA
RESET_N => SP_BUF[1].P2[14].ENA
RESET_N => SP_BUF[1].P2[15].ENA
RESET_N => SP_BUF[1].P1[0].ENA
RESET_N => SP_BUF[1].P1[1].ENA
RESET_N => SP_BUF[1].P1[2].ENA
RESET_N => SP_BUF[1].P1[3].ENA
RESET_N => SP_BUF[1].P1[4].ENA
RESET_N => SP_BUF[1].P1[5].ENA
RESET_N => SP_BUF[1].P1[6].ENA
RESET_N => SP_BUF[1].P1[7].ENA
RESET_N => SP_BUF[1].P1[8].ENA
RESET_N => SP_BUF[1].P1[9].ENA
RESET_N => SP_BUF[1].P1[10].ENA
RESET_N => SP_BUF[1].P1[11].ENA
RESET_N => SP_BUF[1].P1[12].ENA
RESET_N => SP_BUF[1].P1[13].ENA
RESET_N => SP_BUF[1].P1[14].ENA
RESET_N => SP_BUF[1].P1[15].ENA
RESET_N => SP_BUF[1].P0[0].ENA
RESET_N => SP_BUF[1].P0[1].ENA
RESET_N => SP_BUF[1].P0[2].ENA
RESET_N => SP_BUF[1].P0[3].ENA
RESET_N => SP_BUF[1].P0[4].ENA
RESET_N => SP_BUF[1].P0[5].ENA
RESET_N => SP_BUF[1].P0[6].ENA
RESET_N => SP_BUF[1].P0[7].ENA
RESET_N => SP_BUF[1].P0[8].ENA
RESET_N => SP_BUF[1].P0[9].ENA
RESET_N => SP_BUF[1].P0[10].ENA
RESET_N => SP_BUF[1].P0[11].ENA
RESET_N => SP_BUF[1].P0[12].ENA
RESET_N => SP_BUF[1].P0[13].ENA
RESET_N => SP_BUF[1].P0[14].ENA
RESET_N => SP_BUF[1].P0[15].ENA
RESET_N => SP_BUF[1].X[0].ENA
RESET_N => SP_BUF[1].X[1].ENA
RESET_N => SP_BUF[1].X[2].ENA
RESET_N => SP_BUF[1].X[3].ENA
RESET_N => SP_BUF[1].X[4].ENA
RESET_N => SP_BUF[1].X[5].ENA
RESET_N => SP_BUF[1].X[6].ENA
RESET_N => SP_BUF[1].X[7].ENA
RESET_N => SP_BUF[1].X[8].ENA
RESET_N => SP_BUF[1].X[9].ENA
RESET_N => SP_BUF[1].HF.ENA
RESET_N => SP_BUF[1].PAL[0].ENA
RESET_N => SP_BUF[1].PAL[1].ENA
RESET_N => SP_BUF[1].PAL[2].ENA
RESET_N => SP_BUF[1].PAL[3].ENA
RESET_N => SP_BUF[1].PRI.ENA
RESET_N => SP_BUF[0].P3[0].ENA
RESET_N => SP_BUF[0].P3[1].ENA
RESET_N => SP_BUF[0].P3[2].ENA
RESET_N => SP_BUF[0].P3[3].ENA
RESET_N => SP_BUF[0].P3[4].ENA
RESET_N => SP_BUF[0].P3[5].ENA
RESET_N => SP_BUF[0].P3[6].ENA
RESET_N => SP_BUF[0].P3[7].ENA
RESET_N => SP_BUF[0].P3[8].ENA
RESET_N => SP_BUF[0].P3[9].ENA
RESET_N => SP_BUF[0].P3[10].ENA
RESET_N => SP_BUF[0].P3[11].ENA
RESET_N => SP_BUF[0].P3[12].ENA
RESET_N => SP_BUF[0].P3[13].ENA
RESET_N => SP_BUF[0].P3[14].ENA
RESET_N => SP_BUF[0].P3[15].ENA
RESET_N => SP_BUF[0].P2[0].ENA
RESET_N => SP_BUF[0].P2[1].ENA
RESET_N => SP_BUF[0].P2[2].ENA
RESET_N => SP_BUF[0].P2[3].ENA
RESET_N => SP_BUF[0].P2[4].ENA
RESET_N => SP_BUF[0].P2[5].ENA
RESET_N => SP_BUF[0].P2[6].ENA
RESET_N => SP_BUF[0].P2[7].ENA
RESET_N => SP_BUF[0].P2[8].ENA
RESET_N => SP_BUF[0].P2[9].ENA
RESET_N => SP_BUF[0].P2[10].ENA
RESET_N => SP_BUF[0].P2[11].ENA
RESET_N => SP_BUF[0].P2[12].ENA
RESET_N => SP_BUF[0].P2[13].ENA
RESET_N => SP_BUF[0].P2[14].ENA
RESET_N => SP_BUF[0].P2[15].ENA
RESET_N => SP_BUF[0].P1[0].ENA
RESET_N => SP_BUF[0].P1[1].ENA
RESET_N => SP_BUF[0].P1[2].ENA
RESET_N => SP_BUF[0].P1[3].ENA
RESET_N => SP_BUF[0].P1[4].ENA
RESET_N => SP_BUF[0].P1[5].ENA
RESET_N => SP_BUF[0].P1[6].ENA
RESET_N => SP_BUF[0].P1[7].ENA
RESET_N => SP_BUF[0].P1[8].ENA
RESET_N => SP_BUF[0].P1[9].ENA
RESET_N => SP_BUF[0].P1[10].ENA
RESET_N => SP_BUF[0].P1[11].ENA
RESET_N => SP_BUF[0].P1[12].ENA
RESET_N => SP_BUF[0].P1[13].ENA
RESET_N => SP_BUF[0].P1[14].ENA
RESET_N => SP_BUF[0].P1[15].ENA
RESET_N => SP_BUF[0].P0[0].ENA
RESET_N => SP_BUF[0].P0[1].ENA
RESET_N => SP_BUF[0].P0[2].ENA
RESET_N => SP_BUF[0].P0[3].ENA
RESET_N => SP_BUF[0].P0[4].ENA
RESET_N => SP_BUF[0].P0[5].ENA
RESET_N => SP_BUF[0].P0[6].ENA
RESET_N => SP_BUF[0].P0[7].ENA
RESET_N => SP_BUF[0].P0[8].ENA
RESET_N => SP_BUF[0].P0[9].ENA
RESET_N => SP_BUF[0].P0[10].ENA
RESET_N => SP_BUF[0].P0[11].ENA
RESET_N => SP_BUF[0].P0[12].ENA
RESET_N => SP_BUF[0].P0[13].ENA
RESET_N => SP_BUF[0].P0[14].ENA
RESET_N => SP_BUF[0].P0[15].ENA
RESET_N => SP_BUF[0].X[0].ENA
RESET_N => SP_BUF[0].X[1].ENA
RESET_N => SP_BUF[0].X[2].ENA
RESET_N => SP_BUF[0].X[3].ENA
RESET_N => SP_BUF[0].X[4].ENA
RESET_N => SP_BUF[0].X[5].ENA
RESET_N => SP_BUF[0].X[6].ENA
RESET_N => SP_BUF[0].X[7].ENA
RESET_N => SP_BUF[0].X[8].ENA
RESET_N => SP_BUF[0].X[9].ENA
RESET_N => SP_BUF[0].HF.ENA
RESET_N => SP_BUF[0].PAL[0].ENA
RESET_N => SP_BUF[0].PAL[1].ENA
RESET_N => SP_BUF[0].PAL[2].ENA
RESET_N => SP_BUF[0].PAL[3].ENA
RESET_N => SP_BUF[0].PRI.ENA
RESET_N => SP_BUF[0].ZERO.ENA
RESET_N => SP_CYC[0].ENA
RESET_N => SP_CYC[1].ENA
RESET_N => SP_PREBUF[15].ADDR[1].ENA
RESET_N => SP_PREBUF[15].ADDR[2].ENA
RESET_N => SP_PREBUF[15].ADDR[3].ENA
RESET_N => SP_PREBUF[15].ADDR[4].ENA
RESET_N => SP_PREBUF[15].ADDR[5].ENA
RESET_N => SP_PREBUF[15].ADDR[6].ENA
RESET_N => SP_PREBUF[15].ADDR[7].ENA
RESET_N => SP_PREBUF[15].ADDR[8].ENA
RESET_N => SP_PREBUF[15].ADDR[9].ENA
RESET_N => SP_PREBUF[15].ADDR[10].ENA
RESET_N => SP_PREBUF[15].ADDR[11].ENA
RESET_N => SP_PREBUF[15].ADDR[12].ENA
RESET_N => SP_PREBUF[15].ADDR[13].ENA
RESET_N => SP_PREBUF[15].ADDR[14].ENA
RESET_N => SP_PREBUF[15].ADDR[15].ENA
RESET_N => SP_PREBUF[15].X[0].ENA
RESET_N => SP_PREBUF[15].X[1].ENA
RESET_N => SP_PREBUF[15].X[2].ENA
RESET_N => SP_PREBUF[15].X[3].ENA
RESET_N => SP_PREBUF[15].X[4].ENA
RESET_N => SP_PREBUF[15].X[5].ENA
RESET_N => SP_PREBUF[15].X[6].ENA
RESET_N => SP_PREBUF[15].X[7].ENA
RESET_N => SP_PREBUF[15].X[8].ENA
RESET_N => SP_PREBUF[15].X[9].ENA
RESET_N => SP_PREBUF[15].HF.ENA
RESET_N => SP_PREBUF[15].PAL[0].ENA
RESET_N => SP_PREBUF[15].PAL[1].ENA
RESET_N => SP_PREBUF[15].PAL[2].ENA
RESET_N => SP_PREBUF[15].PAL[3].ENA
RESET_N => SP_PREBUF[15].PRI.ENA
RESET_N => SP_PREBUF[15].ZERO.ENA
RESET_N => SP_PREBUF[14].ADDR[0].ENA
RESET_N => SP_PREBUF[14].ADDR[1].ENA
RESET_N => SP_PREBUF[14].ADDR[2].ENA
RESET_N => SP_PREBUF[14].ADDR[3].ENA
RESET_N => SP_PREBUF[14].ADDR[4].ENA
RESET_N => SP_PREBUF[14].ADDR[5].ENA
RESET_N => SP_PREBUF[14].ADDR[6].ENA
RESET_N => SP_PREBUF[14].ADDR[7].ENA
RESET_N => SP_PREBUF[14].ADDR[8].ENA
RESET_N => SP_PREBUF[14].ADDR[9].ENA
RESET_N => SP_PREBUF[14].ADDR[10].ENA
RESET_N => SP_PREBUF[14].ADDR[11].ENA
RESET_N => SP_PREBUF[14].ADDR[12].ENA
RESET_N => SP_PREBUF[14].ADDR[13].ENA
RESET_N => SP_PREBUF[14].ADDR[14].ENA
RESET_N => SP_PREBUF[14].ADDR[15].ENA
RESET_N => SP_PREBUF[14].X[0].ENA
RESET_N => SP_PREBUF[14].X[1].ENA
RESET_N => SP_PREBUF[14].X[2].ENA
RESET_N => SP_PREBUF[14].X[3].ENA
RESET_N => SP_PREBUF[14].X[4].ENA
RESET_N => SP_PREBUF[14].X[5].ENA
RESET_N => SP_PREBUF[14].X[6].ENA
RESET_N => SP_PREBUF[14].X[7].ENA
RESET_N => SP_PREBUF[14].X[8].ENA
RESET_N => SP_PREBUF[14].X[9].ENA
RESET_N => SP_PREBUF[14].HF.ENA
RESET_N => SP_PREBUF[14].PAL[0].ENA
RESET_N => SP_PREBUF[14].PAL[1].ENA
RESET_N => SP_PREBUF[14].PAL[2].ENA
RESET_N => SP_PREBUF[14].PAL[3].ENA
RESET_N => SP_PREBUF[14].PRI.ENA
RESET_N => SP_PREBUF[14].ZERO.ENA
RESET_N => SP_PREBUF[13].ADDR[0].ENA
RESET_N => SP_PREBUF[13].ADDR[1].ENA
RESET_N => SP_PREBUF[13].ADDR[2].ENA
RESET_N => SP_PREBUF[13].ADDR[3].ENA
RESET_N => SP_PREBUF[13].ADDR[4].ENA
RESET_N => SP_PREBUF[13].ADDR[5].ENA
RESET_N => SP_PREBUF[13].ADDR[6].ENA
RESET_N => SP_PREBUF[13].ADDR[7].ENA
RESET_N => SP_PREBUF[13].ADDR[8].ENA
RESET_N => SP_PREBUF[13].ADDR[9].ENA
RESET_N => SP_PREBUF[13].ADDR[10].ENA
RESET_N => SP_PREBUF[13].ADDR[11].ENA
RESET_N => SP_PREBUF[13].ADDR[12].ENA
RESET_N => SP_PREBUF[13].ADDR[13].ENA
RESET_N => SP_PREBUF[13].ADDR[14].ENA
RESET_N => SP_PREBUF[13].ADDR[15].ENA
RESET_N => SP_PREBUF[13].X[0].ENA
RESET_N => SP_PREBUF[13].X[1].ENA
RESET_N => SP_PREBUF[13].X[2].ENA
RESET_N => SP_PREBUF[13].X[3].ENA
RESET_N => SP_PREBUF[13].X[4].ENA
RESET_N => SP_PREBUF[13].X[5].ENA
RESET_N => SP_PREBUF[13].X[6].ENA
RESET_N => SP_PREBUF[13].X[7].ENA
RESET_N => SP_PREBUF[13].X[8].ENA
RESET_N => SP_PREBUF[13].X[9].ENA
RESET_N => SP_PREBUF[13].HF.ENA
RESET_N => SP_PREBUF[13].PAL[0].ENA
RESET_N => SP_PREBUF[13].PAL[1].ENA
RESET_N => SP_PREBUF[13].PAL[2].ENA
RESET_N => SP_PREBUF[13].PAL[3].ENA
RESET_N => SP_PREBUF[13].PRI.ENA
RESET_N => SP_PREBUF[13].ZERO.ENA
RESET_N => SP_PREBUF[12].ADDR[0].ENA
RESET_N => SP_PREBUF[12].ADDR[1].ENA
RESET_N => SP_PREBUF[12].ADDR[2].ENA
RESET_N => SP_PREBUF[12].ADDR[3].ENA
RESET_N => SP_PREBUF[12].ADDR[4].ENA
RESET_N => SP_PREBUF[12].ADDR[5].ENA
RESET_N => SP_PREBUF[12].ADDR[6].ENA
RESET_N => SP_PREBUF[12].ADDR[7].ENA
RESET_N => SP_PREBUF[12].ADDR[8].ENA
RESET_N => SP_PREBUF[12].ADDR[9].ENA
RESET_N => SP_PREBUF[12].ADDR[10].ENA
RESET_N => SP_PREBUF[12].ADDR[11].ENA
RESET_N => SP_PREBUF[12].ADDR[12].ENA
RESET_N => SP_PREBUF[12].ADDR[13].ENA
RESET_N => SP_PREBUF[12].ADDR[14].ENA
RESET_N => SP_PREBUF[12].ADDR[15].ENA
RESET_N => SP_PREBUF[12].X[0].ENA
RESET_N => SP_PREBUF[12].X[1].ENA
RESET_N => SP_PREBUF[12].X[2].ENA
RESET_N => SP_PREBUF[12].X[3].ENA
RESET_N => SP_PREBUF[12].X[4].ENA
RESET_N => SP_PREBUF[12].X[5].ENA
RESET_N => SP_PREBUF[12].X[6].ENA
RESET_N => SP_PREBUF[12].X[7].ENA
RESET_N => SP_PREBUF[12].X[8].ENA
RESET_N => SP_PREBUF[12].X[9].ENA
RESET_N => SP_PREBUF[12].HF.ENA
RESET_N => SP_PREBUF[12].PAL[0].ENA
RESET_N => SP_PREBUF[12].PAL[1].ENA
RESET_N => SP_PREBUF[12].PAL[2].ENA
RESET_N => SP_PREBUF[12].PAL[3].ENA
RESET_N => SP_PREBUF[12].PRI.ENA
RESET_N => SP_PREBUF[12].ZERO.ENA
RESET_N => SP_PREBUF[11].ADDR[0].ENA
RESET_N => SP_PREBUF[11].ADDR[1].ENA
RESET_N => SP_PREBUF[11].ADDR[2].ENA
RESET_N => SP_PREBUF[11].ADDR[3].ENA
RESET_N => SP_PREBUF[11].ADDR[4].ENA
RESET_N => SP_PREBUF[11].ADDR[5].ENA
RESET_N => SP_PREBUF[11].ADDR[6].ENA
RESET_N => SP_PREBUF[11].ADDR[7].ENA
RESET_N => SP_PREBUF[11].ADDR[8].ENA
RESET_N => SP_PREBUF[11].ADDR[9].ENA
RESET_N => SP_PREBUF[11].ADDR[10].ENA
RESET_N => SP_PREBUF[11].ADDR[11].ENA
RESET_N => SP_PREBUF[11].ADDR[12].ENA
RESET_N => SP_PREBUF[11].ADDR[13].ENA
RESET_N => SP_PREBUF[11].ADDR[14].ENA
RESET_N => SP_PREBUF[11].ADDR[15].ENA
RESET_N => SP_PREBUF[11].X[0].ENA
RESET_N => SP_PREBUF[11].X[1].ENA
RESET_N => SP_PREBUF[11].X[2].ENA
RESET_N => SP_PREBUF[11].X[3].ENA
RESET_N => SP_PREBUF[11].X[4].ENA
RESET_N => SP_PREBUF[11].X[5].ENA
RESET_N => SP_PREBUF[11].X[6].ENA
RESET_N => SP_PREBUF[11].X[7].ENA
RESET_N => SP_PREBUF[11].X[8].ENA
RESET_N => SP_PREBUF[11].X[9].ENA
RESET_N => SP_PREBUF[11].HF.ENA
RESET_N => SP_PREBUF[11].PAL[0].ENA
RESET_N => SP_PREBUF[11].PAL[1].ENA
RESET_N => SP_PREBUF[11].PAL[2].ENA
RESET_N => SP_PREBUF[11].PAL[3].ENA
RESET_N => SP_PREBUF[11].PRI.ENA
RESET_N => SP_PREBUF[11].ZERO.ENA
RESET_N => SP_PREBUF[10].ADDR[0].ENA
RESET_N => SP_PREBUF[10].ADDR[1].ENA
RESET_N => SP_PREBUF[10].ADDR[2].ENA
RESET_N => SP_PREBUF[10].ADDR[3].ENA
RESET_N => SP_PREBUF[10].ADDR[4].ENA
RESET_N => SP_PREBUF[10].ADDR[5].ENA
RESET_N => SP_PREBUF[10].ADDR[6].ENA
RESET_N => SP_PREBUF[10].ADDR[7].ENA
RESET_N => SP_PREBUF[10].ADDR[8].ENA
RESET_N => SP_PREBUF[10].ADDR[9].ENA
RESET_N => SP_PREBUF[10].ADDR[10].ENA
RESET_N => SP_PREBUF[10].ADDR[11].ENA
RESET_N => SP_PREBUF[10].ADDR[12].ENA
RESET_N => SP_PREBUF[10].ADDR[13].ENA
RESET_N => SP_PREBUF[10].ADDR[14].ENA
RESET_N => SP_PREBUF[10].ADDR[15].ENA
RESET_N => SP_PREBUF[10].X[0].ENA
RESET_N => SP_PREBUF[10].X[1].ENA
RESET_N => SP_PREBUF[10].X[2].ENA
RESET_N => SP_PREBUF[10].X[3].ENA
RESET_N => SP_PREBUF[10].X[4].ENA
RESET_N => SP_PREBUF[10].X[5].ENA
RESET_N => SP_PREBUF[10].X[6].ENA
RESET_N => SP_PREBUF[10].X[7].ENA
RESET_N => SP_PREBUF[10].X[8].ENA
RESET_N => SP_PREBUF[10].X[9].ENA
RESET_N => SP_PREBUF[10].HF.ENA
RESET_N => SP_PREBUF[10].PAL[0].ENA
RESET_N => SP_PREBUF[10].PAL[1].ENA
RESET_N => SP_PREBUF[10].PAL[2].ENA
RESET_N => SP_PREBUF[10].PAL[3].ENA
RESET_N => SP_PREBUF[10].PRI.ENA
RESET_N => SP_PREBUF[10].ZERO.ENA
RESET_N => SP_PREBUF[9].ADDR[0].ENA
RESET_N => SP_PREBUF[9].ADDR[1].ENA
RESET_N => SP_PREBUF[9].ADDR[2].ENA
RESET_N => SP_PREBUF[9].ADDR[3].ENA
RESET_N => SP_PREBUF[9].ADDR[4].ENA
RESET_N => SP_PREBUF[9].ADDR[5].ENA
RESET_N => SP_PREBUF[9].ADDR[6].ENA
RESET_N => SP_PREBUF[9].ADDR[7].ENA
RESET_N => SP_PREBUF[9].ADDR[8].ENA
RESET_N => SP_PREBUF[9].ADDR[9].ENA
RESET_N => SP_PREBUF[9].ADDR[10].ENA
RESET_N => SP_PREBUF[9].ADDR[11].ENA
RESET_N => SP_PREBUF[9].ADDR[12].ENA
RESET_N => SP_PREBUF[9].ADDR[13].ENA
RESET_N => SP_PREBUF[9].ADDR[14].ENA
RESET_N => SP_PREBUF[9].ADDR[15].ENA
RESET_N => SP_PREBUF[9].X[0].ENA
RESET_N => SP_PREBUF[9].X[1].ENA
RESET_N => SP_PREBUF[9].X[2].ENA
RESET_N => SP_PREBUF[9].X[3].ENA
RESET_N => SP_PREBUF[9].X[4].ENA
RESET_N => SP_PREBUF[9].X[5].ENA
RESET_N => SP_PREBUF[9].X[6].ENA
RESET_N => SP_PREBUF[9].X[7].ENA
RESET_N => SP_PREBUF[9].X[8].ENA
RESET_N => SP_PREBUF[9].X[9].ENA
RESET_N => SP_PREBUF[9].HF.ENA
RESET_N => SP_PREBUF[9].PAL[0].ENA
RESET_N => SP_PREBUF[9].PAL[1].ENA
RESET_N => SP_PREBUF[9].PAL[2].ENA
RESET_N => SP_PREBUF[9].PAL[3].ENA
RESET_N => SP_PREBUF[9].PRI.ENA
RESET_N => SP_PREBUF[9].ZERO.ENA
RESET_N => SP_PREBUF[8].ADDR[0].ENA
RESET_N => SP_PREBUF[8].ADDR[1].ENA
RESET_N => SP_PREBUF[8].ADDR[2].ENA
RESET_N => SP_PREBUF[8].ADDR[3].ENA
RESET_N => SP_PREBUF[8].ADDR[4].ENA
RESET_N => SP_PREBUF[8].ADDR[5].ENA
RESET_N => SP_PREBUF[8].ADDR[6].ENA
RESET_N => SP_PREBUF[8].ADDR[7].ENA
RESET_N => SP_PREBUF[8].ADDR[8].ENA
RESET_N => SP_PREBUF[8].ADDR[9].ENA
RESET_N => SP_PREBUF[8].ADDR[10].ENA
RESET_N => SP_PREBUF[8].ADDR[11].ENA
RESET_N => SP_PREBUF[8].ADDR[12].ENA
RESET_N => SP_PREBUF[8].ADDR[13].ENA
RESET_N => SP_PREBUF[8].ADDR[14].ENA
RESET_N => SP_PREBUF[8].ADDR[15].ENA
RESET_N => SP_PREBUF[8].X[0].ENA
RESET_N => SP_PREBUF[8].X[1].ENA
RESET_N => SP_PREBUF[8].X[2].ENA
RESET_N => SP_PREBUF[8].X[3].ENA
RESET_N => SP_PREBUF[8].X[4].ENA
RESET_N => SP_PREBUF[8].X[5].ENA
RESET_N => SP_PREBUF[8].X[6].ENA
RESET_N => SP_PREBUF[8].X[7].ENA
RESET_N => SP_PREBUF[8].X[8].ENA
RESET_N => SP_PREBUF[8].X[9].ENA
RESET_N => SP_PREBUF[8].HF.ENA
RESET_N => SP_PREBUF[8].PAL[0].ENA
RESET_N => SP_PREBUF[8].PAL[1].ENA
RESET_N => SP_PREBUF[8].PAL[2].ENA
RESET_N => SP_PREBUF[8].PAL[3].ENA
RESET_N => SP_PREBUF[8].PRI.ENA
RESET_N => SP_PREBUF[8].ZERO.ENA
RESET_N => SP_PREBUF[7].ADDR[0].ENA
RESET_N => SP_PREBUF[7].ADDR[1].ENA
RESET_N => SP_PREBUF[7].ADDR[2].ENA
RESET_N => SP_PREBUF[7].ADDR[3].ENA
RESET_N => SP_PREBUF[7].ADDR[4].ENA
RESET_N => SP_PREBUF[7].ADDR[5].ENA
RESET_N => SP_PREBUF[7].ADDR[6].ENA
RESET_N => SP_PREBUF[7].ADDR[7].ENA
RESET_N => SP_PREBUF[7].ADDR[8].ENA
RESET_N => SP_PREBUF[7].ADDR[9].ENA
RESET_N => SP_PREBUF[7].ADDR[10].ENA
RESET_N => SP_PREBUF[7].ADDR[11].ENA
RESET_N => SP_PREBUF[7].ADDR[12].ENA
RESET_N => SP_PREBUF[7].ADDR[13].ENA
RESET_N => SP_PREBUF[7].ADDR[14].ENA
RESET_N => SP_PREBUF[7].ADDR[15].ENA
RESET_N => SP_PREBUF[7].X[0].ENA
RESET_N => SP_PREBUF[7].X[1].ENA
RESET_N => SP_PREBUF[7].X[2].ENA
RESET_N => SP_PREBUF[7].X[3].ENA
RESET_N => SP_PREBUF[7].X[4].ENA
RESET_N => SP_PREBUF[7].X[5].ENA
RESET_N => SP_PREBUF[7].X[6].ENA
RESET_N => SP_PREBUF[7].X[7].ENA
RESET_N => SP_PREBUF[7].X[8].ENA
RESET_N => SP_PREBUF[7].X[9].ENA
RESET_N => SP_PREBUF[7].HF.ENA
RESET_N => SP_PREBUF[7].PAL[0].ENA
RESET_N => SP_PREBUF[7].PAL[1].ENA
RESET_N => SP_PREBUF[7].PAL[2].ENA
RESET_N => SP_PREBUF[7].PAL[3].ENA
RESET_N => SP_PREBUF[7].PRI.ENA
RESET_N => SP_PREBUF[7].ZERO.ENA
RESET_N => SP_PREBUF[6].ADDR[0].ENA
RESET_N => SP_PREBUF[6].ADDR[1].ENA
RESET_N => SP_PREBUF[6].ADDR[2].ENA
RESET_N => SP_PREBUF[6].ADDR[3].ENA
RESET_N => SP_PREBUF[6].ADDR[4].ENA
RESET_N => SP_PREBUF[6].ADDR[5].ENA
RESET_N => SP_PREBUF[6].ADDR[6].ENA
RESET_N => SP_PREBUF[6].ADDR[7].ENA
RESET_N => SP_PREBUF[6].ADDR[8].ENA
RESET_N => SP_PREBUF[6].ADDR[9].ENA
RESET_N => SP_PREBUF[6].ADDR[10].ENA
RESET_N => SP_PREBUF[6].ADDR[11].ENA
RESET_N => SP_PREBUF[6].ADDR[12].ENA
RESET_N => SP_PREBUF[6].ADDR[13].ENA
RESET_N => SP_PREBUF[6].ADDR[14].ENA
RESET_N => SP_PREBUF[6].ADDR[15].ENA
RESET_N => SP_PREBUF[6].X[0].ENA
RESET_N => SP_PREBUF[6].X[1].ENA
RESET_N => SP_PREBUF[6].X[2].ENA
RESET_N => SP_PREBUF[6].X[3].ENA
RESET_N => SP_PREBUF[6].X[4].ENA
RESET_N => SP_PREBUF[6].X[5].ENA
RESET_N => SP_PREBUF[6].X[6].ENA
RESET_N => SP_PREBUF[6].X[7].ENA
RESET_N => SP_PREBUF[6].X[8].ENA
RESET_N => SP_PREBUF[6].X[9].ENA
RESET_N => SP_PREBUF[6].HF.ENA
RESET_N => SP_PREBUF[6].PAL[0].ENA
RESET_N => SP_PREBUF[6].PAL[1].ENA
RESET_N => SP_PREBUF[6].PAL[2].ENA
RESET_N => SP_PREBUF[6].PAL[3].ENA
RESET_N => SP_PREBUF[6].PRI.ENA
RESET_N => SP_PREBUF[6].ZERO.ENA
RESET_N => SP_PREBUF[5].ADDR[0].ENA
RESET_N => SP_PREBUF[5].ADDR[1].ENA
RESET_N => SP_PREBUF[5].ADDR[2].ENA
RESET_N => SP_PREBUF[5].ADDR[3].ENA
RESET_N => SP_PREBUF[5].ADDR[4].ENA
RESET_N => SP_PREBUF[5].ADDR[5].ENA
RESET_N => SP_PREBUF[5].ADDR[6].ENA
RESET_N => SP_PREBUF[5].ADDR[7].ENA
RESET_N => SP_PREBUF[5].ADDR[8].ENA
RESET_N => SP_PREBUF[5].ADDR[9].ENA
RESET_N => SP_PREBUF[5].ADDR[10].ENA
RESET_N => SP_PREBUF[5].ADDR[11].ENA
RESET_N => SP_PREBUF[5].ADDR[12].ENA
RESET_N => SP_PREBUF[5].ADDR[13].ENA
RESET_N => SP_PREBUF[5].ADDR[14].ENA
RESET_N => SP_PREBUF[5].ADDR[15].ENA
RESET_N => SP_PREBUF[5].X[0].ENA
RESET_N => SP_PREBUF[5].X[1].ENA
RESET_N => SP_PREBUF[5].X[2].ENA
RESET_N => SP_PREBUF[5].X[3].ENA
RESET_N => SP_PREBUF[5].X[4].ENA
RESET_N => SP_PREBUF[5].X[5].ENA
RESET_N => SP_PREBUF[5].X[6].ENA
RESET_N => SP_PREBUF[5].X[7].ENA
RESET_N => SP_PREBUF[5].X[8].ENA
RESET_N => SP_PREBUF[5].X[9].ENA
RESET_N => SP_PREBUF[5].HF.ENA
RESET_N => SP_PREBUF[5].PAL[0].ENA
RESET_N => SP_PREBUF[5].PAL[1].ENA
RESET_N => SP_PREBUF[5].PAL[2].ENA
RESET_N => SP_PREBUF[5].PAL[3].ENA
RESET_N => SP_PREBUF[5].PRI.ENA
RESET_N => SP_PREBUF[5].ZERO.ENA
RESET_N => SP_PREBUF[4].ADDR[0].ENA
RESET_N => SP_PREBUF[4].ADDR[1].ENA
RESET_N => SP_PREBUF[4].ADDR[2].ENA
RESET_N => SP_PREBUF[4].ADDR[3].ENA
RESET_N => SP_PREBUF[4].ADDR[4].ENA
RESET_N => SP_PREBUF[4].ADDR[5].ENA
RESET_N => SP_PREBUF[4].ADDR[6].ENA
RESET_N => SP_PREBUF[4].ADDR[7].ENA
RESET_N => SP_PREBUF[4].ADDR[8].ENA
RESET_N => SP_PREBUF[4].ADDR[9].ENA
RESET_N => SP_PREBUF[4].ADDR[10].ENA
RESET_N => SP_PREBUF[4].ADDR[11].ENA
RESET_N => SP_PREBUF[4].ADDR[12].ENA
RESET_N => SP_PREBUF[4].ADDR[13].ENA
RESET_N => SP_PREBUF[4].ADDR[14].ENA
RESET_N => SP_PREBUF[4].ADDR[15].ENA
RESET_N => SP_PREBUF[4].X[0].ENA
RESET_N => SP_PREBUF[4].X[1].ENA
RESET_N => SP_PREBUF[4].X[2].ENA
RESET_N => SP_PREBUF[4].X[3].ENA
RESET_N => SP_PREBUF[4].X[4].ENA
RESET_N => SP_PREBUF[4].X[5].ENA
RESET_N => SP_PREBUF[4].X[6].ENA
RESET_N => SP_PREBUF[4].X[7].ENA
RESET_N => SP_PREBUF[4].X[8].ENA
RESET_N => SP_PREBUF[4].X[9].ENA
RESET_N => SP_PREBUF[4].HF.ENA
RESET_N => SP_PREBUF[4].PAL[0].ENA
RESET_N => SP_PREBUF[4].PAL[1].ENA
RESET_N => SP_PREBUF[4].PAL[2].ENA
RESET_N => SP_PREBUF[4].PAL[3].ENA
RESET_N => SP_PREBUF[4].PRI.ENA
RESET_N => SP_PREBUF[4].ZERO.ENA
RESET_N => SP_PREBUF[3].ADDR[0].ENA
RESET_N => SP_PREBUF[3].ADDR[1].ENA
RESET_N => SP_PREBUF[3].ADDR[2].ENA
RESET_N => SP_PREBUF[3].ADDR[3].ENA
RESET_N => SP_PREBUF[3].ADDR[4].ENA
RESET_N => SP_PREBUF[3].ADDR[5].ENA
RESET_N => SP_PREBUF[3].ADDR[6].ENA
RESET_N => SP_PREBUF[3].ADDR[7].ENA
RESET_N => SP_PREBUF[3].ADDR[8].ENA
RESET_N => SP_PREBUF[3].ADDR[9].ENA
RESET_N => SP_PREBUF[3].ADDR[10].ENA
RESET_N => SP_PREBUF[3].ADDR[11].ENA
RESET_N => SP_PREBUF[3].ADDR[12].ENA
RESET_N => SP_PREBUF[3].ADDR[13].ENA
RESET_N => SP_PREBUF[3].ADDR[14].ENA
RESET_N => SP_PREBUF[3].ADDR[15].ENA
RESET_N => SP_PREBUF[3].X[0].ENA
RESET_N => SP_PREBUF[3].X[1].ENA
RESET_N => SP_PREBUF[3].X[2].ENA
RESET_N => SP_PREBUF[3].X[3].ENA
RESET_N => SP_PREBUF[3].X[4].ENA
RESET_N => SP_PREBUF[3].X[5].ENA
RESET_N => SP_PREBUF[3].X[6].ENA
RESET_N => SP_PREBUF[3].X[7].ENA
RESET_N => SP_PREBUF[3].X[8].ENA
RESET_N => SP_PREBUF[3].X[9].ENA
RESET_N => SP_PREBUF[3].HF.ENA
RESET_N => SP_PREBUF[3].PAL[0].ENA
RESET_N => SP_PREBUF[3].PAL[1].ENA
RESET_N => SP_PREBUF[3].PAL[2].ENA
RESET_N => SP_PREBUF[3].PAL[3].ENA
RESET_N => SP_PREBUF[3].PRI.ENA
RESET_N => SP_PREBUF[3].ZERO.ENA
RESET_N => SP_PREBUF[2].ADDR[0].ENA
RESET_N => SP_PREBUF[2].ADDR[1].ENA
RESET_N => SP_PREBUF[2].ADDR[2].ENA
RESET_N => SP_PREBUF[2].ADDR[3].ENA
RESET_N => SP_PREBUF[2].ADDR[4].ENA
RESET_N => SP_PREBUF[2].ADDR[5].ENA
RESET_N => SP_PREBUF[2].ADDR[6].ENA
RESET_N => SP_PREBUF[2].ADDR[7].ENA
RESET_N => SP_PREBUF[2].ADDR[8].ENA
RESET_N => SP_PREBUF[2].ADDR[9].ENA
RESET_N => SP_PREBUF[2].ADDR[10].ENA
RESET_N => SP_PREBUF[2].ADDR[11].ENA
RESET_N => SP_PREBUF[2].ADDR[12].ENA
RESET_N => SP_PREBUF[2].ADDR[13].ENA
RESET_N => SP_PREBUF[2].ADDR[14].ENA
RESET_N => SP_PREBUF[2].ADDR[15].ENA
RESET_N => SP_PREBUF[2].X[0].ENA
RESET_N => SP_PREBUF[2].X[1].ENA
RESET_N => SP_PREBUF[2].X[2].ENA
RESET_N => SP_PREBUF[2].X[3].ENA
RESET_N => SP_PREBUF[2].X[4].ENA
RESET_N => SP_PREBUF[2].X[5].ENA
RESET_N => SP_PREBUF[2].X[6].ENA
RESET_N => SP_PREBUF[2].X[7].ENA
RESET_N => SP_PREBUF[2].X[8].ENA
RESET_N => SP_PREBUF[2].X[9].ENA
RESET_N => SP_PREBUF[2].HF.ENA
RESET_N => SP_PREBUF[2].PAL[0].ENA
RESET_N => SP_PREBUF[2].PAL[1].ENA
RESET_N => SP_PREBUF[2].PAL[2].ENA
RESET_N => SP_PREBUF[2].PAL[3].ENA
RESET_N => SP_PREBUF[2].PRI.ENA
RESET_N => SP_PREBUF[2].ZERO.ENA
RESET_N => SP_PREBUF[1].ADDR[0].ENA
RESET_N => SP_PREBUF[1].ADDR[1].ENA
RESET_N => SP_PREBUF[1].ADDR[2].ENA
RESET_N => SP_PREBUF[1].ADDR[3].ENA
RESET_N => SP_PREBUF[1].ADDR[4].ENA
RESET_N => SP_PREBUF[1].ADDR[5].ENA
RESET_N => SP_PREBUF[1].ADDR[6].ENA
RESET_N => SP_PREBUF[1].ADDR[7].ENA
RESET_N => SP_PREBUF[1].ADDR[8].ENA
RESET_N => SP_PREBUF[1].ADDR[9].ENA
RESET_N => SP_PREBUF[1].ADDR[10].ENA
RESET_N => SP_PREBUF[1].ADDR[11].ENA
RESET_N => SP_PREBUF[1].ADDR[12].ENA
RESET_N => SP_PREBUF[1].ADDR[13].ENA
RESET_N => SP_PREBUF[1].ADDR[14].ENA
RESET_N => SP_PREBUF[1].ADDR[15].ENA
RESET_N => SP_PREBUF[1].X[0].ENA
RESET_N => SP_PREBUF[1].X[1].ENA
RESET_N => SP_PREBUF[1].X[2].ENA
RESET_N => SP_PREBUF[1].X[3].ENA
RESET_N => SP_PREBUF[1].X[4].ENA
RESET_N => SP_PREBUF[1].X[5].ENA
RESET_N => SP_PREBUF[1].X[6].ENA
RESET_N => SP_PREBUF[1].X[7].ENA
RESET_N => SP_PREBUF[1].X[8].ENA
RESET_N => SP_PREBUF[1].X[9].ENA
RESET_N => SP_PREBUF[1].HF.ENA
RESET_N => SP_PREBUF[1].PAL[0].ENA
RESET_N => SP_PREBUF[1].PAL[1].ENA
RESET_N => SP_PREBUF[1].PAL[2].ENA
RESET_N => SP_PREBUF[1].PAL[3].ENA
RESET_N => SP_PREBUF[1].PRI.ENA
RESET_N => SP_PREBUF[1].ZERO.ENA
RESET_N => SP_PREBUF[0].ADDR[0].ENA
RESET_N => SP_PREBUF[0].ADDR[1].ENA
RESET_N => SP_PREBUF[0].ADDR[2].ENA
RESET_N => SP_PREBUF[0].ADDR[3].ENA
RESET_N => SP_PREBUF[0].ADDR[4].ENA
RESET_N => SP_PREBUF[0].ADDR[5].ENA
RESET_N => SP_PREBUF[0].ADDR[6].ENA
RESET_N => SP_PREBUF[0].ADDR[7].ENA
RESET_N => SP_PREBUF[0].ADDR[8].ENA
RESET_N => SP_PREBUF[0].ADDR[9].ENA
RESET_N => SP_PREBUF[0].ADDR[10].ENA
RESET_N => SP_PREBUF[0].ADDR[11].ENA
RESET_N => SP_PREBUF[0].ADDR[12].ENA
RESET_N => SP_PREBUF[0].ADDR[13].ENA
RESET_N => SP_PREBUF[0].ADDR[14].ENA
RESET_N => SP_PREBUF[0].ADDR[15].ENA
RESET_N => SP_PREBUF[0].X[0].ENA
RESET_N => SP_PREBUF[0].X[1].ENA
RESET_N => SP_PREBUF[0].X[2].ENA
RESET_N => SP_PREBUF[0].X[3].ENA
RESET_N => SP_PREBUF[0].X[4].ENA
RESET_N => SP_PREBUF[0].X[5].ENA
RESET_N => SP_PREBUF[0].X[6].ENA
RESET_N => SP_PREBUF[0].X[7].ENA
RESET_N => SP_PREBUF[0].X[8].ENA
RESET_N => SP_PREBUF[0].X[9].ENA
RESET_N => SP_PREBUF[0].HF.ENA
RESET_N => SP_PREBUF[0].PAL[0].ENA
RESET_N => SP_PREBUF[0].PAL[1].ENA
RESET_N => SP_PREBUF[0].PAL[2].ENA
RESET_N => SP_PREBUF[0].PAL[3].ENA
RESET_N => SP_PREBUF[0].PRI.ENA
RESET_N => SP_PREBUF[0].ZERO.ENA
RESET_N => SP_NAME[0].ENA
RESET_N => SP_NAME[1].ENA
RESET_N => SP_NAME[2].ENA
RESET_N => SP_NAME[3].ENA
RESET_N => SP_NAME[4].ENA
RESET_N => SP_NAME[5].ENA
RESET_N => SP_NAME[6].ENA
RESET_N => SP_NAME[7].ENA
RESET_N => SP_NAME[8].ENA
RESET_N => SP_NAME[9].ENA
RESET_N => SP_X[0].ENA
RESET_N => SP_X[1].ENA
RESET_N => SP_X[2].ENA
RESET_N => SP_X[3].ENA
RESET_N => SP_X[4].ENA
RESET_N => SP_X[5].ENA
RESET_N => SP_X[6].ENA
RESET_N => SP_X[7].ENA
RESET_N => SP_X[8].ENA
RESET_N => SP_X[9].ENA
RESET_N => SP_PAL[0].ENA
RESET_N => SP_PAL[1].ENA
RESET_N => SP_PAL[2].ENA
RESET_N => SP_PAL[3].ENA
RESET_N => SP_PRI.ENA
RESET_N => SP_CGX.ENA
RESET_N => SP_HF.ENA
RESET_N => SP_CGY[0].ENA
RESET_N => SP_CGY[1].ENA
RESET_N => SP_VF.ENA
RESET_N => SP_Y[0].ENA
RESET_N => SP_Y[1].ENA
RESET_N => SP_Y[2].ENA
RESET_N => SP_Y[3].ENA
RESET_N => SP_Y[4].ENA
RESET_N => SP_Y[5].ENA
RESET_N => SP_Y[6].ENA
RESET_N => SP_Y[7].ENA
RESET_N => SP_Y[8].ENA
RESET_N => SP_Y[9].ENA
RESET_N => SP1_CNT[0].ENA
RESET_N => SP1_CNT[1].ENA
RESET_N => SP_SAT_A[0].ENA
RESET_N => SP_SAT_A[1].ENA
RESET_N => SP_SAT_A[2].ENA
RESET_N => SP_SAT_A[3].ENA
RESET_N => SP_SAT_A[4].ENA
RESET_N => SP_SAT_A[5].ENA
RESET_N => SP_SAT_A[6].ENA
RESET_N => SP_SAT_A[7].ENA
RESET_N => SP_CUR_Y[0].ENA
RESET_N => SP_CUR_Y[1].ENA
RESET_N => SP_CUR_Y[2].ENA
RESET_N => SP_CUR_Y[3].ENA
RESET_N => SP_CUR_Y[4].ENA
RESET_N => SP_CUR_Y[5].ENA
RESET_N => SP_CUR_Y[6].ENA
RESET_N => SP_CUR_Y[7].ENA
RESET_N => SP_CUR_Y[8].ENA
RESET_N => SP_CUR_Y[9].ENA
RESET_N => BG2_MEM_DI[1].ENA
RESET_N => BG2_MEM_DI[2].ENA
RESET_N => BG2_MEM_DI[3].ENA
RESET_N => BG2_MEM_DI[4].ENA
RESET_N => BG2_MEM_DI[5].ENA
RESET_N => BG2_MEM_DI[6].ENA
RESET_N => BG2_MEM_DI[7].ENA
RESET_N => BG2_P2[0].ENA
RESET_N => BG2_P2[1].ENA
RESET_N => BG2_P2[2].ENA
RESET_N => BG2_P2[3].ENA
RESET_N => BG2_P2[4].ENA
RESET_N => BG2_P2[5].ENA
RESET_N => BG2_P2[6].ENA
RESET_N => BG2_P2[7].ENA
RESET_N => BG2_P3[0].ENA
RESET_N => BG2_P3[1].ENA
RESET_N => BG2_P3[2].ENA
RESET_N => BG2_P3[3].ENA
RESET_N => BG2_P3[4].ENA
RESET_N => BG2_P3[5].ENA
RESET_N => BG2_P3[6].ENA
RESET_N => BG2_P3[7].ENA
RESET_N => BG2_P0[0].ENA
RESET_N => BG2_P0[1].ENA
RESET_N => BG2_P0[2].ENA
RESET_N => BG2_P0[3].ENA
RESET_N => BG2_P0[4].ENA
RESET_N => BG2_P0[5].ENA
RESET_N => BG2_P0[6].ENA
RESET_N => BG2_P0[7].ENA
RESET_N => BG2_P1[0].ENA
RESET_N => BG2_P1[1].ENA
RESET_N => BG2_P1[2].ENA
RESET_N => BG2_P1[3].ENA
RESET_N => BG2_P1[4].ENA
RESET_N => BG2_P1[5].ENA
RESET_N => BG2_P1[6].ENA
RESET_N => BG2_P1[7].ENA
RESET_N => BG2_PAL[0].ENA
RESET_N => BG2_PAL[1].ENA
RESET_N => BG2_PAL[2].ENA
RESET_N => BG2_PAL[3].ENA
RESET_N => TPX[0].ENA
RESET_N => TPX[1].ENA
RESET_N => TPX[2].ENA
RESET_N => BG2_MEM_A[0].ENA
RESET_N => BG2_MEM_A[1].ENA
RESET_N => BG2_MEM_A[2].ENA
RESET_N => BG2_MEM_A[3].ENA
RESET_N => BG2_MEM_A[4].ENA
RESET_N => BG2_MEM_A[5].ENA
RESET_N => BG2_MEM_A[6].ENA
RESET_N => BG2_MEM_A[7].ENA
RESET_N => BG2_MEM_A[8].ENA
RESET_N => BG2_MEM_A[9].ENA
RESET_N => BG_PAL[1].ENA
RESET_N => BG_PAL[2].ENA
RESET_N => BG_PAL[3].ENA
RESET_N => BG_RAM_A[0].ENA
RESET_N => BG_RAM_A[1].ENA
RESET_N => BG_RAM_A[2].ENA
RESET_N => BG_RAM_A[3].ENA
RESET_N => BG_RAM_A[4].ENA
RESET_N => BG_RAM_A[5].ENA
RESET_N => BG_RAM_A[6].ENA
RESET_N => BG_RAM_A[7].ENA
RESET_N => BG_RAM_A[8].ENA
RESET_N => BG_RAM_A[9].ENA
RESET_N => BG_RAM_A[10].ENA
RESET_N => BG_RAM_A[11].ENA
RESET_N => BG_RAM_A[12].ENA
RESET_N => BG_RAM_A[13].ENA
RESET_N => BG_RAM_A[14].ENA
RESET_N => BG_RAM_A[15].ENA
RESET_N => BG_P23[0].ENA
RESET_N => BG_P23[1].ENA
RESET_N => BG_P23[2].ENA
RESET_N => BG_P23[3].ENA
RESET_N => BG_P23[4].ENA
RESET_N => BG_P23[5].ENA
RESET_N => BG_P23[6].ENA
RESET_N => BG_P23[7].ENA
RESET_N => BG_P23[8].ENA
RESET_N => BG_P23[9].ENA
RESET_N => BG_P23[10].ENA
RESET_N => BG_P23[11].ENA
RESET_N => BG_P23[12].ENA
RESET_N => BG_P23[13].ENA
RESET_N => BG_P23[14].ENA
RESET_N => BG_P23[15].ENA
RESET_N => BG_P01[0].ENA
RESET_N => BG_P01[1].ENA
RESET_N => BG_P01[2].ENA
RESET_N => BG_P01[3].ENA
RESET_N => BG_P01[4].ENA
RESET_N => BG_P01[5].ENA
RESET_N => BG_P01[6].ENA
RESET_N => BG_P01[7].ENA
RESET_N => BG_P01[8].ENA
RESET_N => BG_P01[9].ENA
RESET_N => BG_P01[10].ENA
RESET_N => BG_P01[11].ENA
RESET_N => BG_P01[12].ENA
RESET_N => BG_P01[13].ENA
RESET_N => BG_P01[14].ENA
RESET_N => BG_P01[15].ENA
RESET_N => BG_CYC[0].ENA
RESET_N => BG_CYC[1].ENA
RESET_N => BG_CYC[2].ENA
RESET_N => TX_MAX[0].ENA
RESET_N => TX_MAX[1].ENA
RESET_N => TX_MAX[2].ENA
RESET_N => TX_MAX[3].ENA
RESET_N => TX_MAX[4].ENA
RESET_N => TX_MAX[5].ENA
RESET_N => TX_MAX[6].ENA
RESET_N => TX[0].ENA
RESET_N => TX[1].ENA
RESET_N => TX[2].ENA
RESET_N => TX[3].ENA
RESET_N => TX[4].ENA
RESET_N => TX[5].ENA
RESET_N => TX[6].ENA
RESET_N => BG_PX[0].ENA
RESET_N => BG_PX[1].ENA
RESET_N => BG_PX[2].ENA
RESET_N => BG_PX[3].ENA
RESET_N => BG_PX[4].ENA
RESET_N => BG_PX[5].ENA
RESET_N => BG_PX[6].ENA
RESET_N => BG_PX[7].ENA
RESET_N => BG_PX[8].ENA
RESET_N => BG_PX[9].ENA
RESET_N => BG_TX[0].ENA
RESET_N => BG_TX[1].ENA
RESET_N => BG_TX[2].ENA
RESET_N => BG_TX[3].ENA
RESET_N => BG_TX[4].ENA
RESET_N => BG_TX[5].ENA
RESET_N => BG_TX[6].ENA
RESET_N => BG_Y[0].ENA
RESET_N => BG_Y[1].ENA
RESET_N => BG_Y[2].ENA
RESET_N => BG_Y[3].ENA
RESET_N => BG_Y[4].ENA
RESET_N => BG_Y[5].ENA
RESET_N => BG_Y[6].ENA
RESET_N => BG_Y[7].ENA
RESET_N => BG_Y[8].ENA
RESET_N => HDW[1].ENA
RESET_N => HDW[2].ENA
RESET_N => HDW[3].ENA
RESET_N => HDW[4].ENA
RESET_N => HDW[5].ENA
RESET_N => HDW[6].ENA
A[0] => Mux1689.IN1
A[0] => Mux1690.IN1
A[0] => Mux1691.IN1
A[0] => Mux1692.IN1
A[0] => Mux1693.IN1
A[0] => Mux1694.IN2
A[0] => Mux1695.IN2
A[0] => Mux1696.IN2
A[0] => Mux1697.IN2
A[0] => Mux1698.IN2
A[0] => Mux1699.IN2
A[0] => Mux1700.IN2
A[0] => Mux1701.IN2
A[0] => Mux1702.IN2
A[0] => Mux1703.IN2
A[0] => Mux1704.IN2
A[0] => Mux1705.IN2
A[0] => Mux1706.IN2
A[0] => Mux1707.IN2
A[0] => Mux1708.IN2
A[0] => Mux1709.IN2
A[0] => Mux1710.IN2
A[0] => Mux1711.IN2
A[0] => Mux1712.IN2
A[0] => Mux1713.IN2
A[0] => Mux1714.IN2
A[0] => Mux1715.IN2
A[0] => Mux1716.IN2
A[0] => Mux1717.IN2
A[0] => Mux1718.IN2
A[0] => Mux1719.IN2
A[0] => Mux1720.IN2
A[0] => Mux1721.IN2
A[0] => Mux1722.IN2
A[0] => Mux1723.IN2
A[0] => Mux1724.IN2
A[0] => Mux1725.IN2
A[0] => Mux1726.IN2
A[0] => Mux1727.IN2
A[0] => Mux1728.IN2
A[0] => Mux1729.IN2
A[0] => Mux1730.IN2
A[0] => Mux1731.IN2
A[0] => Mux1732.IN2
A[0] => Mux1733.IN2
A[0] => Mux1734.IN2
A[0] => Mux1735.IN2
A[0] => Mux1736.IN2
A[0] => Mux1737.IN2
A[0] => Mux1738.IN2
A[0] => Mux1739.IN2
A[0] => Mux1740.IN2
A[0] => Mux1741.IN2
A[0] => Mux1742.IN2
A[0] => Mux1743.IN2
A[0] => Mux1744.IN2
A[0] => Mux1745.IN2
A[0] => Mux1746.IN2
A[0] => Mux1747.IN2
A[0] => Mux1748.IN2
A[0] => Mux1749.IN2
A[0] => Mux1750.IN2
A[0] => Mux1751.IN2
A[0] => Mux1752.IN2
A[0] => Mux1753.IN2
A[0] => Mux1754.IN2
A[0] => Mux1755.IN2
A[0] => Mux1756.IN2
A[0] => Mux1757.IN2
A[0] => Mux1758.IN2
A[0] => Mux1759.IN2
A[0] => Mux1760.IN2
A[0] => Mux1761.IN2
A[0] => Mux1762.IN2
A[0] => Mux1763.IN2
A[0] => Mux1764.IN2
A[0] => Mux1765.IN2
A[0] => Mux1766.IN2
A[0] => Mux1767.IN2
A[0] => Mux1768.IN2
A[0] => Mux1769.IN2
A[0] => Mux1770.IN2
A[0] => Mux1771.IN2
A[0] => Mux1772.IN2
A[0] => Mux1773.IN2
A[0] => Mux1774.IN2
A[0] => Mux1775.IN2
A[0] => Mux1776.IN2
A[0] => Mux1777.IN2
A[0] => Mux1778.IN2
A[0] => Mux1779.IN2
A[0] => Mux1780.IN2
A[0] => Mux1781.IN2
A[0] => Mux1782.IN2
A[0] => Mux1783.IN2
A[0] => Mux1784.IN2
A[0] => Mux1785.IN2
A[0] => Mux1786.IN2
A[0] => Mux1787.IN2
A[0] => Mux1788.IN2
A[0] => Mux1789.IN2
A[0] => Mux1790.IN2
A[0] => Mux1791.IN2
A[0] => Mux1792.IN2
A[0] => Mux1793.IN2
A[0] => Mux1794.IN2
A[0] => Mux1795.IN2
A[0] => Mux1796.IN2
A[0] => Mux1797.IN2
A[0] => Mux1798.IN2
A[0] => Mux1799.IN2
A[0] => Mux1800.IN2
A[0] => Mux1801.IN2
A[0] => Mux1802.IN2
A[0] => Mux1803.IN2
A[0] => Mux1804.IN2
A[0] => Mux1805.IN2
A[0] => Mux1806.IN2
A[0] => Mux1807.IN2
A[0] => Mux1808.IN2
A[0] => Mux1809.IN2
A[0] => Mux1810.IN2
A[0] => Mux1811.IN2
A[0] => Mux1812.IN2
A[0] => Mux1813.IN2
A[0] => Mux1814.IN2
A[0] => Mux1815.IN2
A[0] => Mux1816.IN2
A[0] => Mux1817.IN2
A[0] => Mux1818.IN2
A[0] => Mux1819.IN2
A[0] => Mux1820.IN2
A[0] => Mux1821.IN2
A[0] => Mux1822.IN2
A[0] => Mux1823.IN2
A[0] => Mux1824.IN2
A[0] => Mux1825.IN2
A[0] => Mux1826.IN2
A[0] => Mux1827.IN2
A[0] => Mux1828.IN3
A[0] => Mux1829.IN3
A[0] => Mux1830.IN3
A[0] => Mux1831.IN3
A[0] => Mux1832.IN3
A[0] => Mux1833.IN3
A[0] => Mux1834.IN3
A[0] => Mux1835.IN3
A[0] => Mux1836.IN3
A[0] => Mux1837.IN3
A[0] => Mux1838.IN3
A[0] => Mux1839.IN3
A[0] => Mux1840.IN3
A[0] => Mux1841.IN3
A[0] => Mux1842.IN3
A[0] => Mux1843.IN3
A[0] => Mux1844.IN5
A[0] => Mux1845.IN3
A[0] => Mux1846.IN3
A[0] => Mux1847.IN3
A[0] => Mux1848.IN3
A[0] => Mux1849.IN3
A[0] => Mux1850.IN3
A[0] => Mux1851.IN3
A[0] => Mux1852.IN3
A[0] => Mux1853.IN3
A[0] => Mux1854.IN3
A[0] => Mux1855.IN3
A[0] => Mux1856.IN3
A[0] => Mux1857.IN3
A[0] => Mux1858.IN3
A[0] => Mux1859.IN3
A[0] => Mux1860.IN3
A[0] => Mux1861.IN5
A[0] => Mux1862.IN3
A[0] => Mux1863.IN3
A[0] => Mux1864.IN3
A[0] => Mux1865.IN3
A[0] => Mux1866.IN3
A[0] => Mux1867.IN3
A[0] => Mux1868.IN3
A[0] => Mux1869.IN3
A[0] => Mux1870.IN3
A[0] => Mux1871.IN3
A[0] => Mux1872.IN3
A[0] => Mux1873.IN3
A[0] => Mux1874.IN3
A[0] => Mux1875.IN3
A[0] => Mux1876.IN3
A[0] => Mux1877.IN3
A[0] => Mux1878.IN5
A[0] => Mux1879.IN2
A[0] => Mux1880.IN2
A[0] => Mux1881.IN2
A[0] => Mux1882.IN2
A[0] => Mux1883.IN2
A[0] => Mux1884.IN2
A[0] => Mux1885.IN2
A[0] => Mux1886.IN2
A[0] => Mux1887.IN2
A[0] => Mux1888.IN2
A[0] => Mux1889.IN2
A[0] => Mux1890.IN2
A[0] => Mux1891.IN2
A[0] => Mux1892.IN2
A[0] => Mux1893.IN2
A[0] => Mux1894.IN2
A[0] => Mux1895.IN2
A[0] => Mux1896.IN2
A[0] => Mux1897.IN2
A[0] => Mux1898.IN2
A[0] => Mux1899.IN2
A[0] => Mux1900.IN2
A[0] => Mux1901.IN2
A[0] => Mux1902.IN2
A[0] => Mux1903.IN2
A[0] => Mux1904.IN2
A[0] => Mux1905.IN2
A[0] => Mux1906.IN2
A[0] => Mux1907.IN2
A[0] => Mux1908.IN2
A[0] => Mux1909.IN2
A[0] => Mux1910.IN2
A[0] => Mux1911.IN5
A[0] => Mux1912.IN5
A[0] => Mux1913.IN5
A[0] => Mux1914.IN5
A[0] => Mux1915.IN2
A[0] => Mux1916.IN2
A[0] => Mux1917.IN2
A[0] => Mux1918.IN2
A[0] => Mux1919.IN2
A[0] => Mux1920.IN2
A[0] => Mux1921.IN2
A[0] => Mux1922.IN2
A[0] => Mux1923.IN2
A[0] => Mux1924.IN2
A[0] => Mux1925.IN2
A[0] => Mux1926.IN2
A[0] => Mux1927.IN2
A[0] => Mux1928.IN2
A[0] => Mux1929.IN2
A[0] => Mux1930.IN2
A[0] => Mux1931.IN5
A[0] => Mux1932.IN5
A[0] => Mux1949.IN3
A[0] => Mux1950.IN2
A[0] => Mux1951.IN2
A[0] => Mux1952.IN2
A[0] => Mux1953.IN2
A[0] => Mux1954.IN2
A[0] => Mux1955.IN2
A[0] => Mux1956.IN2
A[0] => Mux1957.IN5
A[0] => Mux1958.IN2
A[0] => Mux1959.IN2
A[0] => Mux1960.IN2
A[0] => Mux1961.IN2
A[0] => Mux1962.IN2
A[0] => Mux1963.IN2
A[0] => Mux1964.IN2
A[0] => Mux1965.IN2
A[0] => Mux1966.IN2
A[0] => Mux1967.IN2
A[0] => Mux1968.IN2
A[0] => Mux1969.IN2
A[0] => Mux1970.IN2
A[0] => Mux1971.IN2
A[0] => Mux1972.IN2
A[0] => Mux1973.IN2
A[0] => Mux1974.IN2
A[0] => Mux1975.IN2
A[0] => Mux1976.IN2
A[0] => Mux1977.IN2
A[0] => Mux1978.IN2
A[0] => Mux1979.IN2
A[0] => Mux1980.IN2
A[0] => Mux1981.IN2
A[0] => Mux1982.IN2
A[0] => Mux1983.IN2
A[0] => Mux1984.IN2
A[0] => Mux1985.IN2
A[0] => Mux1986.IN2
A[0] => Mux1987.IN2
A[0] => Mux1988.IN2
A[0] => Mux1989.IN2
A[0] => Mux1990.IN5
A[0] => Mux1991.IN5
A[0] => PREV_A.DATAB
A[0] => PREV_A.DATAB
A[0] => Equal33.IN1
A[1] => Mux1689.IN0
A[1] => Mux1690.IN0
A[1] => Mux1691.IN0
A[1] => Mux1692.IN0
A[1] => Mux1693.IN0
A[1] => Mux1694.IN1
A[1] => Mux1695.IN1
A[1] => Mux1696.IN1
A[1] => Mux1697.IN1
A[1] => Mux1698.IN1
A[1] => Mux1699.IN1
A[1] => Mux1700.IN1
A[1] => Mux1701.IN1
A[1] => Mux1702.IN1
A[1] => Mux1703.IN1
A[1] => Mux1704.IN1
A[1] => Mux1705.IN1
A[1] => Mux1706.IN1
A[1] => Mux1707.IN1
A[1] => Mux1708.IN1
A[1] => Mux1709.IN1
A[1] => Mux1710.IN1
A[1] => Mux1711.IN1
A[1] => Mux1712.IN1
A[1] => Mux1713.IN1
A[1] => Mux1714.IN1
A[1] => Mux1715.IN1
A[1] => Mux1716.IN1
A[1] => Mux1717.IN1
A[1] => Mux1718.IN1
A[1] => Mux1719.IN1
A[1] => Mux1720.IN1
A[1] => Mux1721.IN1
A[1] => Mux1722.IN1
A[1] => Mux1723.IN1
A[1] => Mux1724.IN1
A[1] => Mux1725.IN1
A[1] => Mux1726.IN1
A[1] => Mux1727.IN1
A[1] => Mux1728.IN1
A[1] => Mux1729.IN1
A[1] => Mux1730.IN1
A[1] => Mux1731.IN1
A[1] => Mux1732.IN1
A[1] => Mux1733.IN1
A[1] => Mux1734.IN1
A[1] => Mux1735.IN1
A[1] => Mux1736.IN1
A[1] => Mux1737.IN1
A[1] => Mux1738.IN1
A[1] => Mux1739.IN1
A[1] => Mux1740.IN1
A[1] => Mux1741.IN1
A[1] => Mux1742.IN1
A[1] => Mux1743.IN1
A[1] => Mux1744.IN1
A[1] => Mux1745.IN1
A[1] => Mux1746.IN1
A[1] => Mux1747.IN1
A[1] => Mux1748.IN1
A[1] => Mux1749.IN1
A[1] => Mux1750.IN1
A[1] => Mux1751.IN1
A[1] => Mux1752.IN1
A[1] => Mux1753.IN1
A[1] => Mux1754.IN1
A[1] => Mux1755.IN1
A[1] => Mux1756.IN1
A[1] => Mux1757.IN1
A[1] => Mux1758.IN1
A[1] => Mux1759.IN1
A[1] => Mux1760.IN1
A[1] => Mux1761.IN1
A[1] => Mux1762.IN1
A[1] => Mux1763.IN1
A[1] => Mux1764.IN1
A[1] => Mux1765.IN1
A[1] => Mux1766.IN1
A[1] => Mux1767.IN1
A[1] => Mux1768.IN1
A[1] => Mux1769.IN1
A[1] => Mux1770.IN1
A[1] => Mux1771.IN1
A[1] => Mux1772.IN1
A[1] => Mux1773.IN1
A[1] => Mux1774.IN1
A[1] => Mux1775.IN1
A[1] => Mux1776.IN1
A[1] => Mux1777.IN1
A[1] => Mux1778.IN1
A[1] => Mux1779.IN1
A[1] => Mux1780.IN1
A[1] => Mux1781.IN1
A[1] => Mux1782.IN1
A[1] => Mux1783.IN1
A[1] => Mux1784.IN1
A[1] => Mux1785.IN1
A[1] => Mux1786.IN1
A[1] => Mux1787.IN1
A[1] => Mux1788.IN1
A[1] => Mux1789.IN1
A[1] => Mux1790.IN1
A[1] => Mux1791.IN1
A[1] => Mux1792.IN1
A[1] => Mux1793.IN1
A[1] => Mux1794.IN1
A[1] => Mux1795.IN1
A[1] => Mux1796.IN1
A[1] => Mux1797.IN1
A[1] => Mux1798.IN1
A[1] => Mux1799.IN1
A[1] => Mux1800.IN1
A[1] => Mux1801.IN1
A[1] => Mux1802.IN1
A[1] => Mux1803.IN1
A[1] => Mux1804.IN1
A[1] => Mux1805.IN1
A[1] => Mux1806.IN1
A[1] => Mux1807.IN1
A[1] => Mux1808.IN1
A[1] => Mux1809.IN1
A[1] => Mux1810.IN1
A[1] => Mux1811.IN1
A[1] => Mux1812.IN1
A[1] => Mux1813.IN1
A[1] => Mux1814.IN1
A[1] => Mux1815.IN1
A[1] => Mux1816.IN1
A[1] => Mux1817.IN1
A[1] => Mux1818.IN1
A[1] => Mux1819.IN1
A[1] => Mux1820.IN1
A[1] => Mux1821.IN1
A[1] => Mux1822.IN1
A[1] => Mux1823.IN1
A[1] => Mux1824.IN1
A[1] => Mux1825.IN1
A[1] => Mux1826.IN1
A[1] => Mux1827.IN1
A[1] => Mux1828.IN2
A[1] => Mux1829.IN2
A[1] => Mux1830.IN2
A[1] => Mux1831.IN2
A[1] => Mux1832.IN2
A[1] => Mux1833.IN2
A[1] => Mux1834.IN2
A[1] => Mux1835.IN2
A[1] => Mux1836.IN2
A[1] => Mux1837.IN2
A[1] => Mux1838.IN2
A[1] => Mux1839.IN2
A[1] => Mux1840.IN2
A[1] => Mux1841.IN2
A[1] => Mux1842.IN2
A[1] => Mux1843.IN2
A[1] => Mux1844.IN4
A[1] => Mux1845.IN2
A[1] => Mux1846.IN2
A[1] => Mux1847.IN2
A[1] => Mux1848.IN2
A[1] => Mux1849.IN2
A[1] => Mux1850.IN2
A[1] => Mux1851.IN2
A[1] => Mux1852.IN2
A[1] => Mux1853.IN2
A[1] => Mux1854.IN2
A[1] => Mux1855.IN2
A[1] => Mux1856.IN2
A[1] => Mux1857.IN2
A[1] => Mux1858.IN2
A[1] => Mux1859.IN2
A[1] => Mux1860.IN2
A[1] => Mux1861.IN4
A[1] => Mux1862.IN2
A[1] => Mux1863.IN2
A[1] => Mux1864.IN2
A[1] => Mux1865.IN2
A[1] => Mux1866.IN2
A[1] => Mux1867.IN2
A[1] => Mux1868.IN2
A[1] => Mux1869.IN2
A[1] => Mux1870.IN2
A[1] => Mux1871.IN2
A[1] => Mux1872.IN2
A[1] => Mux1873.IN2
A[1] => Mux1874.IN2
A[1] => Mux1875.IN2
A[1] => Mux1876.IN2
A[1] => Mux1877.IN2
A[1] => Mux1878.IN4
A[1] => Mux1879.IN1
A[1] => Mux1880.IN1
A[1] => Mux1881.IN1
A[1] => Mux1882.IN1
A[1] => Mux1883.IN1
A[1] => Mux1884.IN1
A[1] => Mux1885.IN1
A[1] => Mux1886.IN1
A[1] => Mux1887.IN1
A[1] => Mux1888.IN1
A[1] => Mux1889.IN1
A[1] => Mux1890.IN1
A[1] => Mux1891.IN1
A[1] => Mux1892.IN1
A[1] => Mux1893.IN1
A[1] => Mux1894.IN1
A[1] => Mux1895.IN1
A[1] => Mux1896.IN1
A[1] => Mux1897.IN1
A[1] => Mux1898.IN1
A[1] => Mux1899.IN1
A[1] => Mux1900.IN1
A[1] => Mux1901.IN1
A[1] => Mux1902.IN1
A[1] => Mux1903.IN1
A[1] => Mux1904.IN1
A[1] => Mux1905.IN1
A[1] => Mux1906.IN1
A[1] => Mux1907.IN1
A[1] => Mux1908.IN1
A[1] => Mux1909.IN1
A[1] => Mux1910.IN1
A[1] => Mux1911.IN4
A[1] => Mux1912.IN4
A[1] => Mux1913.IN4
A[1] => Mux1914.IN4
A[1] => Mux1915.IN1
A[1] => Mux1916.IN1
A[1] => Mux1917.IN1
A[1] => Mux1918.IN1
A[1] => Mux1919.IN1
A[1] => Mux1920.IN1
A[1] => Mux1921.IN1
A[1] => Mux1922.IN1
A[1] => Mux1923.IN1
A[1] => Mux1924.IN1
A[1] => Mux1925.IN1
A[1] => Mux1926.IN1
A[1] => Mux1927.IN1
A[1] => Mux1928.IN1
A[1] => Mux1929.IN1
A[1] => Mux1930.IN1
A[1] => Mux1931.IN4
A[1] => Mux1932.IN4
A[1] => Mux1949.IN2
A[1] => Mux1950.IN1
A[1] => Mux1951.IN1
A[1] => Mux1952.IN1
A[1] => Mux1953.IN1
A[1] => Mux1954.IN1
A[1] => Mux1955.IN1
A[1] => Mux1956.IN1
A[1] => Mux1957.IN4
A[1] => Mux1958.IN1
A[1] => Mux1959.IN1
A[1] => Mux1960.IN1
A[1] => Mux1961.IN1
A[1] => Mux1962.IN1
A[1] => Mux1963.IN1
A[1] => Mux1964.IN1
A[1] => Mux1965.IN1
A[1] => Mux1966.IN1
A[1] => Mux1967.IN1
A[1] => Mux1968.IN1
A[1] => Mux1969.IN1
A[1] => Mux1970.IN1
A[1] => Mux1971.IN1
A[1] => Mux1972.IN1
A[1] => Mux1973.IN1
A[1] => Mux1974.IN1
A[1] => Mux1975.IN1
A[1] => Mux1976.IN1
A[1] => Mux1977.IN1
A[1] => Mux1978.IN1
A[1] => Mux1979.IN1
A[1] => Mux1980.IN1
A[1] => Mux1981.IN1
A[1] => Mux1982.IN1
A[1] => Mux1983.IN1
A[1] => Mux1984.IN1
A[1] => Mux1985.IN1
A[1] => Mux1986.IN1
A[1] => Mux1987.IN1
A[1] => Mux1988.IN1
A[1] => Mux1989.IN1
A[1] => Mux1990.IN4
A[1] => Mux1991.IN4
A[1] => PREV_A.DATAB
A[1] => PREV_A.DATAB
A[1] => Equal33.IN0
CE_N => process_9.IN0
CE_N => process_9.IN0
CE_N => process_9.IN1
WR_N => process_9.IN1
WR_N => process_9.IN0
RD_N => process_9.IN1
RD_N => process_9.IN1
DI[0] => Mux1410.IN0
DI[0] => Mux1418.IN0
DI[0] => Mux1426.IN0
DI[0] => Mux1432.IN0
DI[0] => Mux1440.IN0
DI[0] => Mux1448.IN0
DI[0] => Mux1456.IN0
DI[0] => Mux1464.IN0
DI[0] => Mux1469.IN0
DI[0] => Mux1476.IN0
DI[0] => Mux1484.IN0
DI[0] => Mux1492.IN0
DI[0] => Mux1497.IN0
DI[0] => Mux1513.IN0
DI[0] => Mux1529.IN0
DI[0] => Mux1545.IN0
DI[0] => Mux1553.IN0
DI[0] => Mux1561.IN0
DI[0] => Mux1569.IN0
DI[0] => Mux1577.IN0
DI[0] => Mux1597.IN0
DI[0] => Mux1609.IN0
DI[0] => Mux1611.IN0
DI[0] => Mux1612.IN0
DI[0] => Mux1619.IN0
DI[0] => Mux1627.IN0
DI[0] => Mux1628.IN0
DI[0] => Mux1636.IN0
DI[0] => Mux1653.IN0
DI[0] => Mux1670.IN0
DI[0] => Mux1687.IN0
DI[0] => Mux1693.IN2
DI[1] => Mux1409.IN0
DI[1] => Mux1417.IN0
DI[1] => Mux1425.IN0
DI[1] => Mux1431.IN0
DI[1] => Mux1439.IN0
DI[1] => Mux1447.IN0
DI[1] => Mux1455.IN0
DI[1] => Mux1463.IN0
DI[1] => Mux1468.IN0
DI[1] => Mux1475.IN0
DI[1] => Mux1483.IN0
DI[1] => Mux1491.IN0
DI[1] => Mux1496.IN0
DI[1] => Mux1512.IN0
DI[1] => Mux1528.IN0
DI[1] => Mux1544.IN0
DI[1] => Mux1552.IN0
DI[1] => Mux1560.IN0
DI[1] => Mux1568.IN0
DI[1] => Mux1576.IN0
DI[1] => Mux1596.IN0
DI[1] => Mux1608.IN0
DI[1] => Mux1610.IN0
DI[1] => Mux1618.IN0
DI[1] => Mux1626.IN0
DI[1] => Mux1635.IN0
DI[1] => Mux1652.IN0
DI[1] => Mux1669.IN0
DI[1] => Mux1686.IN0
DI[1] => Mux1692.IN2
DI[2] => Mux1408.IN0
DI[2] => Mux1416.IN0
DI[2] => Mux1424.IN0
DI[2] => Mux1430.IN0
DI[2] => Mux1438.IN0
DI[2] => Mux1446.IN0
DI[2] => Mux1454.IN0
DI[2] => Mux1462.IN0
DI[2] => Mux1467.IN0
DI[2] => Mux1474.IN0
DI[2] => Mux1482.IN0
DI[2] => Mux1490.IN0
DI[2] => Mux1495.IN0
DI[2] => Mux1511.IN0
DI[2] => Mux1527.IN0
DI[2] => Mux1543.IN0
DI[2] => Mux1551.IN0
DI[2] => Mux1559.IN0
DI[2] => Mux1567.IN0
DI[2] => Mux1575.IN0
DI[2] => Mux1595.IN0
DI[2] => Mux1617.IN0
DI[2] => Mux1625.IN0
DI[2] => Mux1634.IN0
DI[2] => Mux1651.IN0
DI[2] => Mux1668.IN0
DI[2] => Mux1685.IN0
DI[2] => Mux1691.IN2
DI[3] => Mux1407.IN0
DI[3] => Mux1415.IN0
DI[3] => Mux1423.IN0
DI[3] => Mux1429.IN0
DI[3] => Mux1437.IN0
DI[3] => Mux1445.IN0
DI[3] => Mux1453.IN0
DI[3] => Mux1461.IN0
DI[3] => Mux1466.IN0
DI[3] => Mux1473.IN0
DI[3] => Mux1481.IN0
DI[3] => Mux1489.IN0
DI[3] => Mux1494.IN0
DI[3] => Mux1510.IN0
DI[3] => Mux1526.IN0
DI[3] => Mux1542.IN0
DI[3] => Mux1550.IN0
DI[3] => Mux1558.IN0
DI[3] => Mux1566.IN0
DI[3] => Mux1574.IN0
DI[3] => Mux1594.IN0
DI[3] => Mux1607.IN0
DI[3] => Mux1616.IN0
DI[3] => Mux1624.IN0
DI[3] => Mux1633.IN0
DI[3] => Mux1650.IN0
DI[3] => Mux1667.IN0
DI[3] => Mux1684.IN0
DI[3] => Mux1690.IN2
DI[4] => Mux1406.IN0
DI[4] => Mux1414.IN0
DI[4] => Mux1422.IN0
DI[4] => Mux1436.IN0
DI[4] => Mux1444.IN0
DI[4] => Mux1452.IN0
DI[4] => Mux1460.IN0
DI[4] => Mux1465.IN0
DI[4] => Mux1472.IN0
DI[4] => Mux1480.IN0
DI[4] => Mux1488.IN0
DI[4] => Mux1493.IN0
DI[4] => Mux1509.IN0
DI[4] => Mux1525.IN0
DI[4] => Mux1541.IN0
DI[4] => Mux1549.IN0
DI[4] => Mux1557.IN0
DI[4] => Mux1565.IN0
DI[4] => Mux1573.IN0
DI[4] => Mux1593.IN0
DI[4] => Mux1606.IN0
DI[4] => Mux1615.IN0
DI[4] => Mux1623.IN0
DI[4] => Mux1632.IN0
DI[4] => Mux1649.IN0
DI[4] => Mux1666.IN0
DI[4] => Mux1683.IN0
DI[4] => Mux1689.IN2
DI[5] => Mux1405.IN0
DI[5] => Mux1413.IN0
DI[5] => Mux1421.IN0
DI[5] => Mux1435.IN0
DI[5] => Mux1443.IN0
DI[5] => Mux1451.IN0
DI[5] => Mux1459.IN0
DI[5] => Mux1471.IN0
DI[5] => Mux1479.IN0
DI[5] => Mux1487.IN0
DI[5] => Mux1508.IN0
DI[5] => Mux1524.IN0
DI[5] => Mux1540.IN0
DI[5] => Mux1548.IN0
DI[5] => Mux1556.IN0
DI[5] => Mux1564.IN0
DI[5] => Mux1572.IN0
DI[5] => Mux1592.IN0
DI[5] => Mux1614.IN0
DI[5] => Mux1622.IN0
DI[5] => Mux1631.IN0
DI[5] => Mux1648.IN0
DI[5] => Mux1665.IN0
DI[5] => Mux1682.IN0
DI[6] => Mux1404.IN0
DI[6] => Mux1412.IN0
DI[6] => Mux1420.IN0
DI[6] => Mux1428.IN0
DI[6] => Mux1434.IN0
DI[6] => Mux1442.IN0
DI[6] => Mux1450.IN0
DI[6] => Mux1458.IN0
DI[6] => Mux1470.IN0
DI[6] => Mux1478.IN0
DI[6] => Mux1486.IN0
DI[6] => Mux1507.IN0
DI[6] => Mux1523.IN0
DI[6] => Mux1539.IN0
DI[6] => Mux1547.IN0
DI[6] => Mux1555.IN0
DI[6] => Mux1563.IN0
DI[6] => Mux1571.IN0
DI[6] => Mux1591.IN0
DI[6] => Mux1613.IN0
DI[6] => Mux1621.IN0
DI[6] => Mux1630.IN0
DI[6] => Mux1647.IN0
DI[6] => Mux1664.IN0
DI[6] => Mux1681.IN0
DI[7] => Mux1403.IN0
DI[7] => Mux1411.IN0
DI[7] => Mux1419.IN0
DI[7] => Mux1427.IN0
DI[7] => Mux1433.IN0
DI[7] => Mux1441.IN0
DI[7] => Mux1449.IN0
DI[7] => Mux1457.IN0
DI[7] => Mux1477.IN0
DI[7] => Mux1485.IN0
DI[7] => Mux1506.IN0
DI[7] => Mux1522.IN0
DI[7] => Mux1538.IN0
DI[7] => Mux1546.IN0
DI[7] => Mux1554.IN0
DI[7] => Mux1562.IN0
DI[7] => Mux1570.IN0
DI[7] => Mux1590.IN0
DI[7] => Mux1620.IN0
DI[7] => Mux1629.IN0
DI[7] => Mux1646.IN0
DI[7] => Mux1663.IN0
DI[7] => Mux1680.IN0
DO[0] <= DO_FF[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_FF[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_FF[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_FF[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_FF[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_FF[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_FF[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_FF[7].DB_MAX_OUTPUT_PORT_TYPE
BUSY_N <= BUSY_N_FF.DB_MAX_OUTPUT_PORT_TYPE
IRQ_N <= IRQ_N_FF.DB_MAX_OUTPUT_PORT_TYPE
COLNO[0] <= COLNO_FF[0].DB_MAX_OUTPUT_PORT_TYPE
COLNO[1] <= COLNO_FF[1].DB_MAX_OUTPUT_PORT_TYPE
COLNO[2] <= COLNO_FF[2].DB_MAX_OUTPUT_PORT_TYPE
COLNO[3] <= COLNO_FF[3].DB_MAX_OUTPUT_PORT_TYPE
COLNO[4] <= COLNO_FF[4].DB_MAX_OUTPUT_PORT_TYPE
COLNO[5] <= COLNO_FF[5].DB_MAX_OUTPUT_PORT_TYPE
COLNO[6] <= COLNO_FF[6].DB_MAX_OUTPUT_PORT_TYPE
COLNO[7] <= COLNO_FF[7].DB_MAX_OUTPUT_PORT_TYPE
COLNO[8] <= COLNO_FF[8].DB_MAX_OUTPUT_PORT_TYPE
CLKEN => HS_N_PREV.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => X.OUTPUTSELECT
CLKEN => Y_UPDATE.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => HDW.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_START.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_REN_END.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => X_BG_START.OUTPUTSELECT
CLKEN => BG_ACTIVE.OUTPUTSELECT
CLKEN => REN_ACTIVE.OUTPUTSELECT
CLKEN => SP1_ACTIVE.OUTPUTSELECT
CLKEN => SP2_ACTIVE.OUTPUTSELECT
CLKEN => VS_N_PREV.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => Y.OUTPUTSELECT
CLKEN => SP_ON.OUTPUTSELECT
CLKEN => BG_ON.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_DISP_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_START.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_BGREN_END.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_START.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_SP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => Y_DISP_END.OUTPUTSELECT
CLKEN => BURST.OUTPUTSELECT
CLKEN => IRQ_VBL_SET.OUTPUTSELECT
CLKEN => DMAS_DY.OUTPUTSELECT
CLKEN => DMAS_DY.OUTPUTSELECT
CLKEN => DMAS_DY.OUTPUTSELECT
CLKEN => DMAS_DY.OUTPUTSELECT
CLKEN => DMAS_ACTIVE.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => RCNT.OUTPUTSELECT
CLKEN => IRQ_RCR_SET.OUTPUTSELECT
CLKEN => DMA_ACTIVE.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG_CYC.OUTPUTSELECT
CLKEN => BG_CYC.OUTPUTSELECT
CLKEN => BG_CYC.OUTPUTSELECT
CLKEN => BG_BUSY2.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG_RAM_REQ.OUTPUTSELECT
CLKEN => BG_PAL.OUTPUTSELECT
CLKEN => BG_PAL.OUTPUTSELECT
CLKEN => BG_PAL.OUTPUTSELECT
CLKEN => BG_PAL.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG_RAM_A.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P01.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => BG_P23.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => TX.OUTPUTSELECT
CLKEN => BG2_REQ.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => BG1.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP_RAM_REQ.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP_CYC.OUTPUTSELECT
CLKEN => SP_CYC.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP2.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_BUF.OUTPUTSELECT
CLKEN => SP_CUR.OUTPUTSELECT
CLKEN => SP_CUR.OUTPUTSELECT
CLKEN => SP_CUR.OUTPUTSELECT
CLKEN => SP_CUR.OUTPUTSELECT
CLKEN => REN.OUTPUTSELECT
CLKEN => REN.OUTPUTSELECT
CLKEN => REN.OUTPUTSELECT
CLKEN => REN.OUTPUTSELECT
CLKEN => process_7.IN1
CLKEN => process_8.IN1
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_SAT_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS_RAM_A.OUTPUTSELECT
CLKEN => DMAS.OUTPUTSELECT
CLKEN => DMAS.OUTPUTSELECT
CLKEN => DMAS.OUTPUTSELECT
CLKEN => DMAS.OUTPUTSELECT
CLKEN => DMAS.OUTPUTSELECT
CLKEN => DMAS_DMAS_CLR.OUTPUTSELECT
CLKEN => DMAS_BUSY.OUTPUTSELECT
HS_N => HS_N_PREV.DATAB
HS_N => process_0.IN1
VS_N => process_0.IN1
VS_N => VS_N_PREV.DATAB
RAM_A[0] <= RAM_A_FF[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[1] <= RAM_A_FF[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[2] <= RAM_A_FF[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[3] <= RAM_A_FF[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[4] <= RAM_A_FF[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[5] <= RAM_A_FF[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[6] <= RAM_A_FF[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[7] <= RAM_A_FF[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[8] <= RAM_A_FF[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[9] <= RAM_A_FF[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[10] <= RAM_A_FF[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[11] <= RAM_A_FF[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[12] <= RAM_A_FF[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[13] <= RAM_A_FF[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[14] <= RAM_A_FF[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_A[15] <= RAM_A_FF[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_CE_N <= RAM_CE_N_FF.DB_MAX_OUTPUT_PORT_TYPE
RAM_OE_N <= RAM_OE_N_FF.DB_MAX_OUTPUT_PORT_TYPE
RAM_WE_N <= RAM_WE_N_FF.DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[0] <= RAM_DI_FF[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[1] <= RAM_DI_FF[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[2] <= RAM_DI_FF[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[3] <= RAM_DI_FF[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[4] <= RAM_DI_FF[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[5] <= RAM_DI_FF[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[6] <= RAM_DI_FF[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[7] <= RAM_DI_FF[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[8] <= RAM_DI_FF[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[9] <= RAM_DI_FF[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[10] <= RAM_DI_FF[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[11] <= RAM_DI_FF[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[12] <= RAM_DI_FF[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[13] <= RAM_DI_FF[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[14] <= RAM_DI_FF[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_DI[15] <= RAM_DI_FF[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_DO[0] => DMA_RAM_DO.DATAB
RAM_DO[0] => CPU_RAM_DO.DATAB
RAM_DO[0] => BG_RAM_DO.DATAB
RAM_DO[0] => SP_RAM_DO.DATAB
RAM_DO[0] => DMAS_RAM_DO.DATAB
RAM_DO[1] => DMA_RAM_DO.DATAB
RAM_DO[1] => CPU_RAM_DO.DATAB
RAM_DO[1] => BG_RAM_DO.DATAB
RAM_DO[1] => SP_RAM_DO.DATAB
RAM_DO[1] => DMAS_RAM_DO.DATAB
RAM_DO[2] => DMA_RAM_DO.DATAB
RAM_DO[2] => CPU_RAM_DO.DATAB
RAM_DO[2] => BG_RAM_DO.DATAB
RAM_DO[2] => SP_RAM_DO.DATAB
RAM_DO[2] => DMAS_RAM_DO.DATAB
RAM_DO[3] => DMA_RAM_DO.DATAB
RAM_DO[3] => CPU_RAM_DO.DATAB
RAM_DO[3] => BG_RAM_DO.DATAB
RAM_DO[3] => SP_RAM_DO.DATAB
RAM_DO[3] => DMAS_RAM_DO.DATAB
RAM_DO[4] => DMA_RAM_DO.DATAB
RAM_DO[4] => CPU_RAM_DO.DATAB
RAM_DO[4] => BG_RAM_DO.DATAB
RAM_DO[4] => SP_RAM_DO.DATAB
RAM_DO[4] => DMAS_RAM_DO.DATAB
RAM_DO[5] => DMA_RAM_DO.DATAB
RAM_DO[5] => CPU_RAM_DO.DATAB
RAM_DO[5] => BG_RAM_DO.DATAB
RAM_DO[5] => SP_RAM_DO.DATAB
RAM_DO[5] => DMAS_RAM_DO.DATAB
RAM_DO[6] => DMA_RAM_DO.DATAB
RAM_DO[6] => CPU_RAM_DO.DATAB
RAM_DO[6] => BG_RAM_DO.DATAB
RAM_DO[6] => SP_RAM_DO.DATAB
RAM_DO[6] => DMAS_RAM_DO.DATAB
RAM_DO[7] => DMA_RAM_DO.DATAB
RAM_DO[7] => CPU_RAM_DO.DATAB
RAM_DO[7] => BG_RAM_DO.DATAB
RAM_DO[7] => SP_RAM_DO.DATAB
RAM_DO[7] => DMAS_RAM_DO.DATAB
RAM_DO[8] => DMA_RAM_DO.DATAB
RAM_DO[8] => CPU_RAM_DO.DATAB
RAM_DO[8] => BG_RAM_DO.DATAB
RAM_DO[8] => SP_RAM_DO.DATAB
RAM_DO[8] => DMAS_RAM_DO.DATAB
RAM_DO[9] => DMA_RAM_DO.DATAB
RAM_DO[9] => CPU_RAM_DO.DATAB
RAM_DO[9] => BG_RAM_DO.DATAB
RAM_DO[9] => SP_RAM_DO.DATAB
RAM_DO[9] => DMAS_RAM_DO.DATAB
RAM_DO[10] => DMA_RAM_DO.DATAB
RAM_DO[10] => CPU_RAM_DO.DATAB
RAM_DO[10] => BG_RAM_DO.DATAB
RAM_DO[10] => SP_RAM_DO.DATAB
RAM_DO[10] => DMAS_RAM_DO.DATAB
RAM_DO[11] => DMA_RAM_DO.DATAB
RAM_DO[11] => CPU_RAM_DO.DATAB
RAM_DO[11] => BG_RAM_DO.DATAB
RAM_DO[11] => SP_RAM_DO.DATAB
RAM_DO[11] => DMAS_RAM_DO.DATAB
RAM_DO[12] => DMA_RAM_DO.DATAB
RAM_DO[12] => CPU_RAM_DO.DATAB
RAM_DO[12] => BG_RAM_DO.DATAB
RAM_DO[12] => SP_RAM_DO.DATAB
RAM_DO[12] => DMAS_RAM_DO.DATAB
RAM_DO[13] => DMA_RAM_DO.DATAB
RAM_DO[13] => CPU_RAM_DO.DATAB
RAM_DO[13] => BG_RAM_DO.DATAB
RAM_DO[13] => SP_RAM_DO.DATAB
RAM_DO[13] => DMAS_RAM_DO.DATAB
RAM_DO[14] => DMA_RAM_DO.DATAB
RAM_DO[14] => CPU_RAM_DO.DATAB
RAM_DO[14] => BG_RAM_DO.DATAB
RAM_DO[14] => SP_RAM_DO.DATAB
RAM_DO[14] => DMAS_RAM_DO.DATAB
RAM_DO[15] => DMA_RAM_DO.DATAB
RAM_DO[15] => CPU_RAM_DO.DATAB
RAM_DO[15] => BG_RAM_DO.DATAB
RAM_DO[15] => SP_RAM_DO.DATAB
RAM_DO[15] => DMAS_RAM_DO.DATAB


|vdc_top|huc6270:VDC|linebuf:bg_buf
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|vdc_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component
wren_a => altsyncram_5l52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5l52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5l52:auto_generated.data_a[0]
data_a[1] => altsyncram_5l52:auto_generated.data_a[1]
data_a[2] => altsyncram_5l52:auto_generated.data_a[2]
data_a[3] => altsyncram_5l52:auto_generated.data_a[3]
data_a[4] => altsyncram_5l52:auto_generated.data_a[4]
data_a[5] => altsyncram_5l52:auto_generated.data_a[5]
data_a[6] => altsyncram_5l52:auto_generated.data_a[6]
data_a[7] => altsyncram_5l52:auto_generated.data_a[7]
data_b[0] => altsyncram_5l52:auto_generated.data_b[0]
data_b[1] => altsyncram_5l52:auto_generated.data_b[1]
data_b[2] => altsyncram_5l52:auto_generated.data_b[2]
data_b[3] => altsyncram_5l52:auto_generated.data_b[3]
data_b[4] => altsyncram_5l52:auto_generated.data_b[4]
data_b[5] => altsyncram_5l52:auto_generated.data_b[5]
data_b[6] => altsyncram_5l52:auto_generated.data_b[6]
data_b[7] => altsyncram_5l52:auto_generated.data_b[7]
address_a[0] => altsyncram_5l52:auto_generated.address_a[0]
address_a[1] => altsyncram_5l52:auto_generated.address_a[1]
address_a[2] => altsyncram_5l52:auto_generated.address_a[2]
address_a[3] => altsyncram_5l52:auto_generated.address_a[3]
address_a[4] => altsyncram_5l52:auto_generated.address_a[4]
address_a[5] => altsyncram_5l52:auto_generated.address_a[5]
address_a[6] => altsyncram_5l52:auto_generated.address_a[6]
address_a[7] => altsyncram_5l52:auto_generated.address_a[7]
address_a[8] => altsyncram_5l52:auto_generated.address_a[8]
address_a[9] => altsyncram_5l52:auto_generated.address_a[9]
address_b[0] => altsyncram_5l52:auto_generated.address_b[0]
address_b[1] => altsyncram_5l52:auto_generated.address_b[1]
address_b[2] => altsyncram_5l52:auto_generated.address_b[2]
address_b[3] => altsyncram_5l52:auto_generated.address_b[3]
address_b[4] => altsyncram_5l52:auto_generated.address_b[4]
address_b[5] => altsyncram_5l52:auto_generated.address_b[5]
address_b[6] => altsyncram_5l52:auto_generated.address_b[6]
address_b[7] => altsyncram_5l52:auto_generated.address_b[7]
address_b[8] => altsyncram_5l52:auto_generated.address_b[8]
address_b[9] => altsyncram_5l52:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5l52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5l52:auto_generated.q_a[0]
q_a[1] <= altsyncram_5l52:auto_generated.q_a[1]
q_a[2] <= altsyncram_5l52:auto_generated.q_a[2]
q_a[3] <= altsyncram_5l52:auto_generated.q_a[3]
q_a[4] <= altsyncram_5l52:auto_generated.q_a[4]
q_a[5] <= altsyncram_5l52:auto_generated.q_a[5]
q_a[6] <= altsyncram_5l52:auto_generated.q_a[6]
q_a[7] <= altsyncram_5l52:auto_generated.q_a[7]
q_b[0] <= altsyncram_5l52:auto_generated.q_b[0]
q_b[1] <= altsyncram_5l52:auto_generated.q_b[1]
q_b[2] <= altsyncram_5l52:auto_generated.q_b[2]
q_b[3] <= altsyncram_5l52:auto_generated.q_b[3]
q_b[4] <= altsyncram_5l52:auto_generated.q_b[4]
q_b[5] <= altsyncram_5l52:auto_generated.q_b[5]
q_b[6] <= altsyncram_5l52:auto_generated.q_b[6]
q_b[7] <= altsyncram_5l52:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vdc_top|huc6270:VDC|linebuf:bg_buf|altsyncram:altsyncram_component|altsyncram_5l52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE


|vdc_top|huc6270:VDC|satram:sat
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|vdc_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component
wren_a => altsyncram_0oq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0oq1:auto_generated.data_a[0]
data_a[1] => altsyncram_0oq1:auto_generated.data_a[1]
data_a[2] => altsyncram_0oq1:auto_generated.data_a[2]
data_a[3] => altsyncram_0oq1:auto_generated.data_a[3]
data_a[4] => altsyncram_0oq1:auto_generated.data_a[4]
data_a[5] => altsyncram_0oq1:auto_generated.data_a[5]
data_a[6] => altsyncram_0oq1:auto_generated.data_a[6]
data_a[7] => altsyncram_0oq1:auto_generated.data_a[7]
data_a[8] => altsyncram_0oq1:auto_generated.data_a[8]
data_a[9] => altsyncram_0oq1:auto_generated.data_a[9]
data_a[10] => altsyncram_0oq1:auto_generated.data_a[10]
data_a[11] => altsyncram_0oq1:auto_generated.data_a[11]
data_a[12] => altsyncram_0oq1:auto_generated.data_a[12]
data_a[13] => altsyncram_0oq1:auto_generated.data_a[13]
data_a[14] => altsyncram_0oq1:auto_generated.data_a[14]
data_a[15] => altsyncram_0oq1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_0oq1:auto_generated.address_a[0]
address_a[1] => altsyncram_0oq1:auto_generated.address_a[1]
address_a[2] => altsyncram_0oq1:auto_generated.address_a[2]
address_a[3] => altsyncram_0oq1:auto_generated.address_a[3]
address_a[4] => altsyncram_0oq1:auto_generated.address_a[4]
address_a[5] => altsyncram_0oq1:auto_generated.address_a[5]
address_a[6] => altsyncram_0oq1:auto_generated.address_a[6]
address_a[7] => altsyncram_0oq1:auto_generated.address_a[7]
address_b[0] => altsyncram_0oq1:auto_generated.address_b[0]
address_b[1] => altsyncram_0oq1:auto_generated.address_b[1]
address_b[2] => altsyncram_0oq1:auto_generated.address_b[2]
address_b[3] => altsyncram_0oq1:auto_generated.address_b[3]
address_b[4] => altsyncram_0oq1:auto_generated.address_b[4]
address_b[5] => altsyncram_0oq1:auto_generated.address_b[5]
address_b[6] => altsyncram_0oq1:auto_generated.address_b[6]
address_b[7] => altsyncram_0oq1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0oq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_0oq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_0oq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_0oq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_0oq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_0oq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_0oq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_0oq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_0oq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_0oq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_0oq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_0oq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_0oq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_0oq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_0oq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_0oq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_0oq1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vdc_top|huc6270:VDC|satram:sat|altsyncram:altsyncram_component|altsyncram_0oq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


