#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55be68f85da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55be68f82250 .scope module, "test_piecegenerator" "test_piecegenerator" 3 1;
 .timescale 0 0;
v0x55be68fb30b0_0 .var "clk", 0 0;
v0x55be68fb3200_0 .var/i "file", 31 0;
v0x55be68fb32e0_0 .var "nreset", 0 0;
v0x55be68fb3410_0 .net "piece", 2 0, v0x55be68fb2d20_0;  1 drivers
v0x55be68fb34b0_0 .net "ready", 0 0, v0x55be68fb2ee0_0;  1 drivers
E_0x55be68f8f730 .event posedge, v0x55be68f7e910_0;
S_0x55be68f50cf0 .scope module, "pcgen" "piecegenerator" 3 6, 4 1 0, S_0x55be68f82250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 1 "ready";
    .port_info 3 /OUTPUT 3 "piece";
v0x55be68fb28a0_0 .net *"_ivl_10", 0 0, L_0x55be68fb4730;  1 drivers
v0x55be68fb2980_0 .net *"_ivl_12", 0 0, L_0x55be68fb47d0;  1 drivers
v0x55be68fb2a60_0 .net *"_ivl_8", 0 0, L_0x55be68fb4610;  1 drivers
v0x55be68fb2b20_0 .net "bitsout", 44 0, L_0x55be68fb4570;  1 drivers
v0x55be68fb2be0_0 .net "clk", 0 0, v0x55be68fb30b0_0;  1 drivers
v0x55be68fb2c80_0 .net "nreset", 0 0, v0x55be68fb32e0_0;  1 drivers
v0x55be68fb2d20_0 .var "piece", 2 0;
v0x55be68fb2e00_0 .net "piecebits", 2 0, L_0x55be68fb4960;  1 drivers
v0x55be68fb2ee0_0 .var "ready", 0 0;
L_0x55be68fb4570 .concat8 [ 15 15 15 0], v0x55be68fb0fd0_0, v0x55be68fb1a60_0, v0x55be68fb2530_0;
L_0x55be68fb4610 .part L_0x55be68fb4570, 0, 1;
L_0x55be68fb4730 .part L_0x55be68fb4570, 15, 1;
L_0x55be68fb47d0 .part L_0x55be68fb4570, 30, 1;
L_0x55be68fb4960 .concat [ 1 1 1 0], L_0x55be68fb47d0, L_0x55be68fb4730, L_0x55be68fb4610;
S_0x55be68f50ed0 .scope module, "bitgen0" "lfsr" 4 10, 5 1 0, S_0x55be68f50cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
P_0x55be68f510b0 .param/l "SEED" 0 5 2, C4<000011010100101>;
L_0x55be68f81050 .functor XOR 1, L_0x55be68fb3550, L_0x55be68fb3650, C4<0>, C4<0>;
L_0x55be68f7e7f0 .functor XOR 1, L_0x55be68fb3770, L_0x55be68fb3810, C4<0>, C4<0>;
v0x55be68f830f0_0 .net *"_ivl_1", 0 0, L_0x55be68fb3550;  1 drivers
v0x55be68f831c0_0 .net *"_ivl_3", 0 0, L_0x55be68fb3650;  1 drivers
v0x55be68f81170_0 .net *"_ivl_7", 0 0, L_0x55be68fb3770;  1 drivers
v0x55be68f81210_0 .net *"_ivl_9", 0 0, L_0x55be68fb3810;  1 drivers
v0x55be68f7e910_0 .net "clk", 0 0, v0x55be68fb30b0_0;  alias, 1 drivers
v0x55be68f7e9b0_0 .net "nreset", 0 0, v0x55be68fb32e0_0;  alias, 1 drivers
v0x55be68fb0fd0_0 .var "out", 14 0;
v0x55be68fb10b0_0 .net "tap1", 0 0, L_0x55be68f81050;  1 drivers
v0x55be68fb1170_0 .net "tap2", 0 0, L_0x55be68f7e7f0;  1 drivers
E_0x55be68f8f8b0/0 .event negedge, v0x55be68f7e9b0_0;
E_0x55be68f8f8b0/1 .event posedge, v0x55be68f7e910_0;
E_0x55be68f8f8b0 .event/or E_0x55be68f8f8b0/0, E_0x55be68f8f8b0/1;
L_0x55be68fb3550 .part v0x55be68fb0fd0_0, 0, 1;
L_0x55be68fb3650 .part v0x55be68fb0fd0_0, 13, 1;
L_0x55be68fb3770 .part v0x55be68fb0fd0_0, 0, 1;
L_0x55be68fb3810 .part v0x55be68fb0fd0_0, 14, 1;
S_0x55be68fb12b0 .scope module, "bitgen1" "lfsr" 4 15, 5 1 0, S_0x55be68f50cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
P_0x55be68fb1440 .param/l "SEED" 0 5 2, C4<000011010100101>;
L_0x55be68fb3bb0 .functor XOR 1, L_0x55be68fb39f0, L_0x55be68fb3a90, C4<0>, C4<0>;
L_0x55be68fb3ec0 .functor XOR 1, L_0x55be68fb3cc0, L_0x55be68fb3d60, C4<0>, C4<0>;
v0x55be68fb1550_0 .net *"_ivl_1", 0 0, L_0x55be68fb39f0;  1 drivers
v0x55be68fb1650_0 .net *"_ivl_3", 0 0, L_0x55be68fb3a90;  1 drivers
v0x55be68fb1730_0 .net *"_ivl_7", 0 0, L_0x55be68fb3cc0;  1 drivers
v0x55be68fb17f0_0 .net *"_ivl_9", 0 0, L_0x55be68fb3d60;  1 drivers
v0x55be68fb18d0_0 .net "clk", 0 0, v0x55be68fb30b0_0;  alias, 1 drivers
v0x55be68fb19c0_0 .net "nreset", 0 0, v0x55be68fb32e0_0;  alias, 1 drivers
v0x55be68fb1a60_0 .var "out", 14 0;
v0x55be68fb1b00_0 .net "tap1", 0 0, L_0x55be68fb3bb0;  1 drivers
v0x55be68fb1bc0_0 .net "tap2", 0 0, L_0x55be68fb3ec0;  1 drivers
L_0x55be68fb39f0 .part v0x55be68fb1a60_0, 0, 1;
L_0x55be68fb3a90 .part v0x55be68fb1a60_0, 13, 1;
L_0x55be68fb3cc0 .part v0x55be68fb1a60_0, 0, 1;
L_0x55be68fb3d60 .part v0x55be68fb1a60_0, 14, 1;
S_0x55be68fb1d00 .scope module, "bitgen2" "lfsr" 4 20, 5 1 0, S_0x55be68f50cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
P_0x55be68fb1e90 .param/l "SEED" 0 5 2, C4<000011010100101>;
L_0x55be68fb4170 .functor XOR 1, L_0x55be68fb3fb0, L_0x55be68fb4050, C4<0>, C4<0>;
L_0x55be68fb4480 .functor XOR 1, L_0x55be68fb4280, L_0x55be68fb4320, C4<0>, C4<0>;
v0x55be68fb1f80_0 .net *"_ivl_1", 0 0, L_0x55be68fb3fb0;  1 drivers
v0x55be68fb2080_0 .net *"_ivl_3", 0 0, L_0x55be68fb4050;  1 drivers
v0x55be68fb2160_0 .net *"_ivl_7", 0 0, L_0x55be68fb4280;  1 drivers
v0x55be68fb2220_0 .net *"_ivl_9", 0 0, L_0x55be68fb4320;  1 drivers
v0x55be68fb2300_0 .net "clk", 0 0, v0x55be68fb30b0_0;  alias, 1 drivers
v0x55be68fb2440_0 .net "nreset", 0 0, v0x55be68fb32e0_0;  alias, 1 drivers
v0x55be68fb2530_0 .var "out", 14 0;
v0x55be68fb2610_0 .net "tap1", 0 0, L_0x55be68fb4170;  1 drivers
v0x55be68fb26d0_0 .net "tap2", 0 0, L_0x55be68fb4480;  1 drivers
L_0x55be68fb3fb0 .part v0x55be68fb2530_0, 0, 1;
L_0x55be68fb4050 .part v0x55be68fb2530_0, 13, 1;
L_0x55be68fb4280 .part v0x55be68fb2530_0, 0, 1;
L_0x55be68fb4320 .part v0x55be68fb2530_0, 14, 1;
    .scope S_0x55be68f50ed0;
T_0 ;
    %wait E_0x55be68f8f8b0;
    %load/vec4 v0x55be68f7e9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1701, 0, 15;
    %assign/vec4 v0x55be68fb0fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55be68fb0fd0_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x55be68fb10b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55be68fb1170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55be68fb0fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55be68fb12b0;
T_1 ;
    %wait E_0x55be68f8f8b0;
    %load/vec4 v0x55be68fb19c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1701, 0, 15;
    %assign/vec4 v0x55be68fb1a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55be68fb1a60_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x55be68fb1b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55be68fb1bc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55be68fb1a60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55be68fb1d00;
T_2 ;
    %wait E_0x55be68f8f8b0;
    %load/vec4 v0x55be68fb2440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1701, 0, 15;
    %assign/vec4 v0x55be68fb2530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55be68fb2530_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x55be68fb2610_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55be68fb26d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55be68fb2530_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55be68f50cf0;
T_3 ;
    %wait E_0x55be68f8f8b0;
    %load/vec4 v0x55be68fb2c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55be68fb2ee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55be68fb2d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55be68fb2e00_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55be68fb2ee0_0, 0;
    %load/vec4 v0x55be68fb2e00_0;
    %assign/vec4 v0x55be68fb2d20_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55be68fb2ee0_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v0x55be68fb2d20_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55be68f82250;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x55be68fb30b0_0;
    %inv;
    %store/vec4 v0x55be68fb30b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55be68f82250;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55be68fb30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55be68fb32e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55be68fb32e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55be68fb32e0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 26 "$fclose", v0x55be68fb3200_0 {0 0 0};
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55be68f82250;
T_6 ;
    %vpi_func 3 31 "$fopen" 32, "/tmp/piecegen.csv" {0 0 0};
    %store/vec4 v0x55be68fb3200_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x55be68f82250;
T_7 ;
    %wait E_0x55be68f8f730;
    %load/vec4 v0x55be68fb34b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 3 36 "$fwrite", v0x55be68fb3200_0, "%d,", v0x55be68fb3410_0 {0 0 0};
T_7.0 ;
    %vpi_call/w 3 37 "$display", "Time: %0t | nReset: %b | Ready: %b | Piece: %d", $time, v0x55be68fb32e0_0, v0x55be68fb34b0_0, v0x55be68fb3410_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/ben/tetrisonchip/verification/test_piecegenerator.sv";
    "/home/ben/tetrisonchip/rtl/controller/piecegenerator.sv";
    "/home/ben/tetrisonchip/rtl/controller/lfsr.sv";
