# do kitchen_ctr.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module kitchen_ctr
# 
# Top level modules:
# 	kitchen_ctr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module kitchen_ctr_vlg_sample_tst
# -- Compiling module kitchen_ctr_vlg_check_tst
# -- Compiling module kitchen_ctr_vlg_vec_tst
# 
# Top level modules:
# 	kitchen_ctr_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.kitchen_ctr_vlg_vec_tst 
# Loading work.kitchen_ctr_vlg_vec_tst
# Loading work.kitchen_ctr
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading altera_ver.dffeas
# Loading work.kitchen_ctr_vlg_sample_tst
# Loading work.kitchen_ctr_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from kitchen_ctr_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from kitchen_ctr_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /kitchen_ctr_vlg_vec_tst File: kitchen_ctr.vwf.vt
# ERROR! Vector Mismatch for output port q[3] :: @time = 1000000.000 ps
#      Expected value = 000000
#      Real value = 011000
# ERROR! Vector Mismatch for output port q[4] :: @time = 1000000.000 ps
#      Expected value = 000000
#      Real value = 011000
# ERROR! Vector Mismatch for output port q[0] :: @time = 1040000.000 ps
#      Expected value = 000000
#      Real value = 011001
# ERROR! Vector Mismatch for output port q[1] :: @time = 1080000.000 ps
#      Expected value = 000000
#      Real value = 011010
# ERROR! Vector Mismatch for output port q[2] :: @time = 1160000.000 ps
#      Expected value = 000000
#      Real value = 011100
# ERROR! Vector Mismatch for output port q[5] :: @time = 1320000.000 ps
#      Expected value = 000000
#      Real value = 100000
# ERROR! Vector Mismatch for output port led_out :: @time = 3400000.000 ps
#      Expected value = 0
#      Real value = 1
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : kitchen_ctr.vwf.vt(277)
#    Time: 5500 ns  Iteration: 0  Instance: /kitchen_ctr_vlg_vec_tst/tb_out
