# FSM Reduction and mapping (C) Univ. of Colorado VLSI
.i 4
.o 2
.p 11
.s 3
.r S1
-000 S0 S1 00
-000 S1 S1 00
-100 S0 S0 00
-100 S1 S1 01
-101 S0 S0 00
-101 S1 S0 00
-110 S0 S2 10
-111 S0 S0 00
1100 S2 S1 01
0100 S2 S0 00
-110 S2 S2 10
.e
