<profile>

<section name = "Vitis HLS Report for 'conv1_Pipeline_L2_L3_L4'" level="0">
<item name = "Date">Sat Jan 25 15:56:47 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Alex_Net</item>
<item name = "Solution">Conv1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4778, 4778, 47.780 us, 47.780 us, 4768, 4768, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L2_L3_L4">4776, 4776, 11, 1, 1, 4767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 275, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 6, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 90, -</column>
<column name="Register">-, -, 367, 96, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_2ns_19ns_20_1_1_U1">mul_2ns_19ns_20_1_1, 0, 0, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_2ns_8ns_10_4_1_U2">mac_muladd_8ns_2ns_8ns_10_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln91_1_fu_289_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln91_2_fu_274_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln91_fu_403_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln93_1_fu_434_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln93_fu_347_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln95_fu_428_p2">+, 0, 0, 15, 8, 1</column>
<column name="and_ln91_fu_333_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op73_readreq_state3">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_383_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="first_iter_129_fu_309_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="icmp_ln91_fu_268_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln93_fu_295_p2">icmp, 0, 0, 18, 11, 10</column>
<column name="icmp_ln95_fu_327_p2">icmp, 0, 0, 15, 8, 6</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="empty_37_fu_353_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln91_fu_315_p2">or, 0, 0, 2, 1, 1</column>
<column name="first_iter_1_mid2_fu_367_p3">select, 0, 0, 2, 1, 1</column>
<column name="j_mid2_fu_359_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln91_1_fu_339_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln91_fu_301_p3">select, 0, 0, 4, 1, 3</column>
<column name="select_ln93_1_fu_440_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln93_fu_375_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln91_fu_321_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="c_fu_120">9, 2, 2, 4</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_112">9, 2, 4, 8</column>
<column name="indvar_flatten20_fu_124">9, 2, 13, 26</column>
<column name="indvar_flatten_fu_116">9, 2, 11, 22</column>
<column name="j_fu_108">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bitcast_ln98_reg_584">32, 0, 32, 0</column>
<column name="c_fu_120">2, 0, 2, 0</column>
<column name="first_iter_0_reg_564">1, 0, 1, 0</column>
<column name="first_iter_1_mid2_reg_556">1, 0, 1, 0</column>
<column name="gmem_addr_reg_568">64, 0, 64, 0</column>
<column name="i_fu_112">4, 0, 4, 0</column>
<column name="indvar_flatten20_fu_124">13, 0, 13, 0</column>
<column name="indvar_flatten_fu_116">11, 0, 11, 0</column>
<column name="j_fu_108">8, 0, 8, 0</column>
<column name="j_mid2_reg_551">8, 0, 8, 0</column>
<column name="select_ln91_1_reg_546">2, 0, 2, 0</column>
<column name="select_ln93_reg_560">4, 0, 4, 0</column>
<column name="j_mid2_reg_551">64, 32, 8, 0</column>
<column name="select_ln91_1_reg_546">64, 32, 2, 0</column>
<column name="select_ln93_reg_560">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1_Pipeline_L2_L3_L4, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="line_buffer_3D_address0">out, 10, ap_memory, line_buffer_3D, array</column>
<column name="line_buffer_3D_ce0">out, 1, ap_memory, line_buffer_3D, array</column>
<column name="line_buffer_3D_we0">out, 1, ap_memory, line_buffer_3D, array</column>
<column name="line_buffer_3D_d0">out, 32, ap_memory, line_buffer_3D, array</column>
<column name="line_buffer_3D_1_address0">out, 10, ap_memory, line_buffer_3D_1, array</column>
<column name="line_buffer_3D_1_ce0">out, 1, ap_memory, line_buffer_3D_1, array</column>
<column name="line_buffer_3D_1_we0">out, 1, ap_memory, line_buffer_3D_1, array</column>
<column name="line_buffer_3D_1_d0">out, 32, ap_memory, line_buffer_3D_1, array</column>
<column name="line_buffer_3D_2_address0">out, 10, ap_memory, line_buffer_3D_2, array</column>
<column name="line_buffer_3D_2_ce0">out, 1, ap_memory, line_buffer_3D_2, array</column>
<column name="line_buffer_3D_2_we0">out, 1, ap_memory, line_buffer_3D_2, array</column>
<column name="line_buffer_3D_2_d0">out, 32, ap_memory, line_buffer_3D_2, array</column>
<column name="line_buffer_3D_3_address0">out, 10, ap_memory, line_buffer_3D_3, array</column>
<column name="line_buffer_3D_3_ce0">out, 1, ap_memory, line_buffer_3D_3, array</column>
<column name="line_buffer_3D_3_we0">out, 1, ap_memory, line_buffer_3D_3, array</column>
<column name="line_buffer_3D_3_d0">out, 32, ap_memory, line_buffer_3D_3, array</column>
<column name="line_buffer_3D_4_address0">out, 10, ap_memory, line_buffer_3D_4, array</column>
<column name="line_buffer_3D_4_ce0">out, 1, ap_memory, line_buffer_3D_4, array</column>
<column name="line_buffer_3D_4_we0">out, 1, ap_memory, line_buffer_3D_4, array</column>
<column name="line_buffer_3D_4_d0">out, 32, ap_memory, line_buffer_3D_4, array</column>
<column name="line_buffer_3D_5_address0">out, 10, ap_memory, line_buffer_3D_5, array</column>
<column name="line_buffer_3D_5_ce0">out, 1, ap_memory, line_buffer_3D_5, array</column>
<column name="line_buffer_3D_5_we0">out, 1, ap_memory, line_buffer_3D_5, array</column>
<column name="line_buffer_3D_5_d0">out, 32, ap_memory, line_buffer_3D_5, array</column>
<column name="line_buffer_3D_6_address0">out, 10, ap_memory, line_buffer_3D_6, array</column>
<column name="line_buffer_3D_6_ce0">out, 1, ap_memory, line_buffer_3D_6, array</column>
<column name="line_buffer_3D_6_we0">out, 1, ap_memory, line_buffer_3D_6, array</column>
<column name="line_buffer_3D_6_d0">out, 32, ap_memory, line_buffer_3D_6, array</column>
<column name="inp_img">in, 64, ap_none, inp_img, scalar</column>
</table>
</item>
</section>
</profile>
