
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-14" />
<meta name="CreateTime" content="1597435295" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes NC Verilog Integration tools, commands and forms, and the NC Verilog Integration environment." />
<meta name="DocTitle" content="Virtuoso NC-Verilog Environment User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="ncveruser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-14" />
<meta name="ModifiedTime" content="1597435295" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso NC-Verilog Environment User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="ncveruserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ncveruserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="ncveruser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso NC-Verilog Environment User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-123434"></a><a href="preface.html#pgfId-1016409">Preface</a></h2>
<p> <a id="pgfId-123436"></a><a href="preface.html#pgfId-1019148">Scope</a></p>
<p> <a id="pgfId-123438"></a><a href="preface.html#pgfId-1019168">Licensing Requirements</a></p>
<p> <a id="pgfId-123440"></a><a href="preface.html#pgfId-1017716">Related Documentation</a></p>
<dd> <a id="pgfId-123442"></a><a href="preface.html#pgfId-1020057">What&#8217;s New and KPNS</a></dd>
<dd> <a id="pgfId-123444"></a><a href="preface.html#pgfId-1020062">Installation, Environment, and Infrastructure</a></dd>
<dd> <a id="pgfId-123446"></a><a href="preface.html#pgfId-1020071">Technology Information</a></dd>
<dd> <a id="pgfId-123448"></a><a href="preface.html#pgfId-1020094">Virtuoso Tools</a></dd>
<p> <a id="pgfId-123450"></a><a href="preface.html#pgfId-1019394">Additional Learning Resources</a></p>
<dd> <a id="pgfId-123452"></a><a href="preface.html#pgfId-1019395">Video Library</a></dd>
<dd> <a id="pgfId-123454"></a><a href="preface.html#pgfId-1019400">Virtuoso Videos Book</a></dd>
<dd> <a id="pgfId-123456"></a><a href="preface.html#pgfId-1019403">Rapid Adoption Kits</a></dd>
<dd> <a id="pgfId-123458"></a><a href="preface.html#pgfId-1019428">Help and Support Facilities</a></dd>
<p> <a id="pgfId-123460"></a><a href="preface.html#pgfId-1019438">Customer Support</a></p>
<p> <a id="pgfId-123462"></a><a href="preface.html#pgfId-1019447">Feedback about Documentation</a></p>
<p> <a id="pgfId-123464"></a><a href="preface.html#pgfId-1019458">Typographic and Syntax Conventions</a></p>
<h2> <a href="chap1.html#pgfId-1008781">1</a></h2>
<h2> <a id="pgfId-123468"></a><a href="chap1.html#pgfId-1011663">About the NC-Verilog Integration Environment</a></h2>
<p> <a id="pgfId-123470"></a><a href="chap1.html#pgfId-1018020">NC-Verilog Integration Tools</a></p>
<p> <a id="pgfId-123472"></a><a href="chap1.html#pgfId-1018902">Entering the Environment</a></p>
<dd> <a id="pgfId-123474"></a><a href="chap1.html#pgfId-1020569">Entering the Environment from CIW</a></dd>
<dd> <a id="pgfId-123476"></a><a href="chap1.html#pgfId-1019588">Entering the Environment from a Schematic View</a></dd>
<p> <a id="pgfId-123478"></a><a href="chap1.html#pgfId-1018904">Main NC-Verilog Window</a></p>
<p> <a id="pgfId-123480"></a><a href="chap1.html#pgfId-1014861">SimVision Window</a></p>
<p> <a id="pgfId-123482"></a><a href="chap1.html#pgfId-1015674">SimCompare</a></p>
<p> <a id="pgfId-123484"></a><a href="chap1.html#pgfId-1018346">Managing the Run Directory</a></p>
<dd> <a id="pgfId-123486"></a><a href="chap1.html#pgfId-1018289">Test Fixture Files</a></dd>
<p> <a id="pgfId-123488"></a><a href="chap1.html#pgfId-1020123">Using Command Line Interface</a></p>
<dd> <a id="pgfId-123490"></a><a href="chap1.html#pgfId-1020515">Queuing Verilog Netlist Processes</a></dd>
<h2> <a href="chap2.html#pgfId-1017517">2</a></h2>
<h2> <a id="pgfId-123494"></a><a href="chap2.html#pgfId-1017519">NC-Verilog Integration Control Commands</a></h2>
<p> <a id="pgfId-123496"></a><a href="chap2.html#pgfId-1027738">About the Main NC-Verilog Window</a></p>
<dd> <a id="pgfId-123498"></a><a href="chap2.html#pgfId-1014445">Status Line</a></dd>
<dd> <a id="pgfId-123500"></a><a href="chap2.html#pgfId-1014499">Menu Banner</a></dd>
<dd> <a id="pgfId-123502"></a><a href="chap2.html#pgfId-1028082">Fixed Menu</a></dd>
<dd> <a id="pgfId-123504"></a><a href="chap2.html#pgfId-1028091">Run Directory</a></dd>
<dd> <a id="pgfId-123506"></a><a href="chap2.html#pgfId-1014548">Top Level Design Options</a></dd>
<dd> <a id="pgfId-123508"></a><a href="chap2.html#pgfId-1014739">Simulate Options</a></dd>
<p> <a id="pgfId-123510"></a><a href="chap2.html#pgfId-1036458">Commands Menu</a></p>
<p> <a id="pgfId-123512"></a><a href="chap2.html#pgfId-1014588">Setup Menu</a></p>
<dd> <a id="pgfId-123514"></a><a href="chap2.html#pgfId-1014598">SDF Delay Annotation</a></dd>
<dd> <a id="pgfId-123516"></a><a href="chap2.html#pgfId-1020725">Setting the Delay Annotation Options</a></dd>
<dd> <a id="pgfId-123518"></a><a href="chap2.html#pgfId-1014599">Netlist</a></dd>
<dd> <a id="pgfId-123520"></a><a href="chap2.html#pgfId-1030537">Record Signals</a></dd>
<dd> <a id="pgfId-123522"></a><a href="chap2.html#pgfId-1014601">Simulation</a></dd>
<dd> <a id="pgfId-123524"></a><a href="chap2.html#pgfId-1015462">Simulation Compare</a></dd>
<dd> <a id="pgfId-123526"></a><a href="chap2.html#pgfId-1026974">Cross Selection Setup</a></dd>
<p> <a id="pgfId-123528"></a><a href="chap2.html#pgfId-1014604">Results Menu</a></p>
<dd> <a id="pgfId-123530"></a><a href="chap2.html#pgfId-1014627">Netlist</a></dd>
<dd> <a id="pgfId-123532"></a><a href="chap2.html#pgfId-1027283">Job Monitor</a></dd>
<p> <a id="pgfId-123534"></a><a href="chap2.html#pgfId-1036078">Help Menu</a></p>
<p> <a id="pgfId-123536"></a><a href="chap2.html#pgfId-1014629">Fixed Menu</a></p>
<p> <a id="pgfId-123538"></a><a href="chap2.html#pgfId-1020210">Customizing Command Form Options</a></p>
<h2> <a href="chap3.html#pgfId-1014239">3</a></h2>
<h2> <a id="pgfId-123542"></a><a href="chap3.html#pgfId-1014240">Setting Up the Simulation Environment</a></h2>
<p> <a id="pgfId-123544"></a><a href="chap3.html#pgfId-1016822">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-123546"></a><a href="chap3.html#pgfId-1016825">Selecting a Design</a></p>
<p> <a id="pgfId-123548"></a><a href="chap3.html#pgfId-1014292">Initializing a Design</a></p>
<p> <a id="pgfId-123550"></a><a href="chap3.html#pgfId-1020382">Netlisting a Design</a></p>
<dd> <a id="pgfId-123552"></a><a href="chap3.html#pgfId-1020359">Specify Netlisting Options</a></dd>
<dd> <a id="pgfId-123554"></a><a href="chap3.html#pgfId-1020461">Run Hierarchical Netlister</a></dd>
<p> <a id="pgfId-123556"></a><a href="chap3.html#pgfId-1014483">Creating Stimulus Template File</a></p>
<h2> <a href="chap4.html#pgfId-1022315">4</a></h2>
<h2> <a id="pgfId-123560"></a><a href="chap4.html#pgfId-1022316">Running the Simulation</a></h2>
<p> <a id="pgfId-123562"></a><a href="chap4.html#pgfId-1022368">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-123564"></a><a href="chap4.html#pgfId-1026345">Introduction</a></p>
<p> <a id="pgfId-123566"></a><a href="chap4.html#pgfId-1014265">Setting SDF Delay Annotation</a></p>
<dd> <a id="pgfId-123568"></a><a href="chap4.html#pgfId-1014343">Setting the Delay Annotation Options</a></dd>
<p> <a id="pgfId-123570"></a><a href="chap4.html#pgfId-1014463">Setting Simulation Setup Options</a></p>
<p> <a id="pgfId-123572"></a><a href="chap4.html#pgfId-1014777">Simulating a Design</a></p>
<p> <a id="pgfId-123574"></a><a href="chap4.html#pgfId-1027628">Cross-Selecting Design Objects</a></p>
<dd> <a id="pgfId-123576"></a><a href="chap4.html#pgfId-1028873">Cross-Selecting Objects during Interactive Simulation</a></dd>
<dd> <a id="pgfId-123578"></a><a href="chap4.html#pgfId-1029319">Cross-Selecting Objects Using Simulation Data</a></dd>
<dd> <a id="pgfId-123580"></a><a href="chap4.html#pgfId-1033557">Cross-Selecting Iterated Instances</a></dd>
<p> <a id="pgfId-123582"></a><a href="chap4.html#pgfId-1014792">Running a Batch Simulation</a></p>
<dd> <a id="pgfId-123584"></a><a href="chap4.html#pgfId-1014842">Monitoring Batch Simulations</a></dd>
<p> <a id="pgfId-123586"></a><a href="chap4.html#pgfId-1014994">Comparing Simulation Results</a></p>
<h2> <a href="chap5.html#pgfId-1023400">5</a></h2>
<h2> <a id="pgfId-123590"></a><a href="chap5.html#pgfId-1023402">Netlisting</a></h2>
<p> <a id="pgfId-123592"></a><a href="chap5.html#pgfId-1048678">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-123594"></a><a href="chap5.html#pgfId-1048480">Netlister Inputs and Outputs</a></p>
<p> <a id="pgfId-123596"></a><a href="chap5.html#pgfId-1014471">Property Types</a></p>
<dd> <a id="pgfId-123598"></a><a href="chap5.html#pgfId-1014479">Verilog Properties</a></dd>
<dd> <a id="pgfId-123600"></a><a href="chap5.html#pgfId-1014483">Timing Delays and Drive Strengths</a></dd>
<dd> <a id="pgfId-123602"></a><a href="chap5.html#pgfId-1014485">Verilog Views</a></dd>
<dd> <a id="pgfId-123604"></a><a href="chap5.html#pgfId-1014495">Netlister Actions</a></dd>
<p> <a id="pgfId-123606"></a><a href="chap5.html#pgfId-1014499">Inherited Connection Support</a></p>
<dd> <a id="pgfId-123608"></a><a href="chap5.html#pgfId-1014518">Features</a></dd>
<dd> <a id="pgfId-123610"></a><a href="chap5.html#pgfId-1014522">Limitations</a></dd>
<dd> <a id="pgfId-123612"></a><a href="chap5.html#pgfId-1014528">Design Example</a></dd>
<dd> <a id="pgfId-123614"></a><a href="chap5.html#pgfId-1014703">Netlist Example</a></dd>
<dd> <a id="pgfId-123616"></a><a href="chap5.html#pgfId-1023640">Enhanced Support for Inherited Connections</a></dd>
<p> <a id="pgfId-123618"></a><a href="chap5.html#pgfId-1061236">Using a Verilog File Reference</a></p>
<p> <a id="pgfId-123620"></a><a href="chap5.html#pgfId-1061250">Iterated Instances Support</a></p>
<p> <a id="pgfId-123622"></a><a href="chap5.html#pgfId-1023712">Controlling Netlister Actions</a></p>
<dd> <a id="pgfId-123624"></a><a href="chap5.html#pgfId-1014942">Using View Lists</a></dd>
<dd> <a id="pgfId-123626"></a><a href="chap5.html#pgfId-1014949">Using Stop Lists</a></dd>
<dd> <a id="pgfId-123628"></a><a href="chap5.html#pgfId-1014957">Starting the Netlister</a></dd>
<dd> <a id="pgfId-123630"></a><a href="chap5.html#pgfId-1014968">User Messages</a></dd>
<dd> <a id="pgfId-123632"></a><a href="chap5.html#pgfId-1014978">Global Nets Not Power or Ground</a></dd>
<dd> <a id="pgfId-123634"></a><a href="chap5.html#pgfId-1038528">Synchronizing Terminals</a></dd>
<p> <a id="pgfId-123636"></a><a href="chap5.html#pgfId-1038653">Adding Simulation Properties</a></p>
<dd> <a id="pgfId-123638"></a><a href="chap5.html#pgfId-1015017">Properties Added for Imported Modules</a></dd>
<dd> <a id="pgfId-123640"></a><a href="chap5.html#pgfId-1062303">Adding Verilog Properties</a></dd>
<dd> <a id="pgfId-123642"></a><a href="chap5.html#pgfId-1015237">Adding Delay Properties</a></dd>
<dd> <a id="pgfId-123644"></a><a href="chap5.html#pgfId-1015362">Adding Drive Strength Properties</a></dd>
<dd> <a id="pgfId-123646"></a><a href="chap5.html#pgfId-1015444">Adding nlAction Properties</a></dd>
<dd> <a id="pgfId-123648"></a><a href="chap5.html#pgfId-1015536">Adding Ancillary Data Files</a></dd>
<p> <a id="pgfId-123650"></a><a href="chap5.html#pgfId-1015825">Netlisting Switch-RC Cells</a></p>
<dd> <a id="pgfId-123652"></a><a href="chap5.html#pgfId-1015828">Setting the RC Data Variable</a></dd>
<dd> <a id="pgfId-123654"></a><a href="chap5.html#pgfId-1015838">Entering Switch-RC Properties</a></dd>
<dd> <a id="pgfId-123656"></a><a href="chap5.html#pgfId-1015842">Formatting Functions for MOS Cells</a></dd>
<dd> <a id="pgfId-123658"></a><a href="chap5.html#pgfId-1062358">Switch-RC Instance Properties</a></dd>
<dd> <a id="pgfId-123660"></a><a href="chap5.html#pgfId-1068301">Switch-RC Net Properties</a></dd>
<p> <a id="pgfId-123662"></a><a href="chap5.html#pgfId-1016421">Using CDF Properties</a></p>
<dd> <a id="pgfId-123664"></a><a href="chap5.html#pgfId-1074820">Printing CDF Parameters in Inline Explicit Format</a></dd>
<p> <a id="pgfId-123666"></a><a href="chap5.html#pgfId-1073489">Formatting Netlists</a></p>
<dd> <a id="pgfId-123668"></a><a href="chap5.html#pgfId-1072853">hnlVerilogFormatInst Property</a></dd>
<dd> <a id="pgfId-123670"></a><a href="chap5.html#pgfId-1073075">verilogFormatProc Property</a></dd>
<p> <a id="pgfId-123672"></a><a href="chap5.html#pgfId-1072887">Netlisting AutoLayout Views</a></p>
<p> <a id="pgfId-123674"></a><a href="chap5.html#pgfId-1016601">Customizing Test Fixture Variables</a></p>
<dd> <a id="pgfId-123676"></a><a href="chap5.html#pgfId-1016603">Modifying the Test Module Name</a></dd>
<dd> <a id="pgfId-123678"></a><a href="chap5.html#pgfId-1016605">Modifying the Test Fixture Template Name</a></dd>
<dd> <a id="pgfId-123680"></a><a href="chap5.html#pgfId-1016607">Saving the Template File</a></dd>
<dd> <a id="pgfId-123682"></a><a href="chap5.html#pgfId-1016610">Accessing the Map Table in the Stimulus File</a></dd>
<dd> <a id="pgfId-123684"></a><a href="chap5.html#pgfId-1016612">Adding Design Kits to the Test Fixture File</a></dd>
<p> <a id="pgfId-123686"></a><a href="chap5.html#pgfId-1016621">Customizing the Netlisting Variables</a></p>
<dd> <a id="pgfId-123688"></a><a href="chap5.html#pgfId-1048280">Variables for Netlist Setup Form Controls</a></dd>
<dd> <a id="pgfId-123690"></a><a href="chap5.html#pgfId-1048443">Other Variables used by Verilog Formatter</a></dd>
<p> <a id="pgfId-123692"></a><a href="chap5.html#pgfId-1023419">File Structure Created by the Netlister </a></p>
<dd> <a id="pgfId-123694"></a><a href="chap5.html#pgfId-1016733">Directories</a></dd>
<dd> <a id="pgfId-123696"></a><a href="chap5.html#pgfId-1016792">Files</a></dd>
<p> <a id="pgfId-123698"></a><a href="chap5.html#pgfId-1020247">Split Bus</a></p>
<p> <a id="pgfId-123700"></a><a href="chap5.html#pgfId-1025181">Support for Verilog IEEE 1364-2001</a></p>
<h2> <a href="chap6.html#pgfId-1014259">6</a></h2>
<h2> <a id="pgfId-123704"></a><a href="chap6.html#pgfId-1029064">Working with the Stimulus</a></h2>
<p> <a id="pgfId-123706"></a><a href="chap6.html#pgfId-1025637">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-123708"></a><a href="chap6.html#pgfId-1025250">Specifying the Test Fixture</a></p>
<dd> <a id="pgfId-123710"></a><a href="chap6.html#pgfId-1025345">Using Default Test Fixture Files</a></dd>
<dd> <a id="pgfId-123712"></a><a href="chap6.html#pgfId-1023612">Editing an Existing Test Fixture</a></dd>
<p> <a id="pgfId-123714"></a><a href="chap6.html#pgfId-1025668">Working with Test Fixture Files</a></p>
<h2> <a href="appA.html#pgfId-1018095">A</a></h2>
<h2> <a id="pgfId-123718"></a><a href="appA.html#pgfId-1018097">Customizing Your Environment</a></h2>
<p> <a id="pgfId-123720"></a><a href="appA.html#pgfId-1019825">Customizing Command Form Option Settings</a></p>
<dd> <a id="pgfId-123722"></a><a href="appA.html#pgfId-1017909">Form Options and SKILL Variables</a></dd>
<p> <a id="pgfId-123724"></a><a href="appA.html#pgfId-1019763">Specifying an Editor for Text Files</a></p>
<p> <a id="pgfId-123726"></a><a href="appA.html#pgfId-1031789">Generating Logical Verilog Netlists of Designs</a></p>
<dd> <a id="pgfId-123728"></a><a href="appA.html#pgfId-1025299">Overview</a></dd>
<dd> <a id="pgfId-123730"></a><a href="appA.html#pgfId-1021567">Terminology</a></dd>
<dd> <a id="pgfId-123732"></a><a href="appA.html#pgfId-1028058">Generating a Logical Verilog Netlist</a></dd>
<dd> <a id="pgfId-123734"></a><a href="appA.html#pgfId-1029672">Comparison Between a Regular and a Logical Verilog Netlist</a></dd>
<h2> <a href="appB.html#pgfId-1036155">B</a></h2>
<h2> <a id="pgfId-123738"></a><a href="appB.html#pgfId-1036168">Running Simulations with Xcelium</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>