[
  {
    "text": "Angelini, L., Marinazzo, D., Pellicoro, M., and Stramaglia, S. (2007). &#x0201C;Causality and communities in neural networks,&#x0201D; in Proceedings of the European Symposium on Artificial Neural Networks, Bruges, 459&#x02013;464."
  }, 
  {
    "text": "Belhadj, B., Tomas, J., Malot, O., N&#x02019;Kaoua, G., Bornat, Y., and Renaud, S. (2008). &#x0201C;FPGA-based architecture for real-time synaptic plasticity computation,&#x0201D; in 15th IEEE International Conference on Electronics, Circuits and Systems (St. Julian&#x02019;s: IEEE), 93&#x02013;96."
  }, 
  {
    "text": "Boahen, K. (2000). Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. 47, 416&#x02013;434."
  }, 
  {
    "text": "Boahen, K. (2006). Neurogrid: emulating a million neurons in the cortex. Conf. Proc. IEEE Eng. Med. Biol. Soc. (Suppl. 6702).", 
    "pmid": "17959490"
  }, 
  {
    "text": "Cassidy, A., Andreou, A. G., and Georgiou, J. (2011). &#x0201C;Design of a one million neuron single FPGA neuromorphic system for real-time multimodal scene analysis,&#x0201D; in 45th Annual Conference on Information Sciences and Systems (Baltimore: IEEE), 1&#x02013;6."
  }, 
  {
    "text": "Eurich, C. W., Pawelzika, K., Ernstb, U., Thiela, A., Cowanc, J. D., and Miltond, J. G. (2000). Delay adaptation in the nervous system. Neurocomputing 32&#x02013;33, 741&#x02013;748."
  }, 
  {
    "text": "Gerstner, W., Kempter, R., Leo van Hemmen, J., and Wagner, H. (1996). A neuronal learning rule for sub-millisecond temporal coding. Nature 383, 76&#x02013;81.", 
    "pmid": "8779718"
  }, 
  {
    "text": "Giulioni, M., Camilleri, P., Mattia, M., Dante, V., Braun, J., and Del Giudice, P. (2011). Robust working memory in an asynchronously spiking neural network realized with neuromorphic VLSI. Front. Neurosci. 5:149. doi:10.3389/fnins.2011.00149"
  }, 
  {
    "text": "Indiveri, G., Chicca, E., and Douglas, R. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17, 211&#x02013;221.", 
    "pmid": "16526488"
  }, 
  {
    "text": "Indiveri, G., and Horiuchi, T. K. (2011). Frontiers in neuromorphic engineering. Front. Neurosci. 5:118. doi:10.3389/fnins.2011.00118"
  }, 
  {
    "text": "Izhikevich, E. M. (2006). Polychronization: computation with spikes. Neural. Comput. 18, 245&#x02013;282.", 
    "pmid": "16378515"
  }, 
  {
    "text": "Linares-Barranco, A., Osterb, M., Cascadoa, D., Jim&#x000E9;neza, G., Civita, A., and Linares-Barranco, B. (2007). Inter-spike-intervals analysis of AER Poisson-like generator hardware. Neurocomputing 70, 2692&#x02013;2700."
  }, 
  {
    "text": "Merolla, P., Arthur, J., Akopyan, F., Imam, N., Manohar, R., and Modha, D. S. (2011). &#x0201C;A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm,&#x0201D; in IEEE Custom Integrated Circuits Conference (CICC) (San Jose: IEEE), 1&#x02013;4."
  }, 
  {
    "text": "Paugam-Moisy, H., Martinez, R., and Bengio, S. (2008). Delay learning and polychronization for reservoir computing. Neurocomputing 71, 1143&#x02013;1158."
  }, 
  {
    "text": "Pfeil, T., Potjans, T. C., Schrader, S., Potjans, W., Schemmel, J., Diesmann, M., et al. (2012). Is a 4-bit synaptic weight resolution enough? &#x02013; constraints on enabling spike-timing dependent plasticity in neuromorphic hardware. Front. Neurosci. 6:90. doi:10.3389/fnins.2012.00090"
  }, 
  {
    "text": "Ranhel, J., Lima, C. V., Monteiro, J. L. R., Kogler, J. E., and Netto, M. L. (2011). &#x0201C;Bistable memory and binary counters in spiking neural network,&#x0201D; in IEEE Symposium on Foundations of Computational Intelligence (FOCI) (Paris: IEEE), 66&#x02013;73."
  }, 
  {
    "text": "Rast, A. D., Galluppi, F., Jin, X., and Furber, S. B. (2010). &#x0201C;The leaky integrate-and-fire neuron: a platform for synaptic model exploration on the spinnaker chip,&#x0201D; in Neural Networks (IJCNN), The 2010 International Joint Conference (Barcelona: IEEE), 1&#x02013;8."
  }, 
  {
    "text": "Seo, J., Brezzo, B., Liu, Y., Parker, B. D., Esser, S. K., Montoye, R. K., et al. (2011). &#x0201C;A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons,&#x0201D; in IEEE Custom Integrated Circuits Conference (CICC) (San Jose: IEEE), 1&#x02013;4."
  }, 
  {
    "text": "Serrano-Gotarredona, R., Oster, M., Lichtsteiner, P., Linares-Barranco, A., Paz-Vicente, R., Gomez-Rodriguez, F., et al. (2009). CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking. IEEE Trans. Neural Netw. 20, 1417&#x02013;1438.", 
    "pmid": "19635693"
  }, 
  {
    "text": "Stanford, L. R. (1987). Conduction velocity variations minimize conduction time differences among retinal ganglion cell axons. Science 238, 358&#x02013;360.", 
    "pmid": "3659918"
  }, 
  {
    "text": "Stevens, B., Tanner, S., and Fields, R. D. (1998). Control of myelination by specific patterns of neural impulses. J. Neurosci. 18, 9303&#x02013;9311.", 
    "pmid": "9801369"
  }, 
  {
    "text": "Swadlow, H. A. (1994). Efferent neurons and suspected interneurons in motor cortex of the awake rabbit: axonal properties, sensory receptive fields, and subthreshold synaptic inputs. J. Neurophysiol. 71, 437&#x02013;453.", 
    "pmid": "8176419"
  }, 
  {
    "text": "Swadlow, H. A. (1985). Physiological properties of individual cerebral axons studied in vivo for as long as one year. J. Neurophysiol. 54, 1346&#x02013;1362.", 
    "pmid": "4078619"
  }, 
  {
    "text": "Wang, R., Tapson, J., Hamilton, T. J., and van Schaik, A. (2011). &#x0201C;An analogue VLSI implementation of polychronous spiking neural networks,&#x0201D; in Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing (Adelaide: IEEE), 97&#x02013;102."
  }, 
  {
    "text": "Wang, R., Tapson, J., Hamilton, T. J., and van Schaik, A. (2012). &#x0201C;An aVLSI programmable axonal delay circuit with spike timing dependent delay adaptation,&#x0201D; in IEEE International Symposium on Circuits and Systems (Seoul: IEEE), 2413&#x02013;2416."
  }
]