$date
	Thu Feb 22 13:42:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0!
0#
0"
#20
1"
#30
1#
0"
#40
1!
1"
#50
