<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:department>Computer Laboratory</gtr:department><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/5995F42E-A05F-41E1-A9E4-639DA1299E9F"><gtr:id>5995F42E-A05F-41E1-A9E4-639DA1299E9F</gtr:id><gtr:firstName>Simon</gtr:firstName><gtr:surname>Moore</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8AC0934E-8971-417C-B5B7-DE7116FED71E"><gtr:id>8AC0934E-8971-417C-B5B7-DE7116FED71E</gtr:id><gtr:firstName>Robert</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Mullins</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FG015783%2F1"><gtr:id>D54BFC28-C674-4A57-AFD0-9C4B3BAA708D</gtr:id><gtr:title>Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G015783/1</gtr:grantReference><gtr:abstractText>The human brain remains as one of the great frontiers of science - how does this organ upon which we all depend so critically actually do its job? A great deal is known about the underlying technology - the neuron - and we can observe large-scale brain activity through techniques such as magnetic resonance imaging, but this knowledge barely starts to tell us how the brain works. Something is happening at the intermediate levels of processing that we have yet to begin to understand, but the essence of the brain's information processing function probably lies in these intermediate levels. To get at these middle layers requires that we build models of very large systems of spiking neurons, with structures inspired by the increasingly detailed findings of neuroscience, in order to investigate the emergent behaviours, adaptability and fault-tolerance of those systems.Our goal in this project is to deliver machines of unprecedented cost-effectiveness for this task, and to make them readily accessible to as wide a user base as possible. We will also explore the applicability of the unique architecture that has emerged from the pursuit of this goal to other important application domains.</gtr:abstractText><gtr:fund><gtr:end>2014-06-14</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>723229</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>863384</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Programme Grant</gtr:description><gtr:end>2021-11-02</gtr:end><gtr:fundingOrg>EPSRC and CRUK</gtr:fundingOrg><gtr:fundingRef>EP/N031768/1</gtr:fundingRef><gtr:id>FDFDF1B4-03AF-4422-A387-B1D86FB19E8B</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2016-05-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>There were many findings including:

* Award winning work on &amp;quot;Communication Locality in Computation: Software, Chip Multiprocessors and Brains&amp;quot; that won the UK Distinguished dissertation prize.
* Implications of Electronics Technology Trends to Algorithm Design
* Interconnect for commodity FPGA clusters: standardized or customized?
* Reliably Prototyping Large SoCs Using FPGA Clusters
* Managing the FPGA Memory Wall: custom computing or vector processing?
* Bluehive - A Field-Programmable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation
* Rapid codesign of a soft vector processor and its compiler</gtr:description><gtr:exploitationPathways>The papers produced on this project already have hundreds of citations, so we definitely influenced related research.</gtr:exploitationPathways><gtr:id>2EF31449-4C67-41E8-8CE9-3C338842F2D0</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:sectors><gtr:url>http://www.cl.cam.ac.uk/research/comparch/research/bimpa.html</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AAAE66FB-3384-4344-B9BF-4397258137BB"><gtr:id>AAAE66FB-3384-4344-B9BF-4397258137BB</gtr:id><gtr:title>Implications of Electronics Technology Trends to Algorithm Design</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/1164039da8c3f42ed37dd847facc87ac"><gtr:id>1164039da8c3f42ed37dd847facc87ac</gtr:id><gtr:otherNames>D Greenfield</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8D9C1363-01DF-4B6D-975F-74F3A8A1FEDC"><gtr:id>8D9C1363-01DF-4B6D-975F-74F3A8A1FEDC</gtr:id><gtr:title>Efficient physical embedding of topologically complex information processing networks in brains and computer circuits.</gtr:title><gtr:parentPublicationTitle>PLoS computational biology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c85dd447d9a7b2dcab28146aebac0433"><gtr:id>c85dd447d9a7b2dcab28146aebac0433</gtr:id><gtr:otherNames>Bassett DS</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:issn>1553-734X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/98554476-1FCC-4E49-8EC3-E4A8301A2684"><gtr:id>98554476-1FCC-4E49-8EC3-E4A8301A2684</gtr:id><gtr:title>Mamba: A scalable communication centric multi-threaded processor architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/98657f7bd359406fadc42d40564097f3"><gtr:id>98657f7bd359406fadc42d40564097f3</gtr:id><gtr:otherNames>Chadwick G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-3051-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7CCC93A0-B406-4689-83AA-842794D53E6A"><gtr:id>7CCC93A0-B406-4689-83AA-842794D53E6A</gtr:id><gtr:title>Designing a Physical Locality Aware Coherence Protocol for Chip-Multiprocessors</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c3d905f87dae6838ed926bbf479d9065"><gtr:id>c3d905f87dae6838ed926bbf479d9065</gtr:id><gtr:otherNames>Fensch C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1AD95EE0-E602-49FD-AAF0-8A4E4BDAD901"><gtr:id>1AD95EE0-E602-49FD-AAF0-8A4E4BDAD901</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/57E4128F-4B88-4FD2-A2F2-0A574DAA8940"><gtr:id>57E4128F-4B88-4FD2-A2F2-0A574DAA8940</gtr:id><gtr:title>Behavioural synthesis utilising recursive definitions</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E5165C44-F5FF-453A-A123-FCCD420AB36E"><gtr:id>E5165C44-F5FF-453A-A123-FCCD420AB36E</gtr:id><gtr:title>Requirements of low power photonic networks for Distributed Shared Memory computers</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a41abd17d512802c43c0118cdf1e6e57"><gtr:id>a41abd17d512802c43c0118cdf1e6e57</gtr:id><gtr:otherNames>Philip Watts (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FE38A523-0D99-4C2A-8C19-B976A45BBDD4"><gtr:id>FE38A523-0D99-4C2A-8C19-B976A45BBDD4</gtr:id><gtr:title>Energy Implications of Photonic Networks With Speculative Transmission</gtr:title><gtr:parentPublicationTitle>Journal of Optical Communications and Networking</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0830d5ae8cef16ca4b33d726d82d0662"><gtr:id>0830d5ae8cef16ca4b33d726d82d0662</gtr:id><gtr:otherNames>Watts P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F5EA4AE0-6CAB-440B-AD0C-06A19174E6DD"><gtr:id>F5EA4AE0-6CAB-440B-AD0C-06A19174E6DD</gtr:id><gtr:title>Power Optimized Transceivers for Future Switched Networks</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b69c292f1a995cf428ec681ad1f8cb64"><gtr:id>b69c292f1a995cf428ec681ad1f8cb64</gtr:id><gtr:otherNames>Audzevich Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/87C712A4-FE02-4B0F-83D1-71FC6D07FB62"><gtr:id>87C712A4-FE02-4B0F-83D1-71FC6D07FB62</gtr:id><gtr:title>A communication characterisation of Splash-2 and Parsec</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/32af7f7a9a6213b137201abb5a2081be"><gtr:id>32af7f7a9a6213b137201abb5a2081be</gtr:id><gtr:otherNames>Barrow-Williams N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FD170FC3-38ED-4B70-9ED6-3F835463B290"><gtr:id>FD170FC3-38ED-4B70-9ED6-3F835463B290</gtr:id><gtr:title>Rapid codesign of a soft vector processor and its compiler</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82b080ce0b08ac39c2a239a5720fc52e"><gtr:id>82b080ce0b08ac39c2a239a5720fc52e</gtr:id><gtr:otherNames>Naylor M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5FD6017D-4D7E-45A7-8933-16F8EC6B2779"><gtr:id>5FD6017D-4D7E-45A7-8933-16F8EC6B2779</gtr:id><gtr:title>A spiking neural network on a portable FPGA tablet</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82b080ce0b08ac39c2a239a5720fc52e"><gtr:id>82b080ce0b08ac39c2a239a5720fc52e</gtr:id><gtr:otherNames>Naylor M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/EA544BBB-A3F7-4C04-8EDD-C9C5D8498734"><gtr:id>EA544BBB-A3F7-4C04-8EDD-C9C5D8498734</gtr:id><gtr:title>Interconnect for commodity FPGA clusters: Standardized or customized?</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/1c2e31605ba949c8e8c8ae8950851181"><gtr:id>1c2e31605ba949c8e8c8ae8950851181</gtr:id><gtr:otherNames>Theodore Markettos A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8429A030-2798-4B16-8CA3-73BCE8057F0E"><gtr:id>8429A030-2798-4B16-8CA3-73BCE8057F0E</gtr:id><gtr:title>Reliably prototyping large SoCs using FPGA clusters</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0a665cfb0b5988ed7a46c9990dc1aa07"><gtr:id>0a665cfb0b5988ed7a46c9990dc1aa07</gtr:id><gtr:otherNames>Fox P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F5AAB296-4FCB-4E96-9520-BA81380F5FDA"><gtr:id>F5AAB296-4FCB-4E96-9520-BA81380F5FDA</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/ADE90883-2C69-4EC5-94E6-AC171E9B4395"><gtr:id>ADE90883-2C69-4EC5-94E6-AC171E9B4395</gtr:id><gtr:title>Bluehive - A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/96d5647ba90b3cbbf1d24092c7e36fbc"><gtr:id>96d5647ba90b3cbbf1d24092c7e36fbc</gtr:id><gtr:otherNames>Moore S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1605-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AE991420-3FCF-4527-872E-FD8AAE5FDF2A"><gtr:id>AE991420-3FCF-4527-872E-FD8AAE5FDF2A</gtr:id><gtr:title>Proximity coherence for chip multiprocessors</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/32af7f7a9a6213b137201abb5a2081be"><gtr:id>32af7f7a9a6213b137201abb5a2081be</gtr:id><gtr:otherNames>Barrow-Williams N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>9781450301787</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CCD567E4-8250-4472-8C6E-B279829BE40C"><gtr:id>CCD567E4-8250-4472-8C6E-B279829BE40C</gtr:id><gtr:title>An Energy and Performance Exploration of Network-on-Chip Architectures</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/05342494-3A85-4D46-96FD-8F1BF8B8A931"><gtr:id>05342494-3A85-4D46-96FD-8F1BF8B8A931</gtr:id><gtr:title>Managing the FPGA memory wall: Custom computing or vector processing?</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82b080ce0b08ac39c2a239a5720fc52e"><gtr:id>82b080ce0b08ac39c2a239a5720fc52e</gtr:id><gtr:otherNames>Naylor M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G015783/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>20</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>18CCD01F-CBEC-46CF-B316-5A50A2CFF82D</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>New &amp; Emerging Comp. Paradigms</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>01AC56BC-45B4-434D-B015-7C879327F09F</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>Parallel Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>