// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pqcrystals_dilithium_21_HH_
#define _pqcrystals_dilithium_21_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pqcrystals_dilithg8j.h"

namespace ap_rtl {

struct pqcrystals_dilithium_21 : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_out< sc_logic > a_we0;
    sc_out< sc_lv<32> > a_d0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<10> > a_address1;
    sc_out< sc_logic > a_ce1;
    sc_in< sc_lv<32> > a_q1;
    sc_in< sc_lv<3> > a_offset;


    // Module declarations
    pqcrystals_dilithium_21(sc_module_name name);
    SC_HAS_PROCESS(pqcrystals_dilithium_21);

    ~pqcrystals_dilithium_21();

    sc_trace_file* mVcdFile;

    pqcrystals_dilithg8j* zetas_U;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > zetas_address0;
    sc_signal< sc_logic > zetas_ce0;
    sc_signal< sc_lv<23> > zetas_q0;
    sc_signal< sc_lv<9> > j_1_reg_169;
    sc_signal< sc_lv<32> > reg_180;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln95_reg_616;
    sc_signal< sc_lv<12> > zext_ln77_fu_193_p1;
    sc_signal< sc_lv<12> > zext_ln77_reg_512;
    sc_signal< sc_lv<1> > tmp_4_fu_202_p3;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > zext_ln83_fu_210_p1;
    sc_signal< sc_lv<10> > zext_ln83_reg_523;
    sc_signal< sc_lv<32> > k_fu_233_p2;
    sc_signal< sc_lv<32> > k_reg_532;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln84_fu_224_p2;
    sc_signal< sc_lv<9> > len_fu_244_p2;
    sc_signal< sc_lv<32> > zext_ln84_fu_250_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > zext_ln86_fu_265_p1;
    sc_signal< sc_lv<32> > zext_ln86_reg_552;
    sc_signal< sc_lv<10> > zext_ln84_1_fu_293_p1;
    sc_signal< sc_lv<10> > zext_ln84_1_reg_557;
    sc_signal< sc_lv<54> > sext_ln86_fu_297_p1;
    sc_signal< sc_lv<54> > sext_ln86_reg_562;
    sc_signal< sc_lv<10> > a_addr_reg_570;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln86_fu_301_p2;
    sc_signal< sc_lv<10> > a_addr_2_reg_575;
    sc_signal< sc_lv<32> > j_3_fu_344_p2;
    sc_signal< sc_lv<32> > j_3_reg_581;
    sc_signal< sc_lv<10> > add_ln84_fu_350_p2;
    sc_signal< sc_lv<32> > sub_ln89_fu_365_p2;
    sc_signal< sc_lv<32> > sub_ln89_reg_591;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<54> > mul_ln90_fu_374_p2;
    sc_signal< sc_lv<54> > mul_ln90_reg_596;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > trunc_ln18_1_fu_379_p1;
    sc_signal< sc_lv<32> > trunc_ln18_1_reg_601;
    sc_signal< sc_lv<32> > t_7_fu_383_p2;
    sc_signal< sc_lv<32> > t_7_reg_606;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<55> > mul_ln19_1_fu_391_p2;
    sc_signal< sc_lv<55> > mul_ln19_1_reg_611;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln95_fu_424_p2;
    sc_signal< sc_lv<1> > icmp_ln95_reg_616_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln95_reg_616_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln95_reg_616_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln95_reg_616_pp0_iter4_reg;
    sc_signal< sc_lv<9> > j_2_fu_430_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<10> > a_addr_1_reg_625;
    sc_signal< sc_lv<10> > a_addr_1_reg_625_pp0_iter1_reg;
    sc_signal< sc_lv<10> > a_addr_1_reg_625_pp0_iter2_reg;
    sc_signal< sc_lv<10> > a_addr_1_reg_625_pp0_iter3_reg;
    sc_signal< sc_lv<10> > a_addr_1_reg_625_pp0_iter4_reg;
    sc_signal< sc_lv<49> > mul_ln96_fu_454_p2;
    sc_signal< sc_lv<49> > mul_ln96_reg_631;
    sc_signal< sc_lv<49> > mul_ln96_reg_631_pp0_iter3_reg;
    sc_signal< sc_lv<49> > mul_ln96_reg_631_pp0_iter4_reg;
    sc_signal< sc_lv<32> > trunc_ln18_fu_460_p1;
    sc_signal< sc_lv<32> > trunc_ln18_reg_636;
    sc_signal< sc_lv<32> > t_5_fu_464_p2;
    sc_signal< sc_lv<32> > t_5_reg_641;
    sc_signal< sc_lv<55> > mul_ln19_fu_472_p2;
    sc_signal< sc_lv<55> > mul_ln19_reg_646;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<9> > len_0_reg_136;
    sc_signal< sc_lv<10> > j_reg_148;
    sc_signal< sc_lv<32> > j_0_reg_160;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > zext_ln85_fu_239_p1;
    sc_signal< sc_lv<64> > zext_ln87_fu_315_p1;
    sc_signal< sc_lv<64> > zext_ln88_1_fu_339_p1;
    sc_signal< sc_lv<64> > zext_ln96_1_fu_445_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > k_1_fu_80;
    sc_signal< sc_lv<32> > add_ln88_1_fu_358_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > t_8_fu_419_p1;
    sc_signal< sc_lv<32> > t_6_fu_500_p1;
    sc_signal< sc_lv<11> > tmp_fu_185_p3;
    sc_signal< sc_lv<2> > tmp_5_fu_214_p4;
    sc_signal< sc_lv<10> > add_ln86_fu_260_p2;
    sc_signal< sc_lv<9> > trunc_ln84_fu_275_p1;
    sc_signal< sc_lv<1> > empty_fu_269_p2;
    sc_signal< sc_lv<9> > add_ln84_1_fu_279_p2;
    sc_signal< sc_lv<9> > start_fu_285_p3;
    sc_signal< sc_lv<23> > zeta_fu_254_p2;
    sc_signal< sc_lv<12> > trunc_ln87_fu_306_p1;
    sc_signal< sc_lv<12> > add_ln87_fu_310_p2;
    sc_signal< sc_lv<12> > zext_ln88_fu_324_p1;
    sc_signal< sc_lv<12> > trunc_ln88_fu_320_p1;
    sc_signal< sc_lv<12> > add_ln88_fu_328_p2;
    sc_signal< sc_lv<12> > add_ln88_2_fu_334_p2;
    sc_signal< sc_lv<23> > mul_ln90_fu_374_p0;
    sc_signal< sc_lv<32> > mul_ln90_fu_374_p1;
    sc_signal< sc_lv<32> > mul_ln19_1_fu_391_p1;
    sc_signal< sc_lv<56> > sext_ln90_1_fu_397_p1;
    sc_signal< sc_lv<56> > sext_ln19_6_fu_400_p1;
    sc_signal< sc_lv<56> > add_ln19_1_fu_403_p2;
    sc_signal< sc_lv<24> > trunc_ln19_1_fu_409_p4;
    sc_signal< sc_lv<12> > zext_ln96_fu_436_p1;
    sc_signal< sc_lv<12> > add_ln96_fu_440_p2;
    sc_signal< sc_lv<32> > sext_ln96_fu_450_p0;
    sc_signal< sc_lv<32> > mul_ln96_fu_454_p1;
    sc_signal< sc_lv<32> > mul_ln19_fu_472_p1;
    sc_signal< sc_lv<56> > sext_ln19_3_fu_481_p1;
    sc_signal< sc_lv<56> > sext_ln96_1_fu_478_p1;
    sc_signal< sc_lv<56> > add_ln19_fu_484_p2;
    sc_signal< sc_lv<24> > trunc_ln_fu_490_p4;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_state6;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_state9;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_state12;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3802001;
    static const sc_lv<55> ap_const_lv55_7FFFFFFF801FFF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<49> ap_const_lv49_A3FA;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_a_d0();
    void thread_a_we0();
    void thread_add_ln19_1_fu_403_p2();
    void thread_add_ln19_fu_484_p2();
    void thread_add_ln84_1_fu_279_p2();
    void thread_add_ln84_fu_350_p2();
    void thread_add_ln86_fu_260_p2();
    void thread_add_ln87_fu_310_p2();
    void thread_add_ln88_1_fu_358_p2();
    void thread_add_ln88_2_fu_334_p2();
    void thread_add_ln88_fu_328_p2();
    void thread_add_ln96_fu_440_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state13_pp0_stage0_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage0_iter2();
    void thread_ap_block_state16_pp0_stage0_iter3();
    void thread_ap_block_state17_pp0_stage0_iter4();
    void thread_ap_block_state18_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state13();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_empty_fu_269_p2();
    void thread_icmp_ln84_fu_224_p2();
    void thread_icmp_ln86_fu_301_p2();
    void thread_icmp_ln95_fu_424_p2();
    void thread_j_2_fu_430_p2();
    void thread_j_3_fu_344_p2();
    void thread_k_fu_233_p2();
    void thread_len_fu_244_p2();
    void thread_mul_ln19_1_fu_391_p1();
    void thread_mul_ln19_1_fu_391_p2();
    void thread_mul_ln19_fu_472_p1();
    void thread_mul_ln19_fu_472_p2();
    void thread_mul_ln90_fu_374_p0();
    void thread_mul_ln90_fu_374_p1();
    void thread_mul_ln90_fu_374_p2();
    void thread_mul_ln96_fu_454_p1();
    void thread_mul_ln96_fu_454_p2();
    void thread_sext_ln19_3_fu_481_p1();
    void thread_sext_ln19_6_fu_400_p1();
    void thread_sext_ln86_fu_297_p1();
    void thread_sext_ln90_1_fu_397_p1();
    void thread_sext_ln96_1_fu_478_p1();
    void thread_sext_ln96_fu_450_p0();
    void thread_start_fu_285_p3();
    void thread_sub_ln89_fu_365_p2();
    void thread_t_5_fu_464_p2();
    void thread_t_6_fu_500_p1();
    void thread_t_7_fu_383_p2();
    void thread_t_8_fu_419_p1();
    void thread_tmp_4_fu_202_p3();
    void thread_tmp_5_fu_214_p4();
    void thread_tmp_fu_185_p3();
    void thread_trunc_ln18_1_fu_379_p1();
    void thread_trunc_ln18_fu_460_p1();
    void thread_trunc_ln19_1_fu_409_p4();
    void thread_trunc_ln84_fu_275_p1();
    void thread_trunc_ln87_fu_306_p1();
    void thread_trunc_ln88_fu_320_p1();
    void thread_trunc_ln_fu_490_p4();
    void thread_zeta_fu_254_p2();
    void thread_zetas_address0();
    void thread_zetas_ce0();
    void thread_zext_ln77_fu_193_p1();
    void thread_zext_ln83_fu_210_p1();
    void thread_zext_ln84_1_fu_293_p1();
    void thread_zext_ln84_fu_250_p1();
    void thread_zext_ln85_fu_239_p1();
    void thread_zext_ln86_fu_265_p1();
    void thread_zext_ln87_fu_315_p1();
    void thread_zext_ln88_1_fu_339_p1();
    void thread_zext_ln88_fu_324_p1();
    void thread_zext_ln96_1_fu_445_p1();
    void thread_zext_ln96_fu_436_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
