# do MBCORE.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:37 on Oct 09,2020
# vlog -work work MBCORE.vo 
# -- Compiling module core
# -- Compiling module hard_block
# 
# Top level modules:
# 	core
# End time: 23:22:38 on Oct 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:38 on Oct 09,2020
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module core_vlg_vec_tst
# 
# Top level modules:
# 	core_vlg_vec_tst
# End time: 23:22:38 on Oct 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.core_vlg_vec_tst 
# Start time: 23:22:38 on Oct 09,2020
# Loading work.core_vlg_vec_tst
# Loading work.core
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20947 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 227301 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 476901 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# Simulation time: 728900 ps
# ** Note: $finish    : Waveform2.vwf.vt(62)
#    Time: 1 us  Iteration: 0  Instance: /core_vlg_vec_tst
# End time: 23:23:57 on Oct 09,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 1
