# Verilog_Traffic_Light
First steps with the Sipeed Tang Primer 20k FPGA.

![video](https://youtu.be/ONJCw0yPPp8)
