Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 21:05:41 2021
| Host         : varuns5600x running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (28)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ext_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (28)
----------------------
 There are 28 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.533        0.000                      0                33626        0.020        0.000                      0                33626        3.000        0.000                       0                 10351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkgen/pll/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           2.533        0.000                      0                33626        0.020        0.000                      0                33626        8.750        0.000                       0                 10347  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/pll/inst/clk_in1
  To Clock:  clkgen/pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][45]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][45]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][46]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][46]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][53]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][53]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][54]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][54]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][59]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][59]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][60]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][60]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][61]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][61]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.138ns  (logic 2.749ns (16.040%)  route 14.389ns (83.960%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 17.238 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.939    14.919    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.608    17.238    soc0/processor/decode1_0/clk_out1
    SLICE_X29Y106        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][62]/C
                         clock pessimism              0.502    17.740    
                         clock uncertainty           -0.084    17.657    
    SLICE_X29Y106        FDRE (Setup_fdre_C_CE)      -0.205    17.452    soc0/processor/decode1_0/r_reg[nia][62]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 2.749ns (16.218%)  route 14.201ns (83.782%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 17.236 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.751    14.731    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y104        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.606    17.236    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y104        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][39]/C
                         clock pessimism              0.502    17.738    
                         clock uncertainty           -0.084    17.655    
    SLICE_X32Y104        FDRE (Setup_fdre_C_CE)      -0.205    17.450    soc0/processor/decode1_0/r_reg[nia][39]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 2.749ns (16.218%)  route 14.201ns (83.782%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 17.236 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.736    -2.220    soc0/processor/loadstore1_0/clk_out1
    SLICE_X25Y104        FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.763 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.358    -0.405    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.152    -0.253 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.983     0.730    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.326     1.056 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.641     1.697    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.589     2.410    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           1.109     3.642    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.766 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.297     4.063    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.187 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.415     4.603    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.119     4.722 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.302     5.024    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.332     5.356 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.402     6.758    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.626     8.509    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X54Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.633 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.706     9.339    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.463 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           1.072    10.535    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.659 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.534    11.193    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    11.317 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.807    12.125    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.249 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.607    12.856    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X52Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.980 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.751    14.731    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y104        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.606    17.236    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y104        FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][40]/C
                         clock pessimism              0.502    17.738    
                         clock uncertainty           -0.084    17.655    
    SLICE_X32Y104        FDRE (Setup_fdre_C_CE)      -0.205    17.450    soc0/processor/decode1_0/r_reg[nia][40]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.554    -0.850    soc0/processor/icache_0/clk_out1
    SLICE_X35Y64         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  soc0/processor/icache_0/r_reg[store_index][4]_rep/Q
                         net (fo=268, routed)         0.092    -0.617    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/A4
    SLICE_X34Y64         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.822    -1.278    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/WCLK
    SLICE_X34Y64         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/DP/CLK
                         clock pessimism              0.441    -0.837    
    SLICE_X34Y64         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.637    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/DP
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.554    -0.850    soc0/processor/icache_0/clk_out1
    SLICE_X35Y64         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  soc0/processor/icache_0/r_reg[store_index][4]_rep/Q
                         net (fo=268, routed)         0.092    -0.617    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/A4
    SLICE_X34Y64         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.822    -1.278    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/WCLK
    SLICE_X34Y64         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/SP/CLK
                         clock pessimism              0.441    -0.837    
    SLICE_X34Y64         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.637    soc0/processor/icache_0/cache_tags_reg_r1_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 soc0/processor/loadstore1_0/r2_reg[req][nia][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/loadstore1_0/r3_reg[nia][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.141%)  route 0.219ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.553    -0.851    soc0/processor/loadstore1_0/clk_out1
    SLICE_X37Y82         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  soc0/processor/loadstore1_0/r2_reg[req][nia][4]/Q
                         net (fo=1, routed)           0.219    -0.491    soc0/processor/loadstore1_0/r2_reg[req][nia][4]
    SLICE_X32Y81         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.818    -1.281    soc0/processor/loadstore1_0/clk_out1
    SLICE_X32Y81         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][4]/C
                         clock pessimism              0.691    -0.590    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.070    -0.520    soc0/processor/loadstore1_0/r3_reg[nia][4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/icache_log.log_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_0/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.421%)  route 0.109ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.549    -0.855    soc0/processor/icache_0/clk_out1
    SLICE_X48Y74         FDRE                                         r  soc0/processor/icache_0/icache_log.log_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  soc0/processor/icache_0/icache_log.log_data_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.605    soc0/processor/debug_0/log_data[53]
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.862    -1.237    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155    -0.640    soc0/processor/debug_0/maybe_log.log_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc0/processor/execute1_0/e1_log.log_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.549    -0.855    soc0/processor/execute1_0/clk_out1
    SLICE_X49Y75         FDRE                                         r  soc0/processor/execute1_0/e1_log.log_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  soc0/processor/execute1_0/e1_log.log_data_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.607    soc0/processor/debug_0/log_data[118]
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.859    -1.240    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.442    -0.798    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.643    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/fetch1_0/log_nia_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.550    -0.854    soc0/processor/fetch1_0/clk_out1
    SLICE_X48Y73         FDRE                                         r  soc0/processor/fetch1_0/log_nia_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  soc0/processor/fetch1_0/log_nia_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.603    soc0/processor/debug_0/log_data[7]
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.862    -1.237    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.155    -0.640    soc0/processor/debug_0/maybe_log.log_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/fetch1_0/log_nia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.553    -0.851    soc0/processor/fetch1_0/clk_out1
    SLICE_X49Y70         FDRE                                         r  soc0/processor/fetch1_0/log_nia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  soc0/processor/fetch1_0/log_nia_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.603    soc0/processor/debug_0/log_data[4]
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.862    -1.237    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.640    soc0/processor/debug_0/maybe_log.log_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/execute1_0/e1_log.log_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.549    -0.855    soc0/processor/execute1_0/clk_out1
    SLICE_X49Y75         FDRE                                         r  soc0/processor/execute1_0/e1_log.log_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  soc0/processor/execute1_0/e1_log.log_data_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.606    soc0/processor/debug_0/log_data[122]
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.859    -1.240    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.442    -0.798    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155    -0.643    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/decode2_0/d2_log.log_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.550    -0.854    soc0/processor/decode2_0/clk_out1
    SLICE_X49Y76         FDRE                                         r  soc0/processor/decode2_0/d2_log.log_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  soc0/processor/decode2_0/d2_log.log_data_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.606    soc0/processor/debug_0/log_data[110]
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.859    -1.240    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.442    -0.798    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.643    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 soc0/processor/decode2_0/d2_log.log_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.550    -0.854    soc0/processor/decode2_0/clk_out1
    SLICE_X49Y76         FDRE                                         r  soc0/processor/decode2_0/d2_log.log_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  soc0/processor/decode2_0/d2_log.log_data_reg[6]/Q
                         net (fo=1, routed)           0.108    -0.605    soc0/processor/debug_0/log_data[114]
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.859    -1.240    soc0/processor/debug_0/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.442    -0.798    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155    -0.643    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     soc0/bram0/ram_0/memory_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     soc0/bram0/ram_0/memory_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     soc0/bram0/ram_0/memory_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11     soc0/bram0/ram_0/memory_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y17     soc0/processor/fetch1_0/btc.btc_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19     soc0/processor/fetch1_0/btc.btc_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18     soc0/processor/fetch1_0/btc.btc_memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y38     soc0/processor/fetch1_0/btc.btc_memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y16     soc0/processor/dcache_0/rams[0].way/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y16     soc0/processor/dcache_0/rams[0].way/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y65      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_25_25/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y65      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_25_25/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y65      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_26_26/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y65      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_26_26/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y66      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_32_32/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y66      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_32_32/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y66      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_33_33/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y66      soc0/processor/dcache_0/cache_tags_reg_r2_0_63_33_33/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y83      soc0/processor/dcache_0/dtlb_ptes_reg_0_63_105_107/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y83      soc0/processor/dcache_0/dtlb_ptes_reg_0_63_105_107/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y70     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y70     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y70     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y70     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y69     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_12_12/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y69     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_13_13/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkgen/pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT



