{
  "Top": "filter_dut",
  "RtlTop": "filter_dut",
  "RtlPrefix": "",
  "RtlSubPrefix": "filter_dut_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "filter_cfg_strm": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "filter_cfg_strm",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "k_strms": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "k_strms_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "k_strms_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "k_strms_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "k_strms_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "p_strm": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "p_strm",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "e_strm": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "e_strm",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "f_strm": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "f_strm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "e_f_strm": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "e_f_strm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "filter_dut"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter_dut",
    "Version": "1.0",
    "DisplayName": "Filter_dut",
    "Revision": "2113938983",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_filter_dut_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/APZ-DA\/Addon_Queries\/SELECT\/dynamic_filter\/filter_dut.cpp",
      "..\/..\/..\/..\/APZ-DA\/Addon_Queries\/SELECT\/dynamic_filter\/filter_dut.hpp"
    ],
    "TestBench": ["..\/..\/..\/..\/APZ-DA\/Addon_Queries\/SELECT\/dynamic_filter\/filter_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/filter_dut_broadcast.vhd",
      "impl\/vhdl\/filter_dut_broadcast_Pipeline_VITIS_LOOP_88_1.vhd",
      "impl\/vhdl\/filter_dut_compare_ops_32_Pipeline_FILTER_MAIN_LOOP.vhd",
      "impl\/vhdl\/filter_dut_compare_ops_32_s.vhd",
      "impl\/vhdl\/filter_dut_dynamicFilter_32_32_s.vhd",
      "impl\/vhdl\/filter_dut_fifo_w1_d8_S.vhd",
      "impl\/vhdl\/filter_dut_fifo_w1_d32_S.vhd",
      "impl\/vhdl\/filter_dut_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/filter_dut_fifo_w10_d8_S.vhd",
      "impl\/vhdl\/filter_dut_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/filter_dut_fifo_w72_d2_S.vhd",
      "impl\/vhdl\/filter_dut_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.vhd",
      "impl\/vhdl\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.vhd",
      "impl\/vhdl\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.vhd",
      "impl\/vhdl\/filter_dut_parse_filter_config_4_32_s.vhd",
      "impl\/vhdl\/filter_dut_pred_pass_32_Pipeline_FILTER_PRED_PASS.vhd",
      "impl\/vhdl\/filter_dut_pred_pass_32_s.vhd",
      "impl\/vhdl\/filter_dut_sparsemux_17_7_1_1_1.vhd",
      "impl\/vhdl\/filter_dut_start_for_compare_ops_32_U0.vhd",
      "impl\/vhdl\/filter_dut_start_for_pred_pass_32_U0.vhd",
      "impl\/vhdl\/filter_dut_start_for_true_table_4_U0.vhd",
      "impl\/vhdl\/filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ.vhd",
      "impl\/vhdl\/filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.vhd",
      "impl\/vhdl\/filter_dut_true_table_4_s.vhd",
      "impl\/vhdl\/filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/filter_dut_var_const_cmp_32_s.vhd",
      "impl\/vhdl\/filter_dut_var_var_cmp_32_s.vhd",
      "impl\/vhdl\/filter_dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/filter_dut_broadcast.v",
      "impl\/verilog\/filter_dut_broadcast_Pipeline_VITIS_LOOP_88_1.v",
      "impl\/verilog\/filter_dut_compare_ops_32_Pipeline_FILTER_MAIN_LOOP.v",
      "impl\/verilog\/filter_dut_compare_ops_32_s.v",
      "impl\/verilog\/filter_dut_dynamicFilter_32_32_s.v",
      "impl\/verilog\/filter_dut_fifo_w1_d8_S.v",
      "impl\/verilog\/filter_dut_fifo_w1_d32_S.v",
      "impl\/verilog\/filter_dut_fifo_w4_d2_S.v",
      "impl\/verilog\/filter_dut_fifo_w10_d8_S.v",
      "impl\/verilog\/filter_dut_fifo_w32_d2_S.v",
      "impl\/verilog\/filter_dut_fifo_w72_d2_S.v",
      "impl\/verilog\/filter_dut_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/filter_dut_hls_deadlock_detection_unit.v",
      "impl\/verilog\/filter_dut_hls_deadlock_detector.vh",
      "impl\/verilog\/filter_dut_hls_deadlock_report_unit.vh",
      "impl\/verilog\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.v",
      "impl\/verilog\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.v",
      "impl\/verilog\/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.v",
      "impl\/verilog\/filter_dut_parse_filter_config_4_32_s.v",
      "impl\/verilog\/filter_dut_pred_pass_32_Pipeline_FILTER_PRED_PASS.v",
      "impl\/verilog\/filter_dut_pred_pass_32_s.v",
      "impl\/verilog\/filter_dut_sparsemux_17_7_1_1_1.v",
      "impl\/verilog\/filter_dut_start_for_compare_ops_32_U0.v",
      "impl\/verilog\/filter_dut_start_for_pred_pass_32_U0.v",
      "impl\/verilog\/filter_dut_start_for_true_table_4_U0.v",
      "impl\/verilog\/filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ.v",
      "impl\/verilog\/filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.v",
      "impl\/verilog\/filter_dut_true_table_4_s.v",
      "impl\/verilog\/filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W.v",
      "impl\/verilog\/filter_dut_var_const_cmp_32_s.v",
      "impl\/verilog\/filter_dut_var_var_cmp_32_s.v",
      "impl\/verilog\/filter_dut.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/filter_dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "filter_cfg_strm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "filter_cfg_strm_",
      "portMap": {
        "filter_cfg_strm_dout": "RD_DATA",
        "filter_cfg_strm_empty_n": "EMPTY_N",
        "filter_cfg_strm_read": "RD_EN"
      },
      "ports": [
        "filter_cfg_strm_dout",
        "filter_cfg_strm_empty_n",
        "filter_cfg_strm_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "filter_cfg_strm"
        }]
    },
    "k_strms_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "k_strms_0_",
      "portMap": {
        "k_strms_0_dout": "RD_DATA",
        "k_strms_0_empty_n": "EMPTY_N",
        "k_strms_0_read": "RD_EN"
      },
      "ports": [
        "k_strms_0_dout",
        "k_strms_0_empty_n",
        "k_strms_0_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "k_strms"
        }]
    },
    "k_strms_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "k_strms_1_",
      "portMap": {
        "k_strms_1_dout": "RD_DATA",
        "k_strms_1_empty_n": "EMPTY_N",
        "k_strms_1_read": "RD_EN"
      },
      "ports": [
        "k_strms_1_dout",
        "k_strms_1_empty_n",
        "k_strms_1_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "k_strms"
        }]
    },
    "k_strms_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "k_strms_2_",
      "portMap": {
        "k_strms_2_dout": "RD_DATA",
        "k_strms_2_empty_n": "EMPTY_N",
        "k_strms_2_read": "RD_EN"
      },
      "ports": [
        "k_strms_2_dout",
        "k_strms_2_empty_n",
        "k_strms_2_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "k_strms"
        }]
    },
    "k_strms_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "k_strms_3_",
      "portMap": {
        "k_strms_3_dout": "RD_DATA",
        "k_strms_3_empty_n": "EMPTY_N",
        "k_strms_3_read": "RD_EN"
      },
      "ports": [
        "k_strms_3_dout",
        "k_strms_3_empty_n",
        "k_strms_3_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "k_strms"
        }]
    },
    "p_strm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "p_strm_",
      "portMap": {
        "p_strm_dout": "RD_DATA",
        "p_strm_empty_n": "EMPTY_N",
        "p_strm_read": "RD_EN"
      },
      "ports": [
        "p_strm_dout",
        "p_strm_empty_n",
        "p_strm_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "p_strm"
        }]
    },
    "e_strm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "1",
      "portPrefix": "e_strm_",
      "portMap": {
        "e_strm_dout": "RD_DATA",
        "e_strm_empty_n": "EMPTY_N",
        "e_strm_read": "RD_EN"
      },
      "ports": [
        "e_strm_dout",
        "e_strm_empty_n",
        "e_strm_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "e_strm"
        }]
    },
    "f_strm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "f_strm_",
      "portMap": {
        "f_strm_din": "WR_DATA",
        "f_strm_full_n": "FULL_N",
        "f_strm_write": "WR_EN"
      },
      "ports": [
        "f_strm_din",
        "f_strm_full_n",
        "f_strm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "f_strm"
        }]
    },
    "e_f_strm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "1",
      "portPrefix": "e_f_strm_",
      "portMap": {
        "e_f_strm_din": "WR_DATA",
        "e_f_strm_full_n": "FULL_N",
        "e_f_strm_write": "WR_EN"
      },
      "ports": [
        "e_f_strm_din",
        "e_f_strm_full_n",
        "e_f_strm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "e_f_strm"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "filter_cfg_strm_dout": {
      "dir": "in",
      "width": "32"
    },
    "filter_cfg_strm_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "filter_cfg_strm_read": {
      "dir": "out",
      "width": "1"
    },
    "k_strms_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "k_strms_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "k_strms_0_read": {
      "dir": "out",
      "width": "1"
    },
    "k_strms_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "k_strms_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "k_strms_1_read": {
      "dir": "out",
      "width": "1"
    },
    "k_strms_2_dout": {
      "dir": "in",
      "width": "32"
    },
    "k_strms_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "k_strms_2_read": {
      "dir": "out",
      "width": "1"
    },
    "k_strms_3_dout": {
      "dir": "in",
      "width": "32"
    },
    "k_strms_3_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "k_strms_3_read": {
      "dir": "out",
      "width": "1"
    },
    "p_strm_dout": {
      "dir": "in",
      "width": "32"
    },
    "p_strm_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "p_strm_read": {
      "dir": "out",
      "width": "1"
    },
    "e_strm_dout": {
      "dir": "in",
      "width": "1"
    },
    "e_strm_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "e_strm_read": {
      "dir": "out",
      "width": "1"
    },
    "f_strm_din": {
      "dir": "out",
      "width": "32"
    },
    "f_strm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "f_strm_write": {
      "dir": "out",
      "width": "1"
    },
    "e_f_strm_din": {
      "dir": "out",
      "width": "1"
    },
    "e_f_strm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "e_f_strm_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filter_dut",
      "Instances": [{
          "ModuleName": "dynamicFilter_32_32_s",
          "InstanceName": "grp_dynamicFilter_32_32_s_fu_36",
          "BindInstances": "e_v_strm_U e_p_strm_U cmpvc_cfg_strms_0_U cmpvc_cfg_strms_1_U cmpvc_cfg_strms_2_U cmpvc_cfg_strms_3_U cmpvv_cfg_strms_U cmpvv_cfg_strms_1_U cmpvv_cfg_strms_2_U cmpvv_cfg_strms_3_U cmpvv_cfg_strms_4_U cmpvv_cfg_strms_5_U tt_cfg_strm_U addr_strm_U e_addr_strm_U b_strm_U e_b_strm_U",
          "Instances": [
            {
              "ModuleName": "broadcast",
              "InstanceName": "broadcast_U0",
              "Instances": [{
                  "ModuleName": "broadcast_Pipeline_VITIS_LOOP_88_1",
                  "InstanceName": "grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48"
                }]
            },
            {
              "ModuleName": "parse_filter_config_4_32_s",
              "InstanceName": "parse_filter_config_4_32_U0",
              "Instances": [
                {
                  "ModuleName": "parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1",
                  "InstanceName": "grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_fu_42",
                  "BindInstances": "icmp_ln419_fu_102_p2 add_ln419_fu_108_p2"
                },
                {
                  "ModuleName": "parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4",
                  "InstanceName": "grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_fu_56",
                  "BindInstances": "icmp_ln445_fu_155_p2 add_ln445_fu_161_p2 icmp_ln446_fu_180_p2 nb_1_fu_194_p2"
                },
                {
                  "ModuleName": "parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5",
                  "InstanceName": "grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_fu_74",
                  "BindInstances": "icmp_ln467_fu_62_p2 i_2_fu_68_p2"
                }
              ]
            },
            {
              "ModuleName": "compare_ops_32_s",
              "InstanceName": "compare_ops_32_U0",
              "Instances": [{
                  "ModuleName": "compare_ops_32_Pipeline_FILTER_MAIN_LOOP",
                  "InstanceName": "grp_compare_ops_32_Pipeline_FILTER_MAIN_LOOP_fu_148",
                  "Instances": [
                    {
                      "ModuleName": "var_const_cmp_32_s",
                      "InstanceName": "bv0c_var_const_cmp_32_s_fu_294",
                      "BindInstances": "bl_6_fu_200_p4 bl_6_fu_200_p6 bl_6_fu_200_p8 icmp_ln135_fu_110_p2 bl_6_fu_200_p10 bl_6_fu_200_p12 icmp_ln139_fu_128_p2 bl_6_fu_200_p14 icmp_ln126_fu_140_p2 icmp_ln126_1_fu_146_p2 icmp_ln126_2_fu_152_p2 icmp_ln126_3_fu_158_p2 icmp_ln126_4_fu_164_p2 icmp_ln126_5_fu_170_p2 icmp_ln126_6_fu_176_p2 sparsemux_17_7_1_1_1_U34 br_6_fu_348_p4 br_6_fu_348_p6 br_6_fu_348_p8 icmp_ln153_fu_258_p2 br_6_fu_348_p10 br_6_fu_348_p12 icmp_ln157_fu_276_p2 br_6_fu_348_p14 icmp_ln144_fu_288_p2 icmp_ln144_1_fu_294_p2 icmp_ln144_2_fu_300_p2 icmp_ln144_3_fu_306_p2 icmp_ln144_4_fu_312_p2 icmp_ln144_5_fu_318_p2 icmp_ln144_6_fu_324_p2 sparsemux_17_7_1_1_1_U35 ap_return"
                    },
                    {
                      "ModuleName": "var_const_cmp_32_s",
                      "InstanceName": "bv1c_var_const_cmp_32_s_fu_304",
                      "BindInstances": "bl_6_fu_200_p4 bl_6_fu_200_p6 bl_6_fu_200_p8 icmp_ln135_fu_110_p2 bl_6_fu_200_p10 bl_6_fu_200_p12 icmp_ln139_fu_128_p2 bl_6_fu_200_p14 icmp_ln126_fu_140_p2 icmp_ln126_1_fu_146_p2 icmp_ln126_2_fu_152_p2 icmp_ln126_3_fu_158_p2 icmp_ln126_4_fu_164_p2 icmp_ln126_5_fu_170_p2 icmp_ln126_6_fu_176_p2 sparsemux_17_7_1_1_1_U34 br_6_fu_348_p4 br_6_fu_348_p6 br_6_fu_348_p8 icmp_ln153_fu_258_p2 br_6_fu_348_p10 br_6_fu_348_p12 icmp_ln157_fu_276_p2 br_6_fu_348_p14 icmp_ln144_fu_288_p2 icmp_ln144_1_fu_294_p2 icmp_ln144_2_fu_300_p2 icmp_ln144_3_fu_306_p2 icmp_ln144_4_fu_312_p2 icmp_ln144_5_fu_318_p2 icmp_ln144_6_fu_324_p2 sparsemux_17_7_1_1_1_U35 ap_return"
                    },
                    {
                      "ModuleName": "var_const_cmp_32_s",
                      "InstanceName": "bv2c_var_const_cmp_32_s_fu_314",
                      "BindInstances": "bl_6_fu_200_p4 bl_6_fu_200_p6 bl_6_fu_200_p8 icmp_ln135_fu_110_p2 bl_6_fu_200_p10 bl_6_fu_200_p12 icmp_ln139_fu_128_p2 bl_6_fu_200_p14 icmp_ln126_fu_140_p2 icmp_ln126_1_fu_146_p2 icmp_ln126_2_fu_152_p2 icmp_ln126_3_fu_158_p2 icmp_ln126_4_fu_164_p2 icmp_ln126_5_fu_170_p2 icmp_ln126_6_fu_176_p2 sparsemux_17_7_1_1_1_U34 br_6_fu_348_p4 br_6_fu_348_p6 br_6_fu_348_p8 icmp_ln153_fu_258_p2 br_6_fu_348_p10 br_6_fu_348_p12 icmp_ln157_fu_276_p2 br_6_fu_348_p14 icmp_ln144_fu_288_p2 icmp_ln144_1_fu_294_p2 icmp_ln144_2_fu_300_p2 icmp_ln144_3_fu_306_p2 icmp_ln144_4_fu_312_p2 icmp_ln144_5_fu_318_p2 icmp_ln144_6_fu_324_p2 sparsemux_17_7_1_1_1_U35 ap_return"
                    },
                    {
                      "ModuleName": "var_const_cmp_32_s",
                      "InstanceName": "bv3c_var_const_cmp_32_s_fu_324",
                      "BindInstances": "bl_6_fu_200_p4 bl_6_fu_200_p6 bl_6_fu_200_p8 icmp_ln135_fu_110_p2 bl_6_fu_200_p10 bl_6_fu_200_p12 icmp_ln139_fu_128_p2 bl_6_fu_200_p14 icmp_ln126_fu_140_p2 icmp_ln126_1_fu_146_p2 icmp_ln126_2_fu_152_p2 icmp_ln126_3_fu_158_p2 icmp_ln126_4_fu_164_p2 icmp_ln126_5_fu_170_p2 icmp_ln126_6_fu_176_p2 sparsemux_17_7_1_1_1_U34 br_6_fu_348_p4 br_6_fu_348_p6 br_6_fu_348_p8 icmp_ln153_fu_258_p2 br_6_fu_348_p10 br_6_fu_348_p12 icmp_ln157_fu_276_p2 br_6_fu_348_p14 icmp_ln144_fu_288_p2 icmp_ln144_1_fu_294_p2 icmp_ln144_2_fu_300_p2 icmp_ln144_3_fu_306_p2 icmp_ln144_4_fu_312_p2 icmp_ln144_5_fu_318_p2 icmp_ln144_6_fu_324_p2 sparsemux_17_7_1_1_1_U35 ap_return"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv0v1_var_var_cmp_32_s_fu_334",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv0v2_var_var_cmp_32_s_fu_343",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv0v3_var_var_cmp_32_s_fu_352",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv1v2_var_var_cmp_32_s_fu_361",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv1v3_var_var_cmp_32_s_fu_370",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    },
                    {
                      "ModuleName": "var_var_cmp_32_s",
                      "InstanceName": "bv2v3_var_var_cmp_32_s_fu_379",
                      "BindInstances": "icmp_ln203_fu_99_p2 ret_9_fu_105_p2 grp_fu_85_p2 ret_8_fu_112_p2 grp_fu_85_p2 ret_6_fu_119_p2 icmp_ln195_fu_126_p2 ret_5_fu_132_p2 grp_fu_92_p2 ret_4_fu_139_p2 grp_fu_92_p2 ret_2_fu_146_p2 ret_1_fu_153_p2 ret_fu_160_p2"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "true_table_4_s",
              "InstanceName": "true_table_4_U0",
              "BindInstances": "truetable_U",
              "Instances": [
                {
                  "ModuleName": "true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32",
                  "InstanceName": "grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52",
                  "BindInstances": "icmp_ln318_fu_101_p2 add_ln318_fu_107_p2 icmp_ln321_fu_116_p2 select_ln318_fu_122_p3 add_ln318_1_fu_160_p2 select_ln318_1_fu_166_p3 first_iter_0_fu_130_p2 add_ln324_fu_207_p2 add_ln321_fu_136_p2"
                },
                {
                  "ModuleName": "true_table_4_Pipeline_TRUE_TABLE_READ",
                  "InstanceName": "grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60"
                }
              ]
            },
            {
              "ModuleName": "pred_pass_32_s",
              "InstanceName": "pred_pass_32_U0",
              "Instances": [{
                  "ModuleName": "pred_pass_32_Pipeline_FILTER_PRED_PASS",
                  "InstanceName": "grp_pred_pass_32_Pipeline_FILTER_PRED_PASS_fu_52",
                  "BindInstances": "or_ln372_fu_115_p2"
                }]
            }
          ]
        }]
    },
    "Info": {
      "broadcast_Pipeline_VITIS_LOOP_88_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "broadcast": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parse_filter_config_4_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "var_const_cmp_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "var_var_cmp_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "compare_ops_32_Pipeline_FILTER_MAIN_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compare_ops_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "true_table_4_Pipeline_TRUE_TABLE_READ": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "true_table_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pred_pass_32_Pipeline_FILTER_PRED_PASS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pred_pass_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamicFilter_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_dut": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "broadcast_Pipeline_VITIS_LOOP_88_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.815"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "broadcast": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.815"
        },
        "Area": {
          "FF": "13",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.833"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_419_1",
            "TripCount": "4",
            "Latency": "12",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.217"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_445_4",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "47",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.826"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_467_5",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "parse_filter_config_4_32_s": {
        "Latency": {
          "LatencyBest": "63",
          "LatencyAvg": "63",
          "LatencyWorst": "63",
          "PipelineII": "63",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.217"
        },
        "Area": {
          "FF": "145",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "638",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "var_const_cmp_32_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.675"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "0",
          "LUT": "720",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "var_var_cmp_32_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.620"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "0",
          "LUT": "385",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compare_ops_32_Pipeline_FILTER_MAIN_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.489"
        },
        "Loops": [{
            "Name": "FILTER_MAIN_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5306",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compare_ops_32_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.489"
        },
        "Area": {
          "FF": "324",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5523",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.652"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_318_1_TRUE_TABLE_INIT32",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "true_table_4_Pipeline_TRUE_TABLE_READ": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.314"
        },
        "Loops": [{
            "Name": "TRUE_TABLE_READ",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "true_table_4_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.652"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "95",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "481",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "pred_pass_32_Pipeline_FILTER_PRED_PASS": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.894"
        },
        "Loops": [{
            "Name": "FILTER_PRED_PASS",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pred_pass_32_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.894"
        },
        "Area": {
          "FF": "49",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "229",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dynamicFilter_32_32_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.489"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "1846",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "7857",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "filter_dut": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.489"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "1851",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "7954",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-03 14:23:23 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
