/*
	Copyright 2023 Efabless Corp.

	Author: Mohamed Shalan (mshalan@efabless.com)

	This file is auto-generated by wrapper_gen.py

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	    http://www.apache.org/licenses/LICENSE-2.0

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.

*/

`timescale			1ns/1ns
`default_nettype	none

//`define FPGA

module EF_R2RVC02 (
`ifndef FPGA
        input real  DVDD,
        input real  DVSS,
        input real  VDD,
        input real  VSS,
        input real  A1,
        input real  A2,
        input real  B1,
        input real  B2,
`else
        input wire  DVDD,
        input wire  DVSS,
        input wire  VDD,
        input wire  VSS,
        input wire  A1,
        input wire  A2,
        input wire  B1,
        input wire  B2,
`endif
        input wire  SELA,
        input wire  SELB,
        input wire  EN,
        output wire VO
);
`ifndef FPGA
        real a_mux = SELA ? A2 : A1 ;
        real b_mux = SELB ? B2 : B1 ;

        assign VO = (a_mux > b_mux);
`else
        assign VO = 1'B1;
`endif
        
endmodule