Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 17 21:15:07 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    897         
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (897)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3774)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (897)
--------------------------
 There are 897 register/latch pins with no clock driven by root clock pin: pdu_1cycle/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3774)
---------------------------------------------------
 There are 3774 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.712        0.000                      0                   26        0.117        0.000                      0                   26        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.712        0.000                      0                   26        0.117        0.000                      0                   26        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.595 r  pdu_1cycle/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.595    pdu_1cycle/cnt_reg[16]_i_1_n_6
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[17]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    pdu_1cycle/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.574 r  pdu_1cycle/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.574    pdu_1cycle/cnt_reg[16]_i_1_n_4
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[19]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    pdu_1cycle/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.704ns (31.329%)  route 1.543ns (68.671%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.646     5.249    pdu_1cycle/CLK
    SLICE_X15Y95         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     5.705 f  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.873     6.577    pdu_1cycle/step_r
    SLICE_X14Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.701 r  pdu_1cycle/check_r[1]_i_2/O
                         net (fo=1, routed)           0.670     7.372    pdu_1cycle/check_r[1]_i_2_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.496 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.496    pdu_1cycle/check_r[1]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.524    14.947    pdu_1cycle/CLK
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism              0.280    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X14Y95         FDCE (Setup_fdce_C_D)        0.079    15.270    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.500 r  pdu_1cycle/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.500    pdu_1cycle/cnt_reg[16]_i_1_n_5
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[18]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    pdu_1cycle/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    pdu_1cycle/cnt_reg[12]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.484 r  pdu_1cycle/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.484    pdu_1cycle/cnt_reg[16]_i_1_n_7
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[16]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.062    15.307    pdu_1cycle/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  pdu_1cycle/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.481    pdu_1cycle/cnt_reg[12]_i_1_n_6
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[13]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    15.308    pdu_1cycle/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.460 r  pdu_1cycle/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.460    pdu_1cycle/cnt_reg[12]_i_1_n_4
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    15.308    pdu_1cycle/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.386 r  pdu_1cycle/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.386    pdu_1cycle/cnt_reg[12]_i_1_n_5
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    15.308    pdu_1cycle/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    pdu_1cycle/cnt_reg[8]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.370 r  pdu_1cycle/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.370    pdu_1cycle/cnt_reg[12]_i_1_n_7
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[12]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    15.308    pdu_1cycle/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.245    pdu_1cycle/cnt_reg_n_0_[1]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    pdu_1cycle/cnt_reg[0]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    pdu_1cycle/cnt_reg[4]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.367 r  pdu_1cycle/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.367    pdu_1cycle/cnt_reg[8]_i_1_n_6
    SLICE_X1Y113         FDCE                                         r  pdu_1cycle/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    pdu_1cycle/CLK
    SLICE_X1Y113         FDCE                                         r  pdu_1cycle/cnt_reg[9]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    15.308    pdu_1cycle/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.575     1.494    pdu_1cycle/CLK
    SLICE_X15Y95         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.065     1.700    pdu_1cycle/step_r
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  pdu_1cycle/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    pdu_1cycle/check_r[0]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.846     2.011    pdu_1cycle/CLK
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.121     1.628    pdu_1cycle/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pdu_1cycle/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.575     1.494    pdu_1cycle/CLK
    SLICE_X15Y95         FDRE                                         r  pdu_1cycle/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu_1cycle/run_r_reg/Q
                         net (fo=3, routed)           0.098     1.734    pdu_1cycle/run_r
    SLICE_X14Y95         LUT4 (Prop_lut4_I3_O)        0.048     1.782 r  pdu_1cycle/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.782    pdu_1cycle/clk_cpu_r_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.846     2.011    pdu_1cycle/CLK
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.133     1.640    pdu_1cycle/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pdu_1cycle/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.575     1.494    pdu_1cycle/CLK
    SLICE_X15Y95         FDRE                                         r  pdu_1cycle/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pdu_1cycle/valid_2r_reg/Q
                         net (fo=2, routed)           0.100     1.736    pdu_1cycle/valid_2r
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.781 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    pdu_1cycle/check_r[1]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.846     2.011    pdu_1cycle/CLK
    SLICE_X14Y95         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.121     1.628    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    pdu_1cycle/CLK
    SLICE_X1Y113         FDCE                                         r  pdu_1cycle/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  pdu_1cycle/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.763    pdu_1cycle/cnt_reg_n_0_[11]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  pdu_1cycle/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    pdu_1cycle/cnt_reg[8]_i_1_n_4
    SLICE_X1Y113         FDCE                                         r  pdu_1cycle/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    pdu_1cycle/CLK
    SLICE_X1Y113         FDCE                                         r  pdu_1cycle/cnt_reg[11]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.105     1.618    pdu_1cycle/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  pdu_1cycle/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.763    pdu_1cycle/cnt_reg_n_0_[15]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  pdu_1cycle/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    pdu_1cycle/cnt_reg[12]_i_1_n_4
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.105     1.618    pdu_1cycle/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  pdu_1cycle/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.765    pdu_1cycle/cnt_reg_n_0_[3]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  pdu_1cycle/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    pdu_1cycle/cnt_reg[0]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    pdu_1cycle/CLK
    SLICE_X1Y111         FDCE                                         r  pdu_1cycle/cnt_reg[3]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.105     1.620    pdu_1cycle/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    pdu_1cycle/CLK
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  pdu_1cycle/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.764    pdu_1cycle/cnt_reg_n_0_[7]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  pdu_1cycle/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    pdu_1cycle/cnt_reg[4]_i_1_n_4
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.032    pdu_1cycle/CLK
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[7]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    pdu_1cycle/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  pdu_1cycle/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.760    pdu_1cycle/cnt_reg_n_0_[16]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  pdu_1cycle/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    pdu_1cycle/cnt_reg[16]_i_1_n_7
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     2.030    pdu_1cycle/CLK
    SLICE_X1Y115         FDCE                                         r  pdu_1cycle/cnt_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.105     1.618    pdu_1cycle/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    pdu_1cycle/CLK
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  pdu_1cycle/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.761    pdu_1cycle/cnt_reg_n_0_[4]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  pdu_1cycle/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    pdu_1cycle/cnt_reg[4]_i_1_n_7
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.032    pdu_1cycle/CLK
    SLICE_X1Y112         FDCE                                         r  pdu_1cycle/cnt_reg[4]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    pdu_1cycle/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  pdu_1cycle/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.760    pdu_1cycle/cnt_reg_n_0_[12]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  pdu_1cycle/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    pdu_1cycle/cnt_reg[12]_i_1_n_7
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    pdu_1cycle/CLK
    SLICE_X1Y114         FDCE                                         r  pdu_1cycle/cnt_reg[12]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.105     1.618    pdu_1cycle/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y95    pdu_1cycle/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y95    pdu_1cycle/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y95    pdu_1cycle/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    pdu_1cycle/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    pdu_1cycle/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    pdu_1cycle/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    pdu_1cycle/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    pdu_1cycle/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    pdu_1cycle/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    pdu_1cycle/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    pdu_1cycle/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    pdu_1cycle/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    pdu_1cycle/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    pdu_1cycle/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    pdu_1cycle/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    pdu_1cycle/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    pdu_1cycle/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    pdu_1cycle/cnt_reg[10]/C



