#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun 30 00:49:15 2022
# Process ID: 17116
# Current directory: C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.runs/synth_1
# Command line: vivado.exe -log VendingMachine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VendingMachine.tcl
# Log file: C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.runs/synth_1/VendingMachine.vds
# Journal file: C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VendingMachine.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.605 ; gain = 0.000
Command: synth_design -top VendingMachine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VendingMachine' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:17]
INFO: [Synth 8-3491] module 'clk100kHz' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/clk100kHz.vhd:4' bound to instance 'Inst_clk100k' of component 'clk100kHz' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:190]
INFO: [Synth 8-638] synthesizing module 'clk100kHz' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/clk100kHz.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clk100kHz' (1#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/clk100kHz.vhd:12]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/synchrnzr.vhd:5' bound to instance 'Inst_sync' of component 'synchrnzr' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:197]
INFO: [Synth 8-638] synthesizing module 'synchrnzr' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/synchrnzr.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'synchrnzr' (2#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/synchrnzr.vhd:21]
INFO: [Synth 8-3491] module 'edgedtctr' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/edge_dtctr.vhd:6' bound to instance 'Inst_edgedtctr' of component 'edgedtctr' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:212]
INFO: [Synth 8-638] synthesizing module 'edgedtctr' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/edge_dtctr.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'edgedtctr' (3#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/edge_dtctr.vhd:22]
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:6' bound to instance 'Inst_timer' of component 'timer' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:226]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:20]
WARNING: [Synth 8-614] signal 'segundos' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:20]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/timer.vhd:16]
INFO: [Synth 8-3491] module 's1fsm' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:4' bound to instance 'Inst_fsm1' of component 's1fsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:234]
INFO: [Synth 8-638] synthesizing module 's1fsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:25]
WARNING: [Synth 8-614] signal 'coin_100' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:57]
WARNING: [Synth 8-614] signal 'coin_50' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:57]
WARNING: [Synth 8-614] signal 'coin_20' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:57]
WARNING: [Synth 8-614] signal 'coin_10' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:57]
WARNING: [Synth 8-614] signal 'count_counter' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:57]
INFO: [Synth 8-256] done synthesizing module 's1fsm' (5#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s1fsm.vhd:25]
INFO: [Synth 8-3491] module 's2fsm' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s2fsm.vhd:4' bound to instance 'Inst_fsm2' of component 's2fsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:253]
INFO: [Synth 8-638] synthesizing module 's2fsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s2fsm.vhd:15]
WARNING: [Synth 8-614] signal 'selection' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s2fsm.vhd:64]
INFO: [Synth 8-256] done synthesizing module 's2fsm' (6#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s2fsm.vhd:15]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/counter.vhd:5' bound to instance 'Inst_counter' of component 'counter' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:262]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'counter' (7#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/counter.vhd:17]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/Decoder.vhd:5' bound to instance 'Inst_decoder' of component 'decoder' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:272]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/Decoder.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/Decoder.vhd:43]
WARNING: [Synth 8-614] signal 'display_sel' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder' (8#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/Decoder.vhd:14]
INFO: [Synth 8-3491] module 'mainfsm' declared at 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:4' bound to instance 'Inst_mainfsm' of component 'mainfsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:279]
INFO: [Synth 8-638] synthesizing module 'mainfsm' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:40]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:56]
WARNING: [Synth 8-614] signal 'button_10_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'button_20_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'button_50_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'button_100_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'code_s1_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'switches_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'productslctr_s2_in' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
WARNING: [Synth 8-614] signal 'product' is read in the process but is not in the sensitivity list [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'mainfsm' (9#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'VendingMachine' (10#1) [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/VendingMachine.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1135.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VendingMachine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VendingMachine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1169.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 's1fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 's2fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mainfsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     s0b |                              000 |                              001
                      s0 |                              001 |                              000
                      s1 |                              010 |                              010
                      s3 |                              011 |                              100
                      s2 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 's1fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s5 |                              010 |                              101
                      s4 |                              011 |                              100
                      s3 |                              100 |                              011
                      s2 |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 's2fsm'
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/s2fsm.vhd:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     s0b |                          0000001 |                              001
                      s0 |                          0000010 |                              000
                      s1 |                          0000100 |                              010
                      s3 |                          0001000 |                              100
                      s2 |                          0010000 |                              011
                      s5 |                          0100000 |                              110
                      s4 |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mainfsm'
WARNING: [Synth 8-327] inferring latch for variable 'product_reg' [C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.srcs/sources_1/new/mainfsm.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 11    
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|VendingMachine | Inst_edgedtctr/sreg10_reg[0]   | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|VendingMachine | Inst_edgedtctr/sreg20_reg[0]   | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|VendingMachine | Inst_edgedtctr/sreg50_reg[0]   | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|VendingMachine | Inst_edgedtctr/sreg100_reg[0]  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|VendingMachine | Inst_edgedtctr/sregcanc_reg[0] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+---------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    18|
|5     |LUT3   |    32|
|6     |LUT4   |    13|
|7     |LUT5   |    27|
|8     |LUT6   |    36|
|9     |MUXF7  |     7|
|10    |SRL16E |     5|
|11    |FDCE   |    76|
|12    |FDPE   |     1|
|13    |FDRE   |    30|
|14    |LD     |     5|
|15    |IBUF   |    11|
|16    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1169.777 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1169.777 ; gain = 34.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1169.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

Synth Design complete, checksum: fb17720b
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1172.277 ; gain = 36.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/judit/OneDrive/Escritorio/cosas varias john/Trabajo_SED/Vending_Machine_SED_VHDL/Vending_Machine_SED_VHDL.runs/synth_1/VendingMachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VendingMachine_utilization_synth.rpt -pb VendingMachine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 00:50:53 2022...
