
Efinix FPGA Placement and Routing.
Version: 2022.2.322.4.7 
Compiled: Apr  7 2023.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from C:/Efinity/2022.2/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'C:/Efinity/2022.2/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'C:/Efinity/2022.2/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 3.73473 seconds.
	BuildGraph process took 3.60938 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 43.948 MB, end = 413.572 MB, delta = 369.624 MB
	BuildGraph process peak virtual memory usage = 420.352 MB
BuildGraph process resident set memory usage: begin = 49.028 MB, end = 410.444 MB, delta = 361.416 MB
	BuildGraph process peak resident set memory usage = 416.8 MB
check rr_graph process took 0.12889 seconds.
	check rr_graph process took 0.125 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 451.336 MB, end = 451.336 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 461.676 MB
check rr_graph process resident set memory usage: begin = 448.144 MB, end = 448.204 MB, delta = 0.06 MB
	check rr_graph process peak resident set memory usage = 458.484 MB
Generated 1169311 RR nodes and 4443306 RR edges
This design has 0 global control net(s). See C:/Efinity/2022.2/project/WES207_basic/outflow\WES207_basic.route.rpt for details.
Routing graph took 3.95009 seconds.
	Routing graph took 3.82812 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 41.808 MB, end = 412.432 MB, delta = 370.624 MB
	Routing graph peak virtual memory usage = 461.676 MB
Routing graph resident set memory usage: begin = 47.856 MB, end = 409.46 MB, delta = 361.604 MB
	Routing graph peak resident set memory usage = 458.484 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****
[SDC line 1] create_clock: no pin(s)/port(s)/net(s) specified, only virtual clock 'INPUT_CLK' will be created. If you don't want this, please specify pin(s)/port(s)/net(s) to the command.

SDC file 'C:/Efinity/2022.2/project/WES207_basic/WES207constrain.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1          533             -1e+09             0.0956
         2           50             -1e+09             0.0493
         3            5             -1e+09             0.0518
         4            0             -1e+09             0.0219

Successfully routed netlist after 4 routing iterations and 840403 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 882059790
Netlist fully routed.

Successfully created FPGA route file 'C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.route'
Routing took 0.452943 seconds.
	Routing took 0.421875 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 412.432 MB, end = 412.456 MB, delta = 0.024 MB
	Routing peak virtual memory usage = 504.008 MB
Routing resident set memory usage: begin = 409.464 MB, end = 411.524 MB, delta = 2.06 MB
	Routing peak resident set memory usage = 479.036 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge



Write Timing Report to "C:/Efinity/2022.2/project/WES207_basic/outflow\WES207_basic.timing.rpt" ...
final timing analysis took 0.122991 seconds.
	final timing analysis took 0.09375 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 412.456 MB, end = 412.456 MB, delta = 0 MB
	final timing analysis peak virtual memory usage = 504.008 MB
final timing analysis resident set memory usage: begin = 411.528 MB, end = 411.864 MB, delta = 0.336 MB
	final timing analysis peak resident set memory usage = 479.036 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2022.2/project/WES207_basic/outflow/WES207_basic.interface.csv".
Finished writing bitstream file C:/Efinity/2022.2/project/WES207_basic/work_pnr\WES207_basic.lbf.
Bitstream generation took 0.493952 seconds.
	Bitstream generation took 0.46875 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 412.456 MB, end = 434.612 MB, delta = 22.156 MB
	Bitstream generation peak virtual memory usage = 504.008 MB
Bitstream generation resident set memory usage: begin = 411.892 MB, end = 434.168 MB, delta = 22.276 MB
	Bitstream generation peak resident set memory usage = 479.036 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 11.2031 seconds.
	The entire flow of EFX_PNR took 8.48438 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.416 MB, end = 64.064 MB, delta = 58.648 MB
	The entire flow of EFX_PNR peak virtual memory usage = 504.008 MB
The entire flow of EFX_PNR resident set memory usage: begin = 11.912 MB, end = 73.432 MB, delta = 61.52 MB
	The entire flow of EFX_PNR peak resident set memory usage = 479.036 MB
