<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本节包括SPI配置DAC芯片实例、异步并口通信等。">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA数字信号处理之常用通信接口时序">
<meta property="og:url" content="http://ssy的小天地.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本节包括SPI配置DAC芯片实例、异步并口通信等。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315133651049.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315134559957.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315134814666.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315135211882.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322155750268.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322160016934.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322161832106.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322161921263.png">
<meta property="article:published_time" content="2024-03-15T04:07:12.000Z">
<meta property="article:modified_time" content="2024-04-15T18:15:13.710Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315133651049.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>FPGA数字信号处理之常用通信接口时序 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA数字信号处理之常用通信接口时序
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-03-15 12:07:12" itemprop="dateCreated datePublished" datetime="2024-03-15T12:07:12+08:00">2024-03-15</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-04-16 02:15:13" itemprop="dateModified" datetime="2024-04-16T02:15:13+08:00">2024-04-16</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本节包括SPI配置DAC芯片实例、异步并口通信等。</p>
<span id="more"></span>



<h1 id="SPI配置时序"><a href="#SPI配置时序" class="headerlink" title="SPI配置时序"></a>SPI配置时序</h1><h2 id="1-某DAC芯片的SPI配置时序"><a href="#1-某DAC芯片的SPI配置时序" class="headerlink" title="1.某DAC芯片的SPI配置时序"></a>1.某DAC芯片的SPI配置时序</h2><ul>
<li>此时时序的关键是：时钟上升沿主机给从机发数据，时钟下降沿从机给主机发数据</li>
</ul>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315133651049.png" alt="image-20240315133651049" style="zoom:50%;">

<ul>
<li><p>正因如此，利用FPGA的系统时钟产生SPI的分频时钟后，需要进行180°时钟反相，也就是用产生的分频时钟去控制SPI的配置时序，但最终输出的SPI实际时钟是分频时钟的180°反相，这样能使得SPI上要发送的数据正好处于SPI时钟的上升沿</p>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315134559957.png" alt="image-20240315134559957" style="zoom: 67%;">
</li>
<li><p>并且，关于DAC的配置，总共需要发送32个16bit的数据才算完成，此处牵扯到串行处理，故用状态机控制</p>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315134814666.png" alt="image-20240315134814666" style="zoom:50%;">

</li>
</ul>
<h2 id="2-源代码"><a href="#2-源代码" class="headerlink" title="2.源代码"></a>2.源代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> spi_ctrl(</span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span>		sclk,<span class="comment">//系统时钟50Mhz</span></span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span>		rst_n,</span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span>		work_en,<span class="comment">//触发配置操作的使能</span></span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">reg</span>		    conf_end,</span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">wire</span>		spi_clk,<span class="comment">//50-60mhz</span></span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">wire</span>		spi_sdi,</span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">wire</span>		spi_csn,</span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span>		spi_sdo<span class="comment">//读输入管脚不进行编程</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span>	IDLE = <span class="number">5&#x27;b0_0001</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	WAIT = <span class="number">5&#x27;b0_0010</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	R_MEM= <span class="number">5&#x27;b0_0100</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	W_REG= <span class="number">5&#x27;b0_1000</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	STOP = <span class="number">5&#x27;b1_0000</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span>	H_DIV_CYC	=	<span class="number">5&#x27;d25</span>-<span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">4</span>:<span class="number">0</span>]	state;<span class="comment">//状态机的寄存器变量，编码方式采用独热码</span></span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">4</span>:<span class="number">0</span>]	div_cnt;</span><br><span class="line">    <span class="keyword">reg</span>		    clk_p=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">wire</span>		clk_n;</span><br><span class="line">    <span class="keyword">reg</span>		    pose_flag;</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">3</span>:<span class="number">0</span>]	wait_cnt;</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">3</span>:<span class="number">0</span>]	shift_cnt;</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">4</span>:<span class="number">0</span>]	r_addr;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]	r_data;</span><br><span class="line">    <span class="keyword">wire</span>		wren;</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">15</span>:<span class="number">0</span>]	shift_buf;</span><br><span class="line">    <span class="keyword">reg</span>		    data_end;</span><br><span class="line">    <span class="keyword">reg</span>		    sdi;</span><br><span class="line">    <span class="keyword">reg</span>		    csn;</span><br><span class="line">    <span class="keyword">reg</span>		    tck;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//分频计数器</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            div_cnt &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>( div_cnt == H_DIV_CYC )</span><br><span class="line">            div_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            div_cnt &lt;= div_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="comment">//分频时钟不允许做寄存器的触发时钟，也就是不能卸载always块的触发列表中</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            clk_p &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(div_cnt == H_DIV_CYC)</span><br><span class="line">            clk_p &lt;= ~clk_p;</span><br><span class="line">            </span><br><span class="line">    <span class="keyword">assign</span>	clk_n=~clk_p;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            pose_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(clk_p == <span class="number">1&#x27;b0</span> &amp;&amp; div_cnt == H_DIV_CYC)</span><br><span class="line">            pose_flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span>	pose_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            wait_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == WAIT &amp;&amp; pose_flag == <span class="number">1&#x27;b1</span>)</span><br><span class="line">            wait_cnt &lt;= wait_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state != WAIT)</span><br><span class="line">            wait_cnt &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//fsm</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span> (state)</span><br><span class="line">            IDLE :<span class="keyword">if</span>(work_en == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                state &lt;= WAIT;</span><br><span class="line">            WAIT :<span class="keyword">if</span>(wait_cnt[<span class="number">3</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                state &lt;= R_MEM;</span><br><span class="line">            R_MEM:	state &lt;=W_REG;</span><br><span class="line">            W_REG:	<span class="keyword">if</span>(shift_cnt == <span class="number">4&#x27;d15</span> &amp;&amp; pose_flag == <span class="number">1&#x27;b1</span> &amp;&amp; data_end != <span class="number">1&#x27;b1</span>)</span><br><span class="line">                    state &lt;= WAIT;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span>(shift_cnt == <span class="number">4&#x27;d15</span> &amp;&amp; pose_flag == <span class="number">1&#x27;b1</span> &amp;&amp; data_end == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                    state &lt;= STOP;</span><br><span class="line">            STOP:	state &lt;= STOP;</span><br><span class="line">            <span class="keyword">default</span> : state &lt;= IDLE; </span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            shift_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == W_REG &amp;&amp; pose_flag == <span class="number">1&#x27;b1</span>)</span><br><span class="line">            shift_cnt &lt;= shift_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>( state != W_REG)</span><br><span class="line">            shift_cnt &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//读mem的地址产生</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            r_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == R_MEM)</span><br><span class="line">            r_addr &lt;= r_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//data_end 最后一个需要移位数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            data_end &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == R_MEM &amp;&amp; (&amp;r_addr) == <span class="number">1&#x27;b1</span>)<span class="comment">//等效于r_addr == 5&#x27;d31</span></span><br><span class="line">            data_end &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span>	wren =<span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            shift_buf&lt;=<span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == R_MEM)</span><br><span class="line">            shift_buf &lt;= r_data;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == W_REG &amp;&amp; pose_flag == <span class="number">1&#x27;b1</span>)</span><br><span class="line">            shift_buf &lt;= &#123;shift_buf[<span class="number">14</span>:<span class="number">0</span>],<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据的输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            sdi&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == W_REG)</span><br><span class="line">            sdi&lt;=shift_buf[<span class="number">15</span>];</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            sdi &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            csn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == W_REG)</span><br><span class="line">            csn &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            csn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            tck&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == W_REG )</span><br><span class="line">            tck&lt;=clk_n;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            tck&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> spi_clk = tck;</span><br><span class="line">    <span class="keyword">assign</span> spi_csn = csn;</span><br><span class="line">    <span class="keyword">assign</span> spi_sdi = sdi;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sclk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">        <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">            conf_end &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == STOP)</span><br><span class="line">            conf_end &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">    blk_mem_gen_0	ram_16x32_sr_inst (</span><br><span class="line">        <span class="variable">.addra</span> ( r_addr ),<span class="comment">//读地址</span></span><br><span class="line">        <span class="variable">.clka</span> ( sclk ),</span><br><span class="line">        <span class="variable">.douta</span> ( r_data ) <span class="comment">//读数据</span></span><br><span class="line">        );  </span><br><span class="line">        </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="3-Testbench"><a href="#3-Testbench" class="headerlink" title="3.Testbench"></a>3.Testbench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> dac_spi_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>	        sclk,rst_n;</span><br><span class="line">    <span class="keyword">reg</span>	        work_en;</span><br><span class="line">    <span class="keyword">wire</span>	    spi_clk,sclk_csn,spi_sdi;</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">15</span>:<span class="number">0</span>]	send_mem [<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">reg</span>	[<span class="number">15</span>:<span class="number">0</span>]	shift_buf;	</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span>	<span class="keyword">begin</span></span><br><span class="line">        rst_n =<span class="number">0</span>;</span><br><span class="line">        sclk =<span class="number">0</span>;</span><br><span class="line">        #<span class="number">100</span>;</span><br><span class="line">        rst_n =<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span>  </span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span>	<span class="keyword">begin</span></span><br><span class="line">        work_en =<span class="number">0</span>;</span><br><span class="line">        #<span class="number">150</span></span><br><span class="line">        work_en =<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemb</span>(<span class="string">&quot;D:\\App_Data_File\\Vivado_data\\Vivado_project\\DSP_design\\DAC_SPI\\dac_ini_16x32.mif&quot;</span>,send_mem);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sclk = ~sclk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        rec_spi();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    spi_ctrl	spi_ctrl_inst(</span><br><span class="line">        <span class="variable">.sclk</span>		(sclk),<span class="comment">//系统时钟50Mhz</span></span><br><span class="line">        <span class="variable">.rst_n</span>		(rst_n),</span><br><span class="line">        <span class="variable">.work_en</span>	(work_en),<span class="comment">//触发配置操作的使能</span></span><br><span class="line">        <span class="variable">.conf_end</span>	(conf_end),</span><br><span class="line">        <span class="variable">.spi_clk</span>	(spi_clk),<span class="comment">//50-60mhz</span></span><br><span class="line">        <span class="variable">.spi_sdi</span>	(spi_sdi),</span><br><span class="line">        <span class="variable">.spi_csn</span>	(spi_csn),</span><br><span class="line">        <span class="variable">.spi_sdo</span>	()<span class="comment">//读输入管脚不进行编程</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> rec_spi();</span><br><span class="line">        <span class="keyword">integer</span> i,j;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;<span class="number">32</span>;i=i+<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">for</span>(j=<span class="number">0</span>;j&lt;<span class="number">16</span>;j=j+<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                    @(<span class="keyword">posedge</span> spi_clk);</span><br><span class="line">                        shift_buf = &#123;shift_buf[<span class="number">14</span>:<span class="number">0</span>],spi_sdi&#125;;</span><br><span class="line">                    <span class="keyword">if</span>(j==<span class="number">15</span> &amp;&amp; shift_buf == send_mem[i])</span><br><span class="line">                        <span class="built_in">$display</span>(<span class="string">&quot;ok data index is %d rec_d=%d send_d=%d&quot;</span>,i,shift_buf,send_mem[i]);</span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">if</span>(j== <span class="number">15</span>)</span><br><span class="line">                        <span class="built_in">$display</span>(<span class="string">&quot;error&quot;</span>);	</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>结果如下：</p>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240315135211882.png" alt="image-20240315135211882" style="zoom: 70%;">
</li>
<li><p>这里写测试代码的方式值得一学，不然还得人工判断传输的结果是否正确</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> rec_spi();</span><br><span class="line">    <span class="keyword">integer</span> i,j;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;<span class="number">32</span>;i=i+<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(j=<span class="number">0</span>;j&lt;<span class="number">16</span>;j=j+<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> spi_clk);</span><br><span class="line">                    shift_buf = &#123;shift_buf[<span class="number">14</span>:<span class="number">0</span>],spi_sdi&#125;;</span><br><span class="line">                <span class="keyword">if</span>(j==<span class="number">15</span> &amp;&amp; shift_buf == send_mem[i])</span><br><span class="line">                    <span class="built_in">$display</span>(<span class="string">&quot;ok data index is %d rec_d=%d send_d=%d&quot;</span>,i,shift_buf,send_mem[i]);</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span>(j== <span class="number">15</span>)</span><br><span class="line">                    <span class="built_in">$display</span>(<span class="string">&quot;error&quot;</span>);	</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="4-Reference"><a href="#4-Reference" class="headerlink" title="4.Reference"></a>4.Reference</h2><ul>
<li><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1j441117a9?p=9&vd_source=221b76534ba13cfad544149d75ce9b6c">ex_7-1DAC3283 寄存器初始化，SPI驱动写法以及技巧；_哔哩哔哩_bilibili</a></li>
</ul>
<hr>
<h1 id="异步并口通信"><a href="#异步并口通信" class="headerlink" title="异步并口通信"></a>异步并口通信</h1><ul>
<li><p>异步并口应用：CPU类的芯片与FPGA的数据交互，数据速率一般在100Mbps以内，数据总线不大于16bit</p>
</li>
<li><p>写操作（外部芯片对FPGA写）的时序图：</p>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322155750268.png" alt="image-20240322155750268" style="zoom: 30%;">
</li>
<li><p>读操作（外部芯片读FPGA内数据）时序图：</p>
</li>
</ul>
<img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322160016934.png" alt="image-20240322160016934" style="zoom:25%;">

<h2 id="1-源代码"><a href="#1-源代码" class="headerlink" title="1.源代码"></a>1.源代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> asyn_parallel(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> cs_n,</span><br><span class="line">    <span class="keyword">input</span> we_n,</span><br><span class="line">    <span class="keyword">input</span> rd_n,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] addr,</span><br><span class="line">    <span class="keyword">inout</span> [<span class="number">15</span>:<span class="number">0</span>] data</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] rom_data[<span class="number">7</span>:<span class="number">0</span>];   <span class="comment">//FPGA内部存储</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//降低亚稳态出现的概率把CS_n rd_n we_n;单比特信号打两拍</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cs_n_2bit, rd_n_2bit, we_n_2bit;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            &#123;cs_n_2bit, rd_n_2bit, we_n_2bit&#125; &lt;= &#123;<span class="number">2&#x27;b11</span>, <span class="number">2&#x27;b11</span>, <span class="number">3&#x27;b11</span>&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            &#123;cs_n_2bit, rd_n_2bit, we_n_2bit&#125; &lt;= &#123;&#123;cs_n_2bit[<span class="number">0</span>], cs_n&#125;, &#123;rd_n_2bit[<span class="number">0</span>], rd_n&#125;, &#123;we_n_2bit[<span class="number">0</span>], we_n&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//同样，对输入的地址和数据也打两拍</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] addr_2clk;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_2clk;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            &#123;addr_2clk, data_2clk&#125; &lt;= &#123;<span class="number">16&#x27;b0</span>, <span class="number">32&#x27;b0</span>&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            &#123;addr_2clk, data_2clk&#125; &lt;= &#123;&#123;addr_2clk[<span class="number">7</span>:<span class="number">0</span>], addr&#125;, &#123;data_2clk[<span class="number">15</span>:<span class="number">0</span>], data&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//三态门</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] data_r;</span><br><span class="line">    <span class="keyword">assign</span> data = (cs_n_2bit[<span class="number">1</span>] == <span class="number">0</span> &amp;&amp; we_n == <span class="number">1&#x27;b1</span> &amp;&amp; rd_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b0</span>) ? data_r : <span class="number">16&#x27;hzzzz</span>;  <span class="comment">//当读拉低时，将数据输出给外部设备</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读时序：外部设备读FPGA</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_r &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cs_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(we_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span>          <span class="comment">//在写拉高时，先把要读的数的地址获得，提前知道要读哪个数</span></span><br><span class="line">                data_r &lt;= rom_data[addr_2clk[<span class="number">15</span>:<span class="number">8</span>]];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写时序：外部设备对FPGA写</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">8</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                rom_data[i] &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cs_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(rd_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b1</span> &amp;&amp; we_n_2bit[<span class="number">1</span>] == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                rom_data[addr_2clk[<span class="number">15</span>:<span class="number">8</span>]] &lt;= data_2clk[<span class="number">31</span>:<span class="number">16</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="2-Testbench"><a href="#2-Testbench" class="headerlink" title="2.Testbench*"></a>2.Testbench*</h2><ul>
<li>testbench的测试方式值得学习，其实就根据时序图给出每个时序信号就可</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> asyn_parallel_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span>	setup_time=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	hold_time=<span class="number">2</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	data_time=<span class="number">4</span>;</span><br><span class="line">    <span class="keyword">parameter</span>	read_wait=<span class="number">5</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>		sclk,   rst_n;</span><br><span class="line">    <span class="keyword">reg</span>		cs_n,   rd_n,   wr_n;</span><br><span class="line">    <span class="keyword">reg</span>	    [<span class="number">15</span>:<span class="number">0</span>]	data;</span><br><span class="line">    <span class="keyword">reg</span>	    [<span class="number">7</span>:<span class="number">0</span>]	addr;</span><br><span class="line">    <span class="keyword">wire</span>	[<span class="number">15</span>:<span class="number">0</span>]	w_data;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        sclk =<span class="number">0</span>;</span><br><span class="line">        rst_n =<span class="number">0</span>;</span><br><span class="line">        #<span class="number">200</span> </span><br><span class="line">        rst_n =<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        cs_n=<span class="number">1</span>;</span><br><span class="line">        rd_n=<span class="number">1</span>;</span><br><span class="line">        wr_n=<span class="number">1</span>;</span><br><span class="line">        data=<span class="number">0</span>;</span><br><span class="line">        addr=<span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">        #<span class="number">300</span>;</span><br><span class="line">        write_data(<span class="number">8</span>);</span><br><span class="line">        #<span class="number">100</span>;</span><br><span class="line">        read_data(<span class="number">8</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> sclk = ~sclk;</span><br><span class="line">    <span class="comment">//测试激励的三态门</span></span><br><span class="line">    <span class="keyword">assign</span>	w_data = (wr_n==<span class="number">1&#x27;b0</span>) ? data : <span class="number">16&#x27;hzzzz</span>; </span><br><span class="line">    <span class="comment">//写数据的任务</span></span><br><span class="line">    <span class="keyword">task</span>	write_data(<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] len);</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;len; i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                cs_n=<span class="number">0</span>;</span><br><span class="line">                data=i[<span class="number">15</span>:<span class="number">0</span>];</span><br><span class="line">                addr=i[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">                setup_dly();</span><br><span class="line">                wr_n=<span class="number">0</span>;</span><br><span class="line">                data_dly();</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;write data addr is %d = %d&quot;</span>,i,w_data);</span><br><span class="line">                wr_n=<span class="number">1</span>;</span><br><span class="line">                hold_dly();</span><br><span class="line">                <span class="comment">//cs_n=1;</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            cs_n =<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line">    <span class="keyword">task</span>	read_data(<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] len);</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;len; i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                cs_n=<span class="number">0</span>;</span><br><span class="line">                addr=i[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">                read_dly();</span><br><span class="line">                rd_n=<span class="number">0</span>;</span><br><span class="line">                data_dly();</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;read data addr is %d = %d&quot;</span>,i,w_data);</span><br><span class="line">                rd_n=<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            cs_n =<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    asyn_parallel parall_interf_inst(</span><br><span class="line">        <span class="variable">.clk</span>		(sclk),<span class="comment">//50mhz</span></span><br><span class="line">        <span class="variable">.rst_n</span>		(rst_n),</span><br><span class="line">        <span class="variable">.cs_n</span>		(cs_n),</span><br><span class="line">        <span class="variable">.rd_n</span>		(rd_n),</span><br><span class="line">        <span class="variable">.we_n</span>		(wr_n),</span><br><span class="line">        <span class="variable">.data</span>		(w_data),<span class="comment">//1Mhz</span></span><br><span class="line">        <span class="variable">.addr</span>		(addr)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//基本的延时任务</span></span><br><span class="line">    <span class="keyword">task</span>	setup_dly();</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;setup_time;i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> sclk);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span>	hold_dly();</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;hold_time;i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> sclk);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span>	data_dly();</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;data_time;i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> sclk);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line">    <span class="keyword">task</span>	read_dly();</span><br><span class="line">        <span class="keyword">integer</span> i;</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i=<span class="number">0</span>;i&lt;read_wait;i=i+<span class="number">1</span>)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                @(<span class="keyword">posedge</span> sclk);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>仿真结果：</p>
<p><img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322161832106.png" alt="image-20240322161832106"></p>
<p><img src="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/image-20240322161921263.png" alt="image-20240322161921263"></p>
</li>
</ul>
<h2 id="3-Reference"><a href="#3-Reference" class="headerlink" title="3.Reference"></a>3.Reference</h2><ul>
<li><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1j441117a9?p=11&vd_source=221b76534ba13cfad544149d75ce9b6c">ex_8FPGA与CPU芯片进行并口通信，驱动技巧；_哔哩哔哩_bilibili</a></li>
</ul>
<hr>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/" title="FPGA数字信号处理之常用通信接口时序">http://ssy的小天地.com/2024/03/15/FPGA数字信号处理之常用通信接口时序/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/02/25/FPGA%E8%AE%BE%E8%AE%A1%E9%AB%98%E7%BA%A7%E6%8A%80%E5%B7%A7%E4%B9%8B%E7%8A%B6%E6%80%81%E6%9C%BA/" rel="prev" title="FPGA设计高级技巧之状态机">
      <i class="fa fa-chevron-left"></i> FPGA设计高级技巧之状态机
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/" rel="next" title="FPGA数字信号处理之数据校验">
      FPGA数字信号处理之数据校验 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#SPI%E9%85%8D%E7%BD%AE%E6%97%B6%E5%BA%8F"><span class="nav-number">1.</span> <span class="nav-text">SPI配置时序</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%9F%90DAC%E8%8A%AF%E7%89%87%E7%9A%84SPI%E9%85%8D%E7%BD%AE%E6%97%B6%E5%BA%8F"><span class="nav-number">1.1.</span> <span class="nav-text">1.某DAC芯片的SPI配置时序</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">1.2.</span> <span class="nav-text">2.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Testbench"><span class="nav-number">1.3.</span> <span class="nav-text">3.Testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-Reference"><span class="nav-number">1.4.</span> <span class="nav-text">4.Reference</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%B9%B6%E5%8F%A3%E9%80%9A%E4%BF%A1"><span class="nav-number">2.</span> <span class="nav-text">异步并口通信</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">2.1.</span> <span class="nav-text">1.源代码</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-Testbench"><span class="nav-number">2.2.</span> <span class="nav-text">2.Testbench*</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-Reference"><span class="nav-number">2.3.</span> <span class="nav-text">3.Reference</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">142</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">39</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
