Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    RACHIT-PC
Date:        Fri May 27 00:49:05 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Two_Digit_Counter_syn.prj
ProductType: synplify_pro





log file: "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.srr"
Running: Two_Digit_Counter_Implmnt in foreground

Running Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt

Running: compile (Compile) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:05 2022

Running: compile_flow (Compile Process) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:05 2022

Running: compiler (Compile Input) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:05 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.srs

compiler completed
# Fri May 27 00:49:06 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:06 2022

multi_srs_gen completed
# Fri May 27 00:49:06 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_mult.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.srs
Complete: Compile Process on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt

Running: premap (Pre-mapping) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:06 2022

premap completed
# Fri May 27 00:49:07 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt

Running: map (Map) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:07 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
# Fri May 27 00:49:07 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm to D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.srm

fpga_mapper completed with warnings
# Fri May 27 00:49:08 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt
Complete: Logic Synthesis on Two_Digit_Counter_syn|Two_Digit_Counter_Implmnt

exit status=0

exit status=0

