m255
K3
13
cModel Technology
Z0 dF:\Lab_Work\1_Learning\4_Signal_Processing_Code\Signal_Process\FFT\FFT_Verilog\prj\simulation\modelsim
T_opt
V<SM@T_In^TaXk^j6ESN9f0
Z1 04 6 4 work tb_top fast 0
=1-3cf011f61099-645cf3d5-98-2330
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
Z3 OE;O;10.1a;51
Z4 dF:\Lab_Work\1_Learning\4_Signal_Processing_Code\Signal_Process\FFT\FFT_Verilog\prj\simulation\modelsim
T_opt1
VoU@K<nRUY_J6@OnJLJKR03
R1
=4-3cf011f61099-6460b6dd-85-49ec
R2
n@_opt1
R3
vA_RAM
I9[4M=3JdB3XYho04EoX;51
VF:EdEn@a0YRg=X6Ld025K0
R4
w1684059341
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v
L0 1
Z5 OE;L;10.1a;51
r1
31
Z6 o-vlog01compat -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z7 !s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a_@r@a@m
!i10b 1
!s100 ;CzKc:V2QO[Ij4@ZTf>2M0
!s85 0
!s108 1684059635.963000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v|
vbutterfly
IkeQDnGlI<VITk;VYh4AOo3
V0OoENZ<fC8]9ZR0zzIS4G2
R4
w1683726670
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v
L0 13
R5
r1
31
R6
R7
!i10b 1
!s100 8OIK3NjfKm;6ZjBGiDezV2
!s85 0
!s108 1684059636.112000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v|
vip_multi
I;jCOzB@Bkn<5LX8<U?h<H1
Vki309Idk@nEV_HLe1E0^53
R4
w1683204291
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v
L0 39
R5
r1
31
R6
!i10b 1
!s100 kJ2F>65L]M^hoU>[2LIgj2
!s85 0
!s108 1684059636.277000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v|
!s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vram_contral
IabfbhPagFmk?L0c75KY?e1
V]C:iLNW;@A4o98nTfgh1g1
R4
w1684052650
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v
L0 1
R5
r1
31
R6
R7
!i10b 1
!s100 2=Od?5lW`PEHV9[ZSU]A^2
!s85 0
!s108 1684059636.450000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v|
vtb_top
Il[hzXXfG^89IOH7NR_8n23
V[LcaLh[SJXomY3Ki^RaI?1
R4
w1684059849
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v
L0 7
R5
r1
31
R6
!i10b 1
!s100 1OX>4niSoUET5>_Ufod]n3
!s85 0
!s108 1684059867.008000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench|-L|mtiAvm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v|
!s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vtop
Ik5M]M]b20T=c_ezMPSgGP1
VkZjLaPnNe?UFTdhEf2Z9[3
R4
w1684050080
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v
L0 1
R5
r1
31
R6
R7
!i10b 1
!s100 `QoI;PR_n`lD?O^;lkj781
!s85 0
!s108 1684059635.823000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v|
