git clone --depth 1 --no-tags https://github.com/bustosperassi/pipeline-ac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44774356
git clone --depth 1 --no-tags https://github.com/YushuQin/Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44883251
git clone --depth 1 --no-tags https://github.com/mgharish005/vlsi_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44983314
git clone --depth 1 --no-tags https://github.com/nshlapo/CompArchLab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45065471
git clone --depth 1 --no-tags https://github.com/plokre/Mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40024600
git clone --depth 1 --no-tags https://github.com/bcrafton/Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41076479
git clone --depth 1 --no-tags https://github.com/Hotrebor/Grupo-5-proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40272677
git clone --depth 1 --no-tags https://github.com/francislinking/Verilog_Experiment_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44935960
git clone --depth 1 --no-tags https://github.com/MartinMosbeck/NoCMonitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45272408
git clone --depth 1 --no-tags https://github.com/paulsuk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46840047
git clone --depth 1 --no-tags https://github.com/arnabd88/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46770537
git clone --depth 1 --no-tags https://github.com/phckopper/verilog-aprendizado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46178314
git clone --depth 1 --no-tags https://github.com/ranshul/VLIW-CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46745359
git clone --depth 1 --no-tags https://github.com/isurusanjeewa/Traffic-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45793282
git clone --depth 1 --no-tags https://github.com/csse232/milestone6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45875235
git clone --depth 1 --no-tags https://github.com/anchigel/ADC-NLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44947308
git clone --depth 1 --no-tags https://github.com/josephvoss/the-vindicator-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45144363
git clone --depth 1 --no-tags https://github.com/JangSing/LAB2_CU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47174328
git clone --depth 1 --no-tags https://github.com/takata150802/NeuroChipSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46984780
git clone --depth 1 --no-tags https://github.com/hellobyn/Nios2Core2_FALSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44521265
git clone --depth 1 --no-tags https://github.com/soheilshababi/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47276604
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46893102
git clone --depth 1 --no-tags https://github.com/arif420566/16-Bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46871899
git clone --depth 1 --no-tags https://github.com/chr0nikler/8BitALUVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47365030
git clone --depth 1 --no-tags https://github.com/anthonydresser/armqp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42033036
git clone --depth 1 --no-tags https://github.com/gemarela/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41793555
git clone --depth 1 --no-tags https://github.com/hsiaojung/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42570270
git clone --depth 1 --no-tags https://github.com/liqimai/ZPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42581625
git clone --depth 1 --no-tags https://github.com/SofiaOrtiz28/Tornamesa_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43444783
git clone --depth 1 --no-tags https://github.com/stpr18/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43339463
git clone --depth 1 --no-tags https://github.com/kevintownsend/multi-pump_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43571380
git clone --depth 1 --no-tags https://github.com/esteariaslopez/Repositorio_Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42703995
git clone --depth 1 --no-tags https://github.com/ramyadhadidi/ACA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42965371
git clone --depth 1 --no-tags https://github.com/sci26/ece4750-tut4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41900411
git clone --depth 1 --no-tags https://github.com/tedye/mini_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44092125
git clone --depth 1 --no-tags https://github.com/Waleed-Chaudhry/MIPS_Pipelined_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44107890
git clone --depth 1 --no-tags https://github.com/Milleraj66/ECE425L_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44217765
git clone --depth 1 --no-tags https://github.com/pydesai12/Pipe-lining-200Mhz-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41466110
git clone --depth 1 --no-tags https://github.com/wslcy2015/embeddedrobot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41620107
git clone --depth 1 --no-tags https://github.com/epffpe/MC2833P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42285340
git clone --depth 1 --no-tags https://github.com/mscha14/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41322293
git clone --depth 1 --no-tags https://github.com/gemarela/Snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41792921
git clone --depth 1 --no-tags https://github.com/NoPointExc/PolyCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42217562
git clone --depth 1 --no-tags https://github.com/pabgo/Segundo-Proyecto-Digitales-Grupo12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42158349
git clone --depth 1 --no-tags https://github.com/lfolkerts/ESE507.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44248883
git clone --depth 1 --no-tags https://github.com/scps950707/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44123961
git clone --depth 1 --no-tags https://github.com/eliotbush/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45549217
git clone --depth 1 --no-tags https://github.com/CPEN311/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45146119
git clone --depth 1 --no-tags https://github.com/Dartteon/FPGAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45311277
git clone --depth 1 --no-tags https://github.com/rbarzic/amba_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45825386
git clone --depth 1 --no-tags https://github.com/kirIn0305/MY_GHRD_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45860025
git clone --depth 1 --no-tags https://github.com/TDHolmes/FIR-Digital-Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46147389
git clone --depth 1 --no-tags https://github.com/Tumin/SevenSegmentDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44589310
git clone --depth 1 --no-tags https://github.com/caizezhi/Verilog_div_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44687950
git clone --depth 1 --no-tags https://github.com/gmiles3/p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44695221
git clone --depth 1 --no-tags https://github.com/pabgo/Tercer-Proyecto-LabDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43526968
git clone --depth 1 --no-tags https://github.com/robot-army/verilog_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45006015
git clone --depth 1 --no-tags https://github.com/mafzzz/uth-ece-vlsi-ugrad-2013-group-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44826207
git clone --depth 1 --no-tags https://github.com/Grupo8ITCR2015/PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41759134
git clone --depth 1 --no-tags https://github.com/luooove/RaspberryPI_FPGA_SPI_Socket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42842402
git clone --depth 1 --no-tags https://github.com/shravan-shandilya/krystal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46989236
git clone --depth 1 --no-tags https://github.com/silverneko/CA_Project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47053636
git clone --depth 1 --no-tags https://github.com/eemei/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45365096
git clone --depth 1 --no-tags https://github.com/mashalm/EggTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45362029
git clone --depth 1 --no-tags https://github.com/gjmunozl/Simu_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46961830
git clone --depth 1 --no-tags https://github.com/tnat93/Full_Adder.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41109483
git clone --depth 1 --no-tags https://github.com/Lewisw3/RedPitayaPID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41558810
git clone --depth 1 --no-tags https://github.com/cyclotronian/Academic-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39685794
git clone --depth 1 --no-tags https://github.com/Tagussan/chaosMap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40220118
git clone --depth 1 --no-tags https://github.com/philwesthart/Verilog_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39864608
git clone --depth 1 --no-tags https://github.com/duttondj/DigitalDesignI-P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39980041
git clone --depth 1 --no-tags https://github.com/7akase/bemicrocv-base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40577169
git clone --depth 1 --no-tags https://github.com/CosmicKarl/ENEE408C_Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46075412
git clone --depth 1 --no-tags https://github.com/tzhbingdu/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47240915
git clone --depth 1 --no-tags https://github.com/HackLinux/MIPS_PIPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43684709
git clone --depth 1 --no-tags https://github.com/rakshitshetty/computerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47083736
git clone --depth 1 --no-tags https://github.com/Efil88/labdigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41068626
git clone --depth 1 --no-tags https://github.com/miyukki/atlys-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41488799
git clone --depth 1 --no-tags https://github.com/alinxcy/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42982103
git clone --depth 1 --no-tags https://github.com/jossCr/Proyecto-3-Lab-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44678077
git clone --depth 1 --no-tags https://github.com/luiskike13/ope_final_G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45280842
git clone --depth 1 --no-tags https://github.com/1089pop/Triang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41536276
git clone --depth 1 --no-tags https://github.com/plank111/Assignment1_SRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42157518
git clone --depth 1 --no-tags https://github.com/imphil/syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41924612
git clone --depth 1 --no-tags https://github.com/iamlkj/Full-Search-in-MAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45654161
git clone --depth 1 --no-tags https://github.com/nshlapo/CompArchLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46025882
git clone --depth 1 --no-tags https://github.com/kratinayyar/ALUImplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45575353
git clone --depth 1 --no-tags https://github.com/dkmatize/Launchpad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46369279
git clone --depth 1 --no-tags https://github.com/hellobyn/busComparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41413350
git clone --depth 1 --no-tags https://github.com/altairmn/embedded_programming_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40045044
git clone --depth 1 --no-tags https://github.com/fanzhu01/ece2300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42969144
git clone --depth 1 --no-tags https://github.com/rinderer/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42991059
git clone --depth 1 --no-tags https://github.com/dchvs/Controlador-de-Teclado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41082127
git clone --depth 1 --no-tags https://github.com/ECE554FastFive/simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43917984
git clone --depth 1 --no-tags https://github.com/pengyou12/schedule-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39869284
git clone --depth 1 --no-tags https://github.com/siddhantekale/128PTFastFourierTransform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43456576
git clone --depth 1 --no-tags https://github.com/jcole123/Project-2---CS3220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43715041
git clone --depth 1 --no-tags https://github.com/tableamd/Tuesday_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46155096
git clone --depth 1 --no-tags https://github.com/dvc94ch/fsm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46080641
git clone --depth 1 --no-tags https://github.com/akazuko/comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46170005
