(export (version D)
  (design
    (source "C:\Users\sdine\AIAgentKicad\Hello.py")
    (date "05/26/2025 05:27 PM")
    (tool "SKiDL (2.0.1)"))
  (components
    (comp (ref "C1")
      (value "0.1uF")
      (footprint "Capacitor_SMD:C_0805_2012Metric")
      (libsource (lib Device) (part "C"))
      (sheetpath (names "/top/12724840539169950556") (tstamps "/top/12724840539169950556")))
    (comp (ref "R1")
      (value "10k")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/15360245875755073886") (tstamps "/top/15360245875755073886"))))
  (nets
    (net (code 1) (name "GND")
      (node (ref "C1") (pin "2")))
    (net (code 2) (name "OUT")
      (node (ref "C1") (pin "1"))
      (node (ref "R1") (pin "2")))
    (net (code 3) (name "VCC")
      (node (ref "R1") (pin "1"))))
)
