Reading OpenROAD database at '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/41-openroad-repairantennas/1-diodeinsertion/MIPSpipeline.odb'…
Reading library file at '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/b5k0h8cjlpypdp7lb98p9n8qqanyralc-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       32
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   MIPSpipeline
Die area:                 ( 0 0 ) ( 67035 77755 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     280
Number of terminals:      36
Number of snets:          2
Number of nets:           195

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 68.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7486.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1116.
[INFO DRT-0033] via shape region query size = 575.
[INFO DRT-0033] met2 shape region query size = 356.
[INFO DRT-0033] via2 shape region query size = 460.
[INFO DRT-0033] met3 shape region query size = 368.
[INFO DRT-0033] via3 shape region query size = 460.
[INFO DRT-0033] met4 shape region query size = 258.
[INFO DRT-0033] via4 shape region query size = 113.
[INFO DRT-0033] met5 shape region query size = 143.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 193 pins.
[INFO DRT-0081]   Complete 62 unique inst patterns.
[INFO DRT-0084]   Complete 112 groups.
#scanned instances     = 280
#unique  instances     = 68
#stdCellGenAp          = 1555
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 1152
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 555
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 131.19 (MB), peak = 131.19 (MB)

[INFO DRT-0157] Number of guides:     1227

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 422.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 344.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 186.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 23.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 608 vertical wires in 1 frboxes and 367 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 73 vertical wires in 1 frboxes and 82 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.31 (MB), peak = 134.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.34 (MB), peak = 134.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 156.44 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:01, memory = 161.53 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:01, memory = 166.86 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:02, memory = 167.08 (MB).
[INFO DRT-0199]   Number of violations = 103.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        8     16      4      8
Recheck              0     32     18      1
Short                0     15      1      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 196.58 (MB), peak = 435.44 (MB)
Total wire length = 2957 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1451 um.
Total wire length on LAYER met2 = 1394 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1081.
Up-via summary (total 1081):

-----------------------
 FR_MASTERSLICE       0
            li1     525
           met1     533
           met2      23
           met3       0
           met4       0
-----------------------
                   1081


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 103 violations.
    elapsed time = 00:00:00, memory = 201.27 (MB).
    Completing 20% with 109 violations.
    elapsed time = 00:00:00, memory = 201.41 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:01, memory = 201.41 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:01, memory = 209.08 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                8      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 224.09 (MB), peak = 462.94 (MB)
Total wire length = 2918 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1445 um.
Total wire length on LAYER met2 = 1367 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1079.
Up-via summary (total 1079):

-----------------------
 FR_MASTERSLICE       0
            li1     525
           met1     531
           met2      23
           met3       0
           met4       0
-----------------------
                   1079


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 224.09 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 224.09 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 224.09 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 224.09 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 224.09 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:02, memory = 246.98 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        1
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 246.83 (MB), peak = 485.66 (MB)
Total wire length = 2887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1430 um.
Total wire length on LAYER met2 = 1351 um.
Total wire length on LAYER met3 = 106 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1075.
Up-via summary (total 1075):

-----------------------
 FR_MASTERSLICE       0
            li1     525
           met1     527
           met2      23
           met3       0
           met4       0
-----------------------
                   1075


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 247.78 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 247.78 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 248.53 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 248.53 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 251.53 (MB), peak = 490.36 (MB)
Total wire length = 2884 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1413 um.
Total wire length on LAYER met2 = 1345 um.
Total wire length on LAYER met3 = 125 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1091.
Up-via summary (total 1091):

-----------------------
 FR_MASTERSLICE       0
            li1     525
           met1     535
           met2      31
           met3       0
           met4       0
-----------------------
                   1091


[INFO DRT-0198] Complete detail routing.
Total wire length = 2884 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1413 um.
Total wire length on LAYER met2 = 1345 um.
Total wire length on LAYER met3 = 125 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1091.
Up-via summary (total 1091):

-----------------------
 FR_MASTERSLICE       0
            li1     525
           met1     535
           met2      31
           met3       0
           met4       0
-----------------------
                   1091


[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 251.53 (MB), peak = 490.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Clock buffer                              8     166.41
  Timing Repair Buffer                     60     429.16
  Inverter                                 31     116.36
  Sequential cell                          30     751.97
  Multi-Input combinational cell           67     469.20
  Total                                   280    2138.30
Writing OpenROAD database to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/43-openroad-detailedrouting/MIPSpipeline.odb'…
Writing netlist to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/43-openroad-detailedrouting/MIPSpipeline.nl.v'…
Writing powered netlist to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/43-openroad-detailedrouting/MIPSpipeline.pnl.v'…
Writing layout to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/43-openroad-detailedrouting/MIPSpipeline.def'…
Writing timing constraints to '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/43-openroad-detailedrouting/MIPSpipeline.sdc'…
