#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  9 02:18:34 2025
# Process ID: 1067235
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 3092.612 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.812 ; gain = 115.992 ; free physical = 689684 ; free virtual = 959651
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1067257
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.270 ; gain = 393.570 ; free physical = 689079 ; free virtual = 959046
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2001]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2002]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2003]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2004]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2005]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2006]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2007]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2008]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2009]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:2010]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3083.652 ; gain = 650.953 ; free physical = 688793 ; free virtual = 958764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3083.652 ; gain = 650.953 ; free physical = 688743 ; free virtual = 958714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3091.656 ; gain = 658.957 ; free physical = 688743 ; free virtual = 958715
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4005.406 ; gain = 1572.707 ; free physical = 687804 ; free virtual = 957778
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 100   
	   9 Input   16 Bit       Adders := 30    
	   3 Input   16 Bit       Adders := 40    
	   5 Input   16 Bit       Adders := 20    
	   3 Input    6 Bit       Adders := 310   
	   2 Input    6 Bit       Adders := 500   
	   3 Input    5 Bit       Adders := 360   
	   4 Input    5 Bit       Adders := 90    
	   2 Input    4 Bit       Adders := 271   
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 161   
+---Registers : 
	               16 Bit    Registers := 956   
	               15 Bit    Registers := 570   
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 71    
	                4 Bit    Registers := 284   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 489   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 581   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 210   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_232_reg_47516_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q73_reg is absorbed into DSP tmp_232_reg_47516_reg.
DSP Report: register tmp_232_reg_47516_reg is absorbed into DSP tmp_232_reg_47516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP tmp_232_reg_47516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_234_reg_47536_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q71_reg is absorbed into DSP tmp_234_reg_47536_reg.
DSP Report: register tmp_234_reg_47536_reg is absorbed into DSP tmp_234_reg_47536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP tmp_234_reg_47536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_237_reg_47561_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q68_reg is absorbed into DSP tmp_237_reg_47561_reg.
DSP Report: register tmp_237_reg_47561_reg is absorbed into DSP tmp_237_reg_47561_reg.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP tmp_237_reg_47561_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_429_reg_47566_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_235_reg_47546_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q70_reg is absorbed into DSP tmp_235_reg_47546_reg.
DSP Report: register tmp_235_reg_47546_reg is absorbed into DSP tmp_235_reg_47546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP tmp_235_reg_47546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_427_reg_47551_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_229_reg_47486_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q76_reg is absorbed into DSP tmp_229_reg_47486_reg.
DSP Report: register tmp_229_reg_47486_reg is absorbed into DSP tmp_229_reg_47486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP tmp_229_reg_47486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_238_reg_47571_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q66_reg is absorbed into DSP tmp_238_reg_47571_reg.
DSP Report: register tmp_238_reg_47571_reg is absorbed into DSP tmp_238_reg_47571_reg.
DSP Report: operator mul_16s_15s_26_1_1_U502/tmp_product is absorbed into DSP tmp_238_reg_47571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_231_reg_47506_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q74_reg is absorbed into DSP tmp_231_reg_47506_reg.
DSP Report: register tmp_231_reg_47506_reg is absorbed into DSP tmp_231_reg_47506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP tmp_231_reg_47506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_236_reg_47556_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_236_reg_47556_reg is absorbed into DSP tmp_236_reg_47556_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U500/tmp_product is absorbed into DSP tmp_236_reg_47556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_233_reg_47526_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q72_reg is absorbed into DSP tmp_233_reg_47526_reg.
DSP Report: register tmp_233_reg_47526_reg is absorbed into DSP tmp_233_reg_47526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP tmp_233_reg_47526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_230_reg_47496_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q75_reg is absorbed into DSP tmp_230_reg_47496_reg.
DSP Report: register tmp_230_reg_47496_reg is absorbed into DSP tmp_230_reg_47496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP tmp_230_reg_47496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_222_reg_47421_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q84_reg is absorbed into DSP tmp_222_reg_47421_reg.
DSP Report: register tmp_222_reg_47421_reg is absorbed into DSP tmp_222_reg_47421_reg.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP tmp_222_reg_47421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_224_reg_47441_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q82_reg is absorbed into DSP tmp_224_reg_47441_reg.
DSP Report: register tmp_224_reg_47441_reg is absorbed into DSP tmp_224_reg_47441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP tmp_224_reg_47441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_227_reg_47466_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q79_reg is absorbed into DSP tmp_227_reg_47466_reg.
DSP Report: register tmp_227_reg_47466_reg is absorbed into DSP tmp_227_reg_47466_reg.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP tmp_227_reg_47466_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_411_reg_47471_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_225_reg_47451_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q81_reg is absorbed into DSP tmp_225_reg_47451_reg.
DSP Report: register tmp_225_reg_47451_reg is absorbed into DSP tmp_225_reg_47451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP tmp_225_reg_47451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_409_reg_47456_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_219_reg_47391_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q87_reg is absorbed into DSP tmp_219_reg_47391_reg.
DSP Report: register tmp_219_reg_47391_reg is absorbed into DSP tmp_219_reg_47391_reg.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP tmp_219_reg_47391_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_228_reg_47476_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q77_reg is absorbed into DSP tmp_228_reg_47476_reg.
DSP Report: register tmp_228_reg_47476_reg is absorbed into DSP tmp_228_reg_47476_reg.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP tmp_228_reg_47476_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_221_reg_47411_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q85_reg is absorbed into DSP tmp_221_reg_47411_reg.
DSP Report: register tmp_221_reg_47411_reg is absorbed into DSP tmp_221_reg_47411_reg.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP tmp_221_reg_47411_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_226_reg_47461_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_226_reg_47461_reg is absorbed into DSP tmp_226_reg_47461_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U490/tmp_product is absorbed into DSP tmp_226_reg_47461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_223_reg_47431_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q83_reg is absorbed into DSP tmp_223_reg_47431_reg.
DSP Report: register tmp_223_reg_47431_reg is absorbed into DSP tmp_223_reg_47431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP tmp_223_reg_47431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_220_reg_47401_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q86_reg is absorbed into DSP tmp_220_reg_47401_reg.
DSP Report: register tmp_220_reg_47401_reg is absorbed into DSP tmp_220_reg_47401_reg.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP tmp_220_reg_47401_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_212_reg_47326_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q95_reg is absorbed into DSP tmp_212_reg_47326_reg.
DSP Report: register tmp_212_reg_47326_reg is absorbed into DSP tmp_212_reg_47326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP tmp_212_reg_47326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_214_reg_47346_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q93_reg is absorbed into DSP tmp_214_reg_47346_reg.
DSP Report: register tmp_214_reg_47346_reg is absorbed into DSP tmp_214_reg_47346_reg.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP tmp_214_reg_47346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_217_reg_47371_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q90_reg is absorbed into DSP tmp_217_reg_47371_reg.
DSP Report: register tmp_217_reg_47371_reg is absorbed into DSP tmp_217_reg_47371_reg.
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP tmp_217_reg_47371_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_393_reg_47376_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_215_reg_47356_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q92_reg is absorbed into DSP tmp_215_reg_47356_reg.
DSP Report: register tmp_215_reg_47356_reg is absorbed into DSP tmp_215_reg_47356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP tmp_215_reg_47356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_391_reg_47361_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_209_reg_47296_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q98_reg is absorbed into DSP tmp_209_reg_47296_reg.
DSP Report: register tmp_209_reg_47296_reg is absorbed into DSP tmp_209_reg_47296_reg.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP tmp_209_reg_47296_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_218_reg_47381_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q88_reg is absorbed into DSP tmp_218_reg_47381_reg.
DSP Report: register tmp_218_reg_47381_reg is absorbed into DSP tmp_218_reg_47381_reg.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP tmp_218_reg_47381_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_211_reg_47316_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q96_reg is absorbed into DSP tmp_211_reg_47316_reg.
DSP Report: register tmp_211_reg_47316_reg is absorbed into DSP tmp_211_reg_47316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP tmp_211_reg_47316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_216_reg_47366_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_216_reg_47366_reg is absorbed into DSP tmp_216_reg_47366_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U480/tmp_product is absorbed into DSP tmp_216_reg_47366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_213_reg_47336_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q94_reg is absorbed into DSP tmp_213_reg_47336_reg.
DSP Report: register tmp_213_reg_47336_reg is absorbed into DSP tmp_213_reg_47336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP tmp_213_reg_47336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_210_reg_47306_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_210_reg_47306_reg.
DSP Report: register tmp_210_reg_47306_reg is absorbed into DSP tmp_210_reg_47306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP tmp_210_reg_47306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_246_reg_47651_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q57_reg is absorbed into DSP tmp_246_reg_47651_reg.
DSP Report: register tmp_246_reg_47651_reg is absorbed into DSP tmp_246_reg_47651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP tmp_246_reg_47651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_447_reg_47656_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_245_reg_47641_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q59_reg is absorbed into DSP tmp_245_reg_47641_reg.
DSP Report: register tmp_245_reg_47641_reg is absorbed into DSP tmp_245_reg_47641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP tmp_245_reg_47641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_445_reg_47646_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_3_reg_45306_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q329_reg is absorbed into DSP tmp_3_reg_45306_reg.
DSP Report: register tmp_3_reg_45306_reg is absorbed into DSP tmp_3_reg_45306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP tmp_3_reg_45306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_s_reg_45336_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q326_reg is absorbed into DSP tmp_s_reg_45336_reg.
DSP Report: register tmp_s_reg_45336_reg is absorbed into DSP tmp_s_reg_45336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP tmp_s_reg_45336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_2_reg_45356_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q324_reg is absorbed into DSP tmp_2_reg_45356_reg.
DSP Report: register tmp_2_reg_45356_reg is absorbed into DSP tmp_2_reg_45356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP tmp_2_reg_45356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_20_reg_45496_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q307_reg is absorbed into DSP tmp_20_reg_45496_reg.
DSP Report: register tmp_20_reg_45496_reg is absorbed into DSP tmp_20_reg_45496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP tmp_20_reg_45496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_23_reg_45526_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q304_reg is absorbed into DSP tmp_23_reg_45526_reg.
DSP Report: register tmp_23_reg_45526_reg is absorbed into DSP tmp_23_reg_45526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP tmp_23_reg_45526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_31_reg_45601_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q295_reg is absorbed into DSP tmp_31_reg_45601_reg.
DSP Report: register tmp_31_reg_45601_reg is absorbed into DSP tmp_31_reg_45601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP tmp_31_reg_45601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_33_reg_45621_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q293_reg is absorbed into DSP tmp_33_reg_45621_reg.
DSP Report: register tmp_33_reg_45621_reg is absorbed into DSP tmp_33_reg_45621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP tmp_33_reg_45621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_34_reg_45631_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q292_reg is absorbed into DSP tmp_34_reg_45631_reg.
DSP Report: register tmp_34_reg_45631_reg is absorbed into DSP tmp_34_reg_45631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP tmp_34_reg_45631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q184_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_35_reg_45641_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q291_reg is absorbed into DSP tmp_35_reg_45641_reg.
DSP Report: register tmp_35_reg_45641_reg is absorbed into DSP tmp_35_reg_45641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP tmp_35_reg_45641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_38_reg_45671_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q286_reg is absorbed into DSP tmp_38_reg_45671_reg.
DSP Report: register tmp_38_reg_45671_reg is absorbed into DSP tmp_38_reg_45671_reg.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP tmp_38_reg_45671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_41_reg_45696_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q284_reg is absorbed into DSP tmp_41_reg_45696_reg.
DSP Report: register tmp_41_reg_45696_reg is absorbed into DSP tmp_41_reg_45696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP tmp_41_reg_45696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_42_reg_45706_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q283_reg is absorbed into DSP tmp_42_reg_45706_reg.
DSP Report: register tmp_42_reg_45706_reg is absorbed into DSP tmp_42_reg_45706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP tmp_42_reg_45706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_43_reg_45716_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q282_reg is absorbed into DSP tmp_43_reg_45716_reg.
DSP Report: register tmp_43_reg_45716_reg is absorbed into DSP tmp_43_reg_45716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP tmp_43_reg_45716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_44_reg_45726_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q281_reg is absorbed into DSP tmp_44_reg_45726_reg.
DSP Report: register tmp_44_reg_45726_reg is absorbed into DSP tmp_44_reg_45726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP tmp_44_reg_45726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_51_reg_45791_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q273_reg is absorbed into DSP tmp_51_reg_45791_reg.
DSP Report: register tmp_51_reg_45791_reg is absorbed into DSP tmp_51_reg_45791_reg.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP tmp_51_reg_45791_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_53_reg_45811_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q271_reg is absorbed into DSP tmp_53_reg_45811_reg.
DSP Report: register tmp_53_reg_45811_reg is absorbed into DSP tmp_53_reg_45811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP tmp_53_reg_45811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_55_reg_45831_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q269_reg is absorbed into DSP tmp_55_reg_45831_reg.
DSP Report: register tmp_55_reg_45831_reg is absorbed into DSP tmp_55_reg_45831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP tmp_55_reg_45831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_58_reg_45861_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q264_reg is absorbed into DSP tmp_58_reg_45861_reg.
DSP Report: register tmp_58_reg_45861_reg is absorbed into DSP tmp_58_reg_45861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP tmp_58_reg_45861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_70_reg_45976_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q251_reg is absorbed into DSP tmp_70_reg_45976_reg.
DSP Report: register tmp_70_reg_45976_reg is absorbed into DSP tmp_70_reg_45976_reg.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP tmp_70_reg_45976_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_72_reg_45991_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q250_reg is absorbed into DSP tmp_72_reg_45991_reg.
DSP Report: register tmp_72_reg_45991_reg is absorbed into DSP tmp_72_reg_45991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP tmp_72_reg_45991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_119_reg_46441_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q197_reg is absorbed into DSP tmp_119_reg_46441_reg.
DSP Report: register tmp_119_reg_46441_reg is absorbed into DSP tmp_119_reg_46441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP tmp_119_reg_46441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_120_reg_46451_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q196_reg is absorbed into DSP tmp_120_reg_46451_reg.
DSP Report: register tmp_120_reg_46451_reg is absorbed into DSP tmp_120_reg_46451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP tmp_120_reg_46451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_122_reg_46471_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q194_reg is absorbed into DSP tmp_122_reg_46471_reg.
DSP Report: register tmp_122_reg_46471_reg is absorbed into DSP tmp_122_reg_46471_reg.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP tmp_122_reg_46471_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_124_reg_46486_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q193_reg is absorbed into DSP tmp_124_reg_46486_reg.
DSP Report: register tmp_124_reg_46486_reg is absorbed into DSP tmp_124_reg_46486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP tmp_124_reg_46486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_125_reg_46496_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q192_reg is absorbed into DSP tmp_125_reg_46496_reg.
DSP Report: register tmp_125_reg_46496_reg is absorbed into DSP tmp_125_reg_46496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP tmp_125_reg_46496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_128_reg_46526_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q187_reg is absorbed into DSP tmp_128_reg_46526_reg.
DSP Report: register tmp_128_reg_46526_reg is absorbed into DSP tmp_128_reg_46526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP tmp_128_reg_46526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_130_reg_46546_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q185_reg is absorbed into DSP tmp_130_reg_46546_reg.
DSP Report: register tmp_130_reg_46546_reg is absorbed into DSP tmp_130_reg_46546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP tmp_130_reg_46546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_132_reg_46566_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q183_reg is absorbed into DSP tmp_132_reg_46566_reg.
DSP Report: register tmp_132_reg_46566_reg is absorbed into DSP tmp_132_reg_46566_reg.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP tmp_132_reg_46566_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_134_reg_46581_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q182_reg is absorbed into DSP tmp_134_reg_46581_reg.
DSP Report: register tmp_134_reg_46581_reg is absorbed into DSP tmp_134_reg_46581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP tmp_134_reg_46581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_reg_46676_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_144_reg_46676_reg.
DSP Report: register tmp_144_reg_46676_reg is absorbed into DSP tmp_144_reg_46676_reg.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP tmp_144_reg_46676_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_148_reg_46716_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q165_reg is absorbed into DSP tmp_148_reg_46716_reg.
DSP Report: register tmp_148_reg_46716_reg is absorbed into DSP tmp_148_reg_46716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP tmp_148_reg_46716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_149_reg_46726_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q164_reg is absorbed into DSP tmp_149_reg_46726_reg.
DSP Report: register tmp_149_reg_46726_reg is absorbed into DSP tmp_149_reg_46726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP tmp_149_reg_46726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_150_reg_46736_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q163_reg is absorbed into DSP tmp_150_reg_46736_reg.
DSP Report: register tmp_150_reg_46736_reg is absorbed into DSP tmp_150_reg_46736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP tmp_150_reg_46736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_151_reg_46746_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q162_reg is absorbed into DSP tmp_151_reg_46746_reg.
DSP Report: register tmp_151_reg_46746_reg is absorbed into DSP tmp_151_reg_46746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP tmp_151_reg_46746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_152_reg_46756_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q161_reg is absorbed into DSP tmp_152_reg_46756_reg.
DSP Report: register tmp_152_reg_46756_reg is absorbed into DSP tmp_152_reg_46756_reg.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP tmp_152_reg_46756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_153_reg_46766_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q160_reg is absorbed into DSP tmp_153_reg_46766_reg.
DSP Report: register tmp_153_reg_46766_reg is absorbed into DSP tmp_153_reg_46766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP tmp_153_reg_46766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_155_reg_46781_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q159_reg is absorbed into DSP tmp_155_reg_46781_reg.
DSP Report: register tmp_155_reg_46781_reg is absorbed into DSP tmp_155_reg_46781_reg.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP tmp_155_reg_46781_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_159_reg_46821_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q153_reg is absorbed into DSP tmp_159_reg_46821_reg.
DSP Report: register tmp_159_reg_46821_reg is absorbed into DSP tmp_159_reg_46821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP tmp_159_reg_46821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_160_reg_46831_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q152_reg is absorbed into DSP tmp_160_reg_46831_reg.
DSP Report: register tmp_160_reg_46831_reg is absorbed into DSP tmp_160_reg_46831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP tmp_160_reg_46831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_161_reg_46841_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q151_reg is absorbed into DSP tmp_161_reg_46841_reg.
DSP Report: register tmp_161_reg_46841_reg is absorbed into DSP tmp_161_reg_46841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP tmp_161_reg_46841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_162_reg_46851_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q150_reg is absorbed into DSP tmp_162_reg_46851_reg.
DSP Report: register tmp_162_reg_46851_reg is absorbed into DSP tmp_162_reg_46851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP tmp_162_reg_46851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_163_reg_46861_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q149_reg is absorbed into DSP tmp_163_reg_46861_reg.
DSP Report: register tmp_163_reg_46861_reg is absorbed into DSP tmp_163_reg_46861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP tmp_163_reg_46861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_165_reg_46876_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q148_reg is absorbed into DSP tmp_165_reg_46876_reg.
DSP Report: register tmp_165_reg_46876_reg is absorbed into DSP tmp_165_reg_46876_reg.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP tmp_165_reg_46876_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_168_reg_46906_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q143_reg is absorbed into DSP tmp_168_reg_46906_reg.
DSP Report: register tmp_168_reg_46906_reg is absorbed into DSP tmp_168_reg_46906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP tmp_168_reg_46906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_169_reg_46916_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q142_reg is absorbed into DSP tmp_169_reg_46916_reg.
DSP Report: register tmp_169_reg_46916_reg is absorbed into DSP tmp_169_reg_46916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP tmp_169_reg_46916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_170_reg_46926_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q141_reg is absorbed into DSP tmp_170_reg_46926_reg.
DSP Report: register tmp_170_reg_46926_reg is absorbed into DSP tmp_170_reg_46926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP tmp_170_reg_46926_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_171_reg_46936_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q140_reg is absorbed into DSP tmp_171_reg_46936_reg.
DSP Report: register tmp_171_reg_46936_reg is absorbed into DSP tmp_171_reg_46936_reg.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP tmp_171_reg_46936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_172_reg_46946_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q139_reg is absorbed into DSP tmp_172_reg_46946_reg.
DSP Report: register tmp_172_reg_46946_reg is absorbed into DSP tmp_172_reg_46946_reg.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP tmp_172_reg_46946_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_173_reg_46956_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q138_reg is absorbed into DSP tmp_173_reg_46956_reg.
DSP Report: register tmp_173_reg_46956_reg is absorbed into DSP tmp_173_reg_46956_reg.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP tmp_173_reg_46956_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_175_reg_46971_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q137_reg is absorbed into DSP tmp_175_reg_46971_reg.
DSP Report: register tmp_175_reg_46971_reg is absorbed into DSP tmp_175_reg_46971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP tmp_175_reg_46971_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_178_reg_47001_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q132_reg is absorbed into DSP tmp_178_reg_47001_reg.
DSP Report: register tmp_178_reg_47001_reg is absorbed into DSP tmp_178_reg_47001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP tmp_178_reg_47001_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_127_reg_46516_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q189_reg is absorbed into DSP tmp_127_reg_46516_reg.
DSP Report: register tmp_127_reg_46516_reg is absorbed into DSP tmp_127_reg_46516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP tmp_127_reg_46516_reg.
DSP Report: Generating DSP tmp_5_reg_45376_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q321_reg is absorbed into DSP tmp_5_reg_45376_reg.
DSP Report: register tmp_5_reg_45376_reg is absorbed into DSP tmp_5_reg_45376_reg.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP tmp_5_reg_45376_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_15_reg_45381_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_4_reg_45366_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q323_reg is absorbed into DSP tmp_4_reg_45366_reg.
DSP Report: register tmp_4_reg_45366_reg is absorbed into DSP tmp_4_reg_45366_reg.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP tmp_4_reg_45366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q322_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_13_reg_45371_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_7_reg_45386_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q319_reg is absorbed into DSP tmp_7_reg_45386_reg.
DSP Report: register tmp_7_reg_45386_reg is absorbed into DSP tmp_7_reg_45386_reg.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP tmp_7_reg_45386_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_9_reg_45326_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q327_reg is absorbed into DSP tmp_9_reg_45326_reg.
DSP Report: register tmp_9_reg_45326_reg is absorbed into DSP tmp_9_reg_45326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP tmp_9_reg_45326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_1_reg_45346_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_1_reg_45346_reg.
DSP Report: register tmp_1_reg_45346_reg is absorbed into DSP tmp_1_reg_45346_reg.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP tmp_1_reg_45346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_6_reg_45316_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q328_reg is absorbed into DSP tmp_6_reg_45316_reg.
DSP Report: register tmp_6_reg_45316_reg is absorbed into DSP tmp_6_reg_45316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP tmp_6_reg_45316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_13_reg_45431_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q315_reg is absorbed into DSP tmp_13_reg_45431_reg.
DSP Report: register tmp_13_reg_45431_reg is absorbed into DSP tmp_13_reg_45431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP tmp_13_reg_45431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_15_reg_45451_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q313_reg is absorbed into DSP tmp_15_reg_45451_reg.
DSP Report: register tmp_15_reg_45451_reg is absorbed into DSP tmp_15_reg_45451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP tmp_15_reg_45451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_17_reg_45471_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q310_reg is absorbed into DSP tmp_17_reg_45471_reg.
DSP Report: register tmp_17_reg_45471_reg is absorbed into DSP tmp_17_reg_45471_reg.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP tmp_17_reg_45471_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_33_reg_45476_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_16_reg_45461_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q312_reg is absorbed into DSP tmp_16_reg_45461_reg.
DSP Report: register tmp_16_reg_45461_reg is absorbed into DSP tmp_16_reg_45461_reg.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP tmp_16_reg_45461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q311_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_31_reg_45466_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_10_reg_45401_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q318_reg is absorbed into DSP tmp_10_reg_45401_reg.
DSP Report: register tmp_10_reg_45401_reg is absorbed into DSP tmp_10_reg_45401_reg.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP tmp_10_reg_45401_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_18_reg_45481_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q308_reg is absorbed into DSP tmp_18_reg_45481_reg.
DSP Report: register tmp_18_reg_45481_reg is absorbed into DSP tmp_18_reg_45481_reg.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP tmp_18_reg_45481_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_12_reg_45421_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q316_reg is absorbed into DSP tmp_12_reg_45421_reg.
DSP Report: register tmp_12_reg_45421_reg is absorbed into DSP tmp_12_reg_45421_reg.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP tmp_12_reg_45421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_8_reg_45396_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_8_reg_45396_reg is absorbed into DSP tmp_8_reg_45396_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U273/tmp_product is absorbed into DSP tmp_8_reg_45396_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_14_reg_45441_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q314_reg is absorbed into DSP tmp_14_reg_45441_reg.
DSP Report: register tmp_14_reg_45441_reg is absorbed into DSP tmp_14_reg_45441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP tmp_14_reg_45441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_11_reg_45411_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q317_reg is absorbed into DSP tmp_11_reg_45411_reg.
DSP Report: register tmp_11_reg_45411_reg is absorbed into DSP tmp_11_reg_45411_reg.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP tmp_11_reg_45411_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_27_reg_45566_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q299_reg is absorbed into DSP tmp_27_reg_45566_reg.
DSP Report: register tmp_27_reg_45566_reg is absorbed into DSP tmp_27_reg_45566_reg.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP tmp_27_reg_45566_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_51_reg_45571_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_26_reg_45556_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q301_reg is absorbed into DSP tmp_26_reg_45556_reg.
DSP Report: register tmp_26_reg_45556_reg is absorbed into DSP tmp_26_reg_45556_reg.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP tmp_26_reg_45556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_49_reg_45561_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_28_reg_45576_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q297_reg is absorbed into DSP tmp_28_reg_45576_reg.
DSP Report: register tmp_28_reg_45576_reg is absorbed into DSP tmp_28_reg_45576_reg.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP tmp_28_reg_45576_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_22_reg_45516_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q305_reg is absorbed into DSP tmp_22_reg_45516_reg.
DSP Report: register tmp_22_reg_45516_reg is absorbed into DSP tmp_22_reg_45516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP tmp_22_reg_45516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_24_reg_45536_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q303_reg is absorbed into DSP tmp_24_reg_45536_reg.
DSP Report: register tmp_24_reg_45536_reg is absorbed into DSP tmp_24_reg_45536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP tmp_24_reg_45536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_21_reg_45506_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q306_reg is absorbed into DSP tmp_21_reg_45506_reg.
DSP Report: register tmp_21_reg_45506_reg is absorbed into DSP tmp_21_reg_45506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP tmp_21_reg_45506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_37_reg_45661_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q288_reg is absorbed into DSP tmp_37_reg_45661_reg.
DSP Report: register tmp_37_reg_45661_reg is absorbed into DSP tmp_37_reg_45661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP tmp_37_reg_45661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q287_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_69_reg_45666_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_36_reg_45651_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q290_reg is absorbed into DSP tmp_36_reg_45651_reg.
DSP Report: register tmp_36_reg_45651_reg is absorbed into DSP tmp_36_reg_45651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP tmp_36_reg_45651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_67_reg_45656_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_204_reg_47251_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q104_reg is absorbed into DSP tmp_204_reg_47251_reg.
DSP Report: register tmp_204_reg_47251_reg is absorbed into DSP tmp_204_reg_47251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP tmp_204_reg_47251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_207_reg_47276_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_207_reg_47276_reg.
DSP Report: register tmp_207_reg_47276_reg is absorbed into DSP tmp_207_reg_47276_reg.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP tmp_207_reg_47276_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_375_reg_47281_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_206_reg_47266_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q103_reg is absorbed into DSP tmp_206_reg_47266_reg.
DSP Report: register tmp_206_reg_47266_reg is absorbed into DSP tmp_206_reg_47266_reg.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP tmp_206_reg_47266_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_373_reg_47271_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_199_reg_47201_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q109_reg is absorbed into DSP tmp_199_reg_47201_reg.
DSP Report: register tmp_199_reg_47201_reg is absorbed into DSP tmp_199_reg_47201_reg.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP tmp_199_reg_47201_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_208_reg_47286_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_208_reg_47286_reg.
DSP Report: register tmp_208_reg_47286_reg is absorbed into DSP tmp_208_reg_47286_reg.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP tmp_208_reg_47286_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_201_reg_47221_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q107_reg is absorbed into DSP tmp_201_reg_47221_reg.
DSP Report: register tmp_201_reg_47221_reg is absorbed into DSP tmp_201_reg_47221_reg.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP tmp_201_reg_47221_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_205_reg_47261_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_205_reg_47261_reg is absorbed into DSP tmp_205_reg_47261_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U469/tmp_product is absorbed into DSP tmp_205_reg_47261_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_203_reg_47241_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_203_reg_47241_reg.
DSP Report: register tmp_203_reg_47241_reg is absorbed into DSP tmp_203_reg_47241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP tmp_203_reg_47241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_200_reg_47211_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q108_reg is absorbed into DSP tmp_200_reg_47211_reg.
DSP Report: register tmp_200_reg_47211_reg is absorbed into DSP tmp_200_reg_47211_reg.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP tmp_200_reg_47211_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_47_reg_45756_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q277_reg is absorbed into DSP tmp_47_reg_45756_reg.
DSP Report: register tmp_47_reg_45756_reg is absorbed into DSP tmp_47_reg_45756_reg.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP tmp_47_reg_45756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q276_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_87_reg_45761_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_46_reg_45746_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q279_reg is absorbed into DSP tmp_46_reg_45746_reg.
DSP Report: register tmp_46_reg_45746_reg is absorbed into DSP tmp_46_reg_45746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP tmp_46_reg_45746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q278_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_85_reg_45751_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_192_reg_47136_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_192_reg_47136_reg.
DSP Report: register tmp_192_reg_47136_reg is absorbed into DSP tmp_192_reg_47136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP tmp_192_reg_47136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_194_reg_47156_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_194_reg_47156_reg.
DSP Report: register tmp_194_reg_47156_reg is absorbed into DSP tmp_194_reg_47156_reg.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP tmp_194_reg_47156_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_189_reg_47106_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q120_reg is absorbed into DSP tmp_189_reg_47106_reg.
DSP Report: register tmp_189_reg_47106_reg is absorbed into DSP tmp_189_reg_47106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP tmp_189_reg_47106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_198_reg_47191_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q110_reg is absorbed into DSP tmp_198_reg_47191_reg.
DSP Report: register tmp_198_reg_47191_reg is absorbed into DSP tmp_198_reg_47191_reg.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP tmp_198_reg_47191_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_191_reg_47126_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q118_reg is absorbed into DSP tmp_191_reg_47126_reg.
DSP Report: register tmp_191_reg_47126_reg is absorbed into DSP tmp_191_reg_47126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP tmp_191_reg_47126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_195_reg_47166_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_195_reg_47166_reg is absorbed into DSP tmp_195_reg_47166_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U459/tmp_product is absorbed into DSP tmp_195_reg_47166_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_193_reg_47146_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q116_reg is absorbed into DSP tmp_193_reg_47146_reg.
DSP Report: register tmp_193_reg_47146_reg is absorbed into DSP tmp_193_reg_47146_reg.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP tmp_193_reg_47146_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_190_reg_47116_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q119_reg is absorbed into DSP tmp_190_reg_47116_reg.
DSP Report: register tmp_190_reg_47116_reg is absorbed into DSP tmp_190_reg_47116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP tmp_190_reg_47116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_57_reg_45851_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q266_reg is absorbed into DSP tmp_57_reg_45851_reg.
DSP Report: register tmp_57_reg_45851_reg is absorbed into DSP tmp_57_reg_45851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP tmp_57_reg_45851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_105_reg_45856_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_56_reg_45841_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q268_reg is absorbed into DSP tmp_56_reg_45841_reg.
DSP Report: register tmp_56_reg_45841_reg is absorbed into DSP tmp_56_reg_45841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP tmp_56_reg_45841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_103_reg_45846_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_63_reg_45906_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q260_reg is absorbed into DSP tmp_63_reg_45906_reg.
DSP Report: register tmp_63_reg_45906_reg is absorbed into DSP tmp_63_reg_45906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP tmp_63_reg_45906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_65_reg_45926_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q258_reg is absorbed into DSP tmp_65_reg_45926_reg.
DSP Report: register tmp_65_reg_45926_reg is absorbed into DSP tmp_65_reg_45926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP tmp_65_reg_45926_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_67_reg_45946_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q255_reg is absorbed into DSP tmp_67_reg_45946_reg.
DSP Report: register tmp_67_reg_45946_reg is absorbed into DSP tmp_67_reg_45946_reg.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP tmp_67_reg_45946_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q254_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_123_reg_45951_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_66_reg_45936_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_66_reg_45936_reg.
DSP Report: register tmp_66_reg_45936_reg is absorbed into DSP tmp_66_reg_45936_reg.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP tmp_66_reg_45936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_121_reg_45941_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_45871_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q263_reg is absorbed into DSP tmp_59_reg_45871_reg.
DSP Report: register tmp_59_reg_45871_reg is absorbed into DSP tmp_59_reg_45871_reg.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP tmp_59_reg_45871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_68_reg_45956_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q253_reg is absorbed into DSP tmp_68_reg_45956_reg.
DSP Report: register tmp_68_reg_45956_reg is absorbed into DSP tmp_68_reg_45956_reg.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP tmp_68_reg_45956_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_62_reg_45896_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q261_reg is absorbed into DSP tmp_62_reg_45896_reg.
DSP Report: register tmp_62_reg_45896_reg is absorbed into DSP tmp_62_reg_45896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP tmp_62_reg_45896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_61_reg_45891_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_61_reg_45891_reg is absorbed into DSP tmp_61_reg_45891_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U325/tmp_product is absorbed into DSP tmp_61_reg_45891_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_64_reg_45916_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q259_reg is absorbed into DSP tmp_64_reg_45916_reg.
DSP Report: register tmp_64_reg_45916_reg is absorbed into DSP tmp_64_reg_45916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP tmp_64_reg_45916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_60_reg_45881_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q262_reg is absorbed into DSP tmp_60_reg_45881_reg.
DSP Report: register tmp_60_reg_45881_reg is absorbed into DSP tmp_60_reg_45881_reg.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP tmp_60_reg_45881_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_73_reg_46001_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q249_reg is absorbed into DSP tmp_73_reg_46001_reg.
DSP Report: register tmp_73_reg_46001_reg is absorbed into DSP tmp_73_reg_46001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP tmp_73_reg_46001_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_75_reg_46021_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q247_reg is absorbed into DSP tmp_75_reg_46021_reg.
DSP Report: register tmp_75_reg_46021_reg is absorbed into DSP tmp_75_reg_46021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP tmp_75_reg_46021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_77_reg_46041_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q244_reg is absorbed into DSP tmp_77_reg_46041_reg.
DSP Report: register tmp_77_reg_46041_reg is absorbed into DSP tmp_77_reg_46041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP tmp_77_reg_46041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_141_reg_46046_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_76_reg_46031_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q246_reg is absorbed into DSP tmp_76_reg_46031_reg.
DSP Report: register tmp_76_reg_46031_reg is absorbed into DSP tmp_76_reg_46031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP tmp_76_reg_46031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_139_reg_46036_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_69_reg_45966_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q252_reg is absorbed into DSP tmp_69_reg_45966_reg.
DSP Report: register tmp_69_reg_45966_reg is absorbed into DSP tmp_69_reg_45966_reg.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP tmp_69_reg_45966_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_182_reg_47041_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q128_reg is absorbed into DSP tmp_182_reg_47041_reg.
DSP Report: register tmp_182_reg_47041_reg is absorbed into DSP tmp_182_reg_47041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP tmp_182_reg_47041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_184_reg_47061_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q126_reg is absorbed into DSP tmp_184_reg_47061_reg.
DSP Report: register tmp_184_reg_47061_reg is absorbed into DSP tmp_184_reg_47061_reg.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP tmp_184_reg_47061_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_187_reg_47086_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q123_reg is absorbed into DSP tmp_187_reg_47086_reg.
DSP Report: register tmp_187_reg_47086_reg is absorbed into DSP tmp_187_reg_47086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP tmp_187_reg_47086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_339_reg_47091_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_186_reg_47076_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_186_reg_47076_reg.
DSP Report: register tmp_186_reg_47076_reg is absorbed into DSP tmp_186_reg_47076_reg.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP tmp_186_reg_47076_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_337_reg_47081_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_179_reg_47011_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q131_reg is absorbed into DSP tmp_179_reg_47011_reg.
DSP Report: register tmp_179_reg_47011_reg is absorbed into DSP tmp_179_reg_47011_reg.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP tmp_179_reg_47011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_188_reg_47096_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q121_reg is absorbed into DSP tmp_188_reg_47096_reg.
DSP Report: register tmp_188_reg_47096_reg is absorbed into DSP tmp_188_reg_47096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP tmp_188_reg_47096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_181_reg_47031_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q129_reg is absorbed into DSP tmp_181_reg_47031_reg.
DSP Report: register tmp_181_reg_47031_reg is absorbed into DSP tmp_181_reg_47031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP tmp_181_reg_47031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_185_reg_47071_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_185_reg_47071_reg is absorbed into DSP tmp_185_reg_47071_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U449/tmp_product is absorbed into DSP tmp_185_reg_47071_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_183_reg_47051_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q127_reg is absorbed into DSP tmp_183_reg_47051_reg.
DSP Report: register tmp_183_reg_47051_reg is absorbed into DSP tmp_183_reg_47051_reg.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP tmp_183_reg_47051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_180_reg_47021_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q130_reg is absorbed into DSP tmp_180_reg_47021_reg.
DSP Report: register tmp_180_reg_47021_reg is absorbed into DSP tmp_180_reg_47021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP tmp_180_reg_47021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_83_reg_46096_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q238_reg is absorbed into DSP tmp_83_reg_46096_reg.
DSP Report: register tmp_83_reg_46096_reg is absorbed into DSP tmp_83_reg_46096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP tmp_83_reg_46096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_85_reg_46116_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q236_reg is absorbed into DSP tmp_85_reg_46116_reg.
DSP Report: register tmp_85_reg_46116_reg is absorbed into DSP tmp_85_reg_46116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP tmp_85_reg_46116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_87_reg_46136_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q233_reg is absorbed into DSP tmp_87_reg_46136_reg.
DSP Report: register tmp_87_reg_46136_reg is absorbed into DSP tmp_87_reg_46136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP tmp_87_reg_46136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_159_reg_46141_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_86_reg_46126_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q235_reg is absorbed into DSP tmp_86_reg_46126_reg.
DSP Report: register tmp_86_reg_46126_reg is absorbed into DSP tmp_86_reg_46126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP tmp_86_reg_46126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_157_reg_46131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_79_reg_46061_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q241_reg is absorbed into DSP tmp_79_reg_46061_reg.
DSP Report: register tmp_79_reg_46061_reg is absorbed into DSP tmp_79_reg_46061_reg.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP tmp_79_reg_46061_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_88_reg_46146_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q231_reg is absorbed into DSP tmp_88_reg_46146_reg.
DSP Report: register tmp_88_reg_46146_reg is absorbed into DSP tmp_88_reg_46146_reg.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP tmp_88_reg_46146_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_82_reg_46086_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q239_reg is absorbed into DSP tmp_82_reg_46086_reg.
DSP Report: register tmp_82_reg_46086_reg is absorbed into DSP tmp_82_reg_46086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP tmp_82_reg_46086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_81_reg_46081_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_81_reg_46081_reg is absorbed into DSP tmp_81_reg_46081_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U345/tmp_product is absorbed into DSP tmp_81_reg_46081_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_84_reg_46106_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q237_reg is absorbed into DSP tmp_84_reg_46106_reg.
DSP Report: register tmp_84_reg_46106_reg is absorbed into DSP tmp_84_reg_46106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP tmp_84_reg_46106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_80_reg_46071_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q240_reg is absorbed into DSP tmp_80_reg_46071_reg.
DSP Report: register tmp_80_reg_46071_reg is absorbed into DSP tmp_80_reg_46071_reg.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP tmp_80_reg_46071_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_196_reg_47171_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q114_reg is absorbed into DSP tmp_196_reg_47171_reg.
DSP Report: register tmp_196_reg_47171_reg is absorbed into DSP tmp_196_reg_47171_reg.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP tmp_196_reg_47171_reg.
DSP Report: Generating DSP tmp_89_reg_46156_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q230_reg is absorbed into DSP tmp_89_reg_46156_reg.
DSP Report: register tmp_89_reg_46156_reg is absorbed into DSP tmp_89_reg_46156_reg.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP tmp_89_reg_46156_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_98_reg_46241_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q220_reg is absorbed into DSP tmp_98_reg_46241_reg.
DSP Report: register tmp_98_reg_46241_reg is absorbed into DSP tmp_98_reg_46241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP tmp_98_reg_46241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_91_reg_46176_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q228_reg is absorbed into DSP tmp_91_reg_46176_reg.
DSP Report: register tmp_91_reg_46176_reg is absorbed into DSP tmp_91_reg_46176_reg.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP tmp_91_reg_46176_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_92_reg_46186_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_92_reg_46186_reg is absorbed into DSP tmp_92_reg_46186_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U356/tmp_product is absorbed into DSP tmp_92_reg_46186_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_94_reg_46201_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q226_reg is absorbed into DSP tmp_94_reg_46201_reg.
DSP Report: register tmp_94_reg_46201_reg is absorbed into DSP tmp_94_reg_46201_reg.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP tmp_94_reg_46201_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_90_reg_46166_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q229_reg is absorbed into DSP tmp_90_reg_46166_reg.
DSP Report: register tmp_90_reg_46166_reg is absorbed into DSP tmp_90_reg_46166_reg.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP tmp_90_reg_46166_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_99_reg_46251_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q219_reg is absorbed into DSP tmp_99_reg_46251_reg.
DSP Report: register tmp_99_reg_46251_reg is absorbed into DSP tmp_99_reg_46251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP tmp_99_reg_46251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_108_reg_46336_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_108_reg_46336_reg.
DSP Report: register tmp_108_reg_46336_reg is absorbed into DSP tmp_108_reg_46336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP tmp_108_reg_46336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_101_reg_46271_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q217_reg is absorbed into DSP tmp_101_reg_46271_reg.
DSP Report: register tmp_101_reg_46271_reg is absorbed into DSP tmp_101_reg_46271_reg.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP tmp_101_reg_46271_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_102_reg_46281_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_102_reg_46281_reg is absorbed into DSP tmp_102_reg_46281_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U366/tmp_product is absorbed into DSP tmp_102_reg_46281_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_104_reg_46296_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q215_reg is absorbed into DSP tmp_104_reg_46296_reg.
DSP Report: register tmp_104_reg_46296_reg is absorbed into DSP tmp_104_reg_46296_reg.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP tmp_104_reg_46296_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_100_reg_46261_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q218_reg is absorbed into DSP tmp_100_reg_46261_reg.
DSP Report: register tmp_100_reg_46261_reg is absorbed into DSP tmp_100_reg_46261_reg.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP tmp_100_reg_46261_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_113_reg_46381_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q205_reg is absorbed into DSP tmp_113_reg_46381_reg.
DSP Report: register tmp_113_reg_46381_reg is absorbed into DSP tmp_113_reg_46381_reg.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP tmp_113_reg_46381_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_115_reg_46401_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q203_reg is absorbed into DSP tmp_115_reg_46401_reg.
DSP Report: register tmp_115_reg_46401_reg is absorbed into DSP tmp_115_reg_46401_reg.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP tmp_115_reg_46401_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_117_reg_46421_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q200_reg is absorbed into DSP tmp_117_reg_46421_reg.
DSP Report: register tmp_117_reg_46421_reg is absorbed into DSP tmp_117_reg_46421_reg.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP tmp_117_reg_46421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_213_reg_46426_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_116_reg_46411_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q202_reg is absorbed into DSP tmp_116_reg_46411_reg.
DSP Report: register tmp_116_reg_46411_reg is absorbed into DSP tmp_116_reg_46411_reg.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP tmp_116_reg_46411_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_211_reg_46416_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_109_reg_46346_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q208_reg is absorbed into DSP tmp_109_reg_46346_reg.
DSP Report: register tmp_109_reg_46346_reg is absorbed into DSP tmp_109_reg_46346_reg.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP tmp_109_reg_46346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_118_reg_46431_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q198_reg is absorbed into DSP tmp_118_reg_46431_reg.
DSP Report: register tmp_118_reg_46431_reg is absorbed into DSP tmp_118_reg_46431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP tmp_118_reg_46431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_111_reg_46366_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q206_reg is absorbed into DSP tmp_111_reg_46366_reg.
DSP Report: register tmp_111_reg_46366_reg is absorbed into DSP tmp_111_reg_46366_reg.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP tmp_111_reg_46366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_112_reg_46376_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_112_reg_46376_reg is absorbed into DSP tmp_112_reg_46376_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U376/tmp_product is absorbed into DSP tmp_112_reg_46376_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_114_reg_46391_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q204_reg is absorbed into DSP tmp_114_reg_46391_reg.
DSP Report: register tmp_114_reg_46391_reg is absorbed into DSP tmp_114_reg_46391_reg.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP tmp_114_reg_46391_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_110_reg_46356_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q207_reg is absorbed into DSP tmp_110_reg_46356_reg.
DSP Report: register tmp_110_reg_46356_reg is absorbed into DSP tmp_110_reg_46356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP tmp_110_reg_46356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_126_reg_46506_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q191_reg is absorbed into DSP tmp_126_reg_46506_reg.
DSP Report: register tmp_126_reg_46506_reg is absorbed into DSP tmp_126_reg_46506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP tmp_126_reg_46506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_229_reg_46511_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_121_reg_46461_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q195_reg is absorbed into DSP tmp_121_reg_46461_reg.
DSP Report: register tmp_121_reg_46461_reg is absorbed into DSP tmp_121_reg_46461_reg.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP tmp_121_reg_46461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_137_reg_46611_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q178_reg is absorbed into DSP tmp_137_reg_46611_reg.
DSP Report: register tmp_137_reg_46611_reg is absorbed into DSP tmp_137_reg_46611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP tmp_137_reg_46611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_249_reg_46616_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_136_reg_46601_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q180_reg is absorbed into DSP tmp_136_reg_46601_reg.
DSP Report: register tmp_136_reg_46601_reg is absorbed into DSP tmp_136_reg_46601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP tmp_136_reg_46601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_247_reg_46606_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_131_reg_46556_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q184_reg is absorbed into DSP tmp_131_reg_46556_reg.
DSP Report: register tmp_131_reg_46556_reg is absorbed into DSP tmp_131_reg_46556_reg.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP tmp_131_reg_46556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_256_reg_47746_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q46_reg is absorbed into DSP tmp_256_reg_47746_reg.
DSP Report: register tmp_256_reg_47746_reg is absorbed into DSP tmp_256_reg_47746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP tmp_256_reg_47746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_465_reg_47751_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_255_reg_47736_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q48_reg is absorbed into DSP tmp_255_reg_47736_reg.
DSP Report: register tmp_255_reg_47736_reg is absorbed into DSP tmp_255_reg_47736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP tmp_255_reg_47736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_463_reg_47741_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_147_reg_46706_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q167_reg is absorbed into DSP tmp_147_reg_46706_reg.
DSP Report: register tmp_147_reg_46706_reg is absorbed into DSP tmp_147_reg_46706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP tmp_147_reg_46706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_267_reg_46711_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_146_reg_46696_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q169_reg is absorbed into DSP tmp_146_reg_46696_reg.
DSP Report: register tmp_146_reg_46696_reg is absorbed into DSP tmp_146_reg_46696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP tmp_146_reg_46696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_265_reg_46701_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_141_reg_46651_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q173_reg is absorbed into DSP tmp_141_reg_46651_reg.
DSP Report: register tmp_141_reg_46651_reg is absorbed into DSP tmp_141_reg_46651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP tmp_141_reg_46651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_156_reg_46791_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q158_reg is absorbed into DSP tmp_156_reg_46791_reg.
DSP Report: register tmp_156_reg_46791_reg is absorbed into DSP tmp_156_reg_46791_reg.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP tmp_156_reg_46791_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_283_reg_46796_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_166_reg_46886_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_166_reg_46886_reg.
DSP Report: register tmp_166_reg_46886_reg is absorbed into DSP tmp_166_reg_46886_reg.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP tmp_166_reg_46886_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_301_reg_46891_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_177_reg_46991_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_177_reg_46991_reg is absorbed into DSP tmp_177_reg_46991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP tmp_177_reg_46991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_321_reg_46996_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_176_reg_46981_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_176_reg_46981_reg is absorbed into DSP tmp_176_reg_46981_reg.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP tmp_176_reg_46981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_157_reg_46801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_46801_reg is absorbed into DSP tmp_157_reg_46801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP tmp_157_reg_46801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_285_reg_46806_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_142_reg_46661_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_46661_reg is absorbed into DSP tmp_142_reg_46661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP tmp_142_reg_46661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_145_reg_46686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_145_reg_46686_reg is absorbed into DSP tmp_145_reg_46686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP tmp_145_reg_46686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_139_reg_46631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_46631_reg is absorbed into DSP tmp_139_reg_46631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP tmp_139_reg_46631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_143_reg_46671_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_143_reg_46671_reg is absorbed into DSP tmp_143_reg_46671_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U407/tmp_product is absorbed into DSP tmp_143_reg_46671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_140_reg_46641_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_140_reg_46641_reg is absorbed into DSP tmp_140_reg_46641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP tmp_140_reg_46641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_135_reg_46591_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_46591_reg is absorbed into DSP tmp_135_reg_46591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP tmp_135_reg_46591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_129_reg_46536_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_129_reg_46536_reg is absorbed into DSP tmp_129_reg_46536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP tmp_129_reg_46536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_138_reg_46621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_138_reg_46621_reg is absorbed into DSP tmp_138_reg_46621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP tmp_138_reg_46621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_133_reg_46576_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_133_reg_46576_reg is absorbed into DSP tmp_133_reg_46576_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U397/tmp_product is absorbed into DSP tmp_133_reg_46576_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_46521_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_123_reg_46481_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_123_reg_46481_reg is absorbed into DSP tmp_123_reg_46481_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U387/tmp_product is absorbed into DSP tmp_123_reg_46481_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_107_reg_46326_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_107_reg_46326_reg is absorbed into DSP tmp_107_reg_46326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP tmp_107_reg_46326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_106_reg_46316_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_106_reg_46316_reg is absorbed into DSP tmp_106_reg_46316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP tmp_106_reg_46316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_105_reg_46306_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_46306_reg is absorbed into DSP tmp_105_reg_46306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP tmp_105_reg_46306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_103_reg_46286_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_103_reg_46286_reg is absorbed into DSP tmp_103_reg_46286_reg.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP tmp_103_reg_46286_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_97_reg_46231_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_46231_reg is absorbed into DSP tmp_97_reg_46231_reg.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP tmp_97_reg_46231_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_96_reg_46221_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_96_reg_46221_reg is absorbed into DSP tmp_96_reg_46221_reg.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP tmp_96_reg_46221_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_95_reg_46211_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_95_reg_46211_reg is absorbed into DSP tmp_95_reg_46211_reg.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP tmp_95_reg_46211_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_93_reg_46191_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_46191_reg is absorbed into DSP tmp_93_reg_46191_reg.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP tmp_93_reg_46191_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_49_reg_45776_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_45776_reg is absorbed into DSP tmp_49_reg_45776_reg.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP tmp_49_reg_45776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_52_reg_45801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_52_reg_45801_reg is absorbed into DSP tmp_52_reg_45801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP tmp_52_reg_45801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_50_reg_45786_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_50_reg_45786_reg is absorbed into DSP tmp_50_reg_45786_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U314/tmp_product is absorbed into DSP tmp_50_reg_45786_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_54_reg_45821_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_54_reg_45821_reg is absorbed into DSP tmp_54_reg_45821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP tmp_54_reg_45821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_197_reg_47181_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_47181_reg is absorbed into DSP tmp_197_reg_47181_reg.
DSP Report: operator mul_16s_15s_26_1_1_U461/tmp_product is absorbed into DSP tmp_197_reg_47181_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_357_reg_47186_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_355_reg_47176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_45_reg_45736_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_45_reg_45736_reg is absorbed into DSP tmp_45_reg_45736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP tmp_45_reg_45736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_39_reg_45681_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_45681_reg is absorbed into DSP tmp_39_reg_45681_reg.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP tmp_39_reg_45681_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_48_reg_45766_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_48_reg_45766_reg is absorbed into DSP tmp_48_reg_45766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP tmp_48_reg_45766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_40_reg_45691_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_40_reg_45691_reg is absorbed into DSP tmp_40_reg_45691_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U304/tmp_product is absorbed into DSP tmp_40_reg_45691_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_202_reg_47231_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_47231_reg is absorbed into DSP tmp_202_reg_47231_reg.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP tmp_202_reg_47231_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_29_reg_45586_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_29_reg_45586_reg is absorbed into DSP tmp_29_reg_45586_reg.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP tmp_29_reg_45586_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_32_reg_45611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_32_reg_45611_reg is absorbed into DSP tmp_32_reg_45611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP tmp_32_reg_45611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_30_reg_45596_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_30_reg_45596_reg is absorbed into DSP tmp_30_reg_45596_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U294/tmp_product is absorbed into DSP tmp_30_reg_45596_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_25_reg_45546_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_25_reg_45546_reg is absorbed into DSP tmp_25_reg_45546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP tmp_25_reg_45546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_19_reg_45491_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_19_reg_45491_reg is absorbed into DSP tmp_19_reg_45491_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U283/tmp_product is absorbed into DSP tmp_19_reg_45491_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_reg_45301_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_reg_45301_reg is absorbed into DSP tmp_reg_45301_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U263/tmp_product is absorbed into DSP tmp_reg_45301_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_167_reg_46896_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_167_reg_46896_reg is absorbed into DSP tmp_167_reg_46896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP tmp_167_reg_46896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_303_reg_46901_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_74_reg_46011_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_74_reg_46011_reg is absorbed into DSP tmp_74_reg_46011_reg.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP tmp_74_reg_46011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_242_reg_47611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_242_reg_47611_reg is absorbed into DSP tmp_242_reg_47611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP tmp_242_reg_47611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_244_reg_47631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_244_reg_47631_reg is absorbed into DSP tmp_244_reg_47631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP tmp_244_reg_47631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_239_reg_47581_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_47581_reg is absorbed into DSP tmp_239_reg_47581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP tmp_239_reg_47581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_248_reg_47666_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_248_reg_47666_reg is absorbed into DSP tmp_248_reg_47666_reg.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP tmp_248_reg_47666_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_241_reg_47601_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_47601_reg is absorbed into DSP tmp_241_reg_47601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP tmp_241_reg_47601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_247_reg_47661_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_247_reg_47661_reg is absorbed into DSP tmp_247_reg_47661_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U511/tmp_product is absorbed into DSP tmp_247_reg_47661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_243_reg_47621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_47621_reg is absorbed into DSP tmp_243_reg_47621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP tmp_243_reg_47621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_240_reg_47591_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_240_reg_47591_reg is absorbed into DSP tmp_240_reg_47591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP tmp_240_reg_47591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_252_reg_47706_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_47706_reg is absorbed into DSP tmp_252_reg_47706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP tmp_252_reg_47706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_254_reg_47726_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_254_reg_47726_reg is absorbed into DSP tmp_254_reg_47726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP tmp_254_reg_47726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_249_reg_47676_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_47676_reg is absorbed into DSP tmp_249_reg_47676_reg.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP tmp_249_reg_47676_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_258_reg_47761_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_258_reg_47761_reg is absorbed into DSP tmp_258_reg_47761_reg.
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP tmp_258_reg_47761_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_251_reg_47696_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_251_reg_47696_reg is absorbed into DSP tmp_251_reg_47696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP tmp_251_reg_47696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_257_reg_47756_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_257_reg_47756_reg is absorbed into DSP tmp_257_reg_47756_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U521/tmp_product is absorbed into DSP tmp_257_reg_47756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_253_reg_47716_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_47716_reg is absorbed into DSP tmp_253_reg_47716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP tmp_253_reg_47716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_250_reg_47686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_250_reg_47686_reg is absorbed into DSP tmp_250_reg_47686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP tmp_250_reg_47686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_262_reg_47801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_262_reg_47801_reg is absorbed into DSP tmp_262_reg_47801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP tmp_262_reg_47801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_264_reg_47821_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_264_reg_47821_reg is absorbed into DSP tmp_264_reg_47821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP tmp_264_reg_47821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_266_reg_47841_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_266_reg_47841_reg is absorbed into DSP tmp_266_reg_47841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP tmp_266_reg_47841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_47846_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_265_reg_47831_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_265_reg_47831_reg is absorbed into DSP tmp_265_reg_47831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP tmp_265_reg_47831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_481_reg_47836_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_259_reg_47771_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_259_reg_47771_reg is absorbed into DSP tmp_259_reg_47771_reg.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP tmp_259_reg_47771_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_268_reg_47856_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_268_reg_47856_reg is absorbed into DSP tmp_268_reg_47856_reg.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP tmp_268_reg_47856_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_261_reg_47791_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_261_reg_47791_reg is absorbed into DSP tmp_261_reg_47791_reg.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP tmp_261_reg_47791_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_267_reg_47851_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_267_reg_47851_reg is absorbed into DSP tmp_267_reg_47851_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U531/tmp_product is absorbed into DSP tmp_267_reg_47851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_263_reg_47811_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_263_reg_47811_reg is absorbed into DSP tmp_263_reg_47811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP tmp_263_reg_47811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_260_reg_47781_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_260_reg_47781_reg is absorbed into DSP tmp_260_reg_47781_reg.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP tmp_260_reg_47781_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_174_reg_46966_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_174_reg_46966_reg is absorbed into DSP tmp_174_reg_46966_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U438/tmp_product is absorbed into DSP tmp_174_reg_46966_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_164_reg_46871_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_164_reg_46871_reg is absorbed into DSP tmp_164_reg_46871_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U428/tmp_product is absorbed into DSP tmp_164_reg_46871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_158_reg_46811_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_158_reg_46811_reg is absorbed into DSP tmp_158_reg_46811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP tmp_158_reg_46811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_154_reg_46776_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_154_reg_46776_reg is absorbed into DSP tmp_154_reg_46776_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U418/tmp_product is absorbed into DSP tmp_154_reg_46776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_272_reg_47896_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_272_reg_47896_reg is absorbed into DSP tmp_272_reg_47896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP tmp_272_reg_47896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_274_reg_47916_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_274_reg_47916_reg is absorbed into DSP tmp_274_reg_47916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP tmp_274_reg_47916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_276_reg_47936_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_276_reg_47936_reg is absorbed into DSP tmp_276_reg_47936_reg.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP tmp_276_reg_47936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_501_reg_47941_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_275_reg_47926_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_275_reg_47926_reg is absorbed into DSP tmp_275_reg_47926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP tmp_275_reg_47926_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_499_reg_47931_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_269_reg_47866_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_reg_47866_reg is absorbed into DSP tmp_269_reg_47866_reg.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP tmp_269_reg_47866_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_277_reg_47946_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_277_reg_47946_reg is absorbed into DSP tmp_277_reg_47946_reg.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP tmp_277_reg_47946_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_271_reg_47886_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_47886_reg is absorbed into DSP tmp_271_reg_47886_reg.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP tmp_271_reg_47886_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_278_reg_47956_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_278_reg_47956_reg is absorbed into DSP tmp_278_reg_47956_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U542/tmp_product is absorbed into DSP tmp_278_reg_47956_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_273_reg_47906_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_47906_reg is absorbed into DSP tmp_273_reg_47906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP tmp_273_reg_47906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_270_reg_47876_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_270_reg_47876_reg is absorbed into DSP tmp_270_reg_47876_reg.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP tmp_270_reg_47876_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_282_reg_47991_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_282_reg_47991_reg is absorbed into DSP tmp_282_reg_47991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP tmp_282_reg_47991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_284_reg_48011_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_284_reg_48011_reg is absorbed into DSP tmp_284_reg_48011_reg.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP tmp_284_reg_48011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_286_reg_48031_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_286_reg_48031_reg is absorbed into DSP tmp_286_reg_48031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP tmp_286_reg_48031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_519_reg_48036_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_285_reg_48021_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_reg_48021_reg is absorbed into DSP tmp_285_reg_48021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP tmp_285_reg_48021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_517_reg_48026_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_279_reg_47961_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_47961_reg is absorbed into DSP tmp_279_reg_47961_reg.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP tmp_279_reg_47961_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_287_reg_48041_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_48041_reg is absorbed into DSP tmp_287_reg_48041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP tmp_287_reg_48041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_281_reg_47981_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_47981_reg is absorbed into DSP tmp_281_reg_47981_reg.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP tmp_281_reg_47981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_288_reg_48051_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_288_reg_48051_reg is absorbed into DSP tmp_288_reg_48051_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U552/tmp_product is absorbed into DSP tmp_288_reg_48051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_283_reg_48001_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_48001_reg is absorbed into DSP tmp_283_reg_48001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP tmp_283_reg_48001_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_280_reg_47971_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_280_reg_47971_reg is absorbed into DSP tmp_280_reg_47971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP tmp_280_reg_47971_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_292_reg_48086_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_48086_reg is absorbed into DSP tmp_292_reg_48086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP tmp_292_reg_48086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_294_reg_48106_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_294_reg_48106_reg is absorbed into DSP tmp_294_reg_48106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP tmp_294_reg_48106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_296_reg_48126_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_48126_reg is absorbed into DSP tmp_296_reg_48126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP tmp_296_reg_48126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_537_reg_48131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_295_reg_48116_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_48116_reg is absorbed into DSP tmp_295_reg_48116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP tmp_295_reg_48116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_535_reg_48121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_289_reg_48056_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_48056_reg is absorbed into DSP tmp_289_reg_48056_reg.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP tmp_289_reg_48056_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_297_reg_48136_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_48136_reg is absorbed into DSP tmp_297_reg_48136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP tmp_297_reg_48136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_291_reg_48076_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_291_reg_48076_reg is absorbed into DSP tmp_291_reg_48076_reg.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP tmp_291_reg_48076_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_298_reg_48146_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_298_reg_48146_reg is absorbed into DSP tmp_298_reg_48146_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U562/tmp_product is absorbed into DSP tmp_298_reg_48146_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_293_reg_48096_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_293_reg_48096_reg is absorbed into DSP tmp_293_reg_48096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP tmp_293_reg_48096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_290_reg_48066_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_290_reg_48066_reg is absorbed into DSP tmp_290_reg_48066_reg.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP tmp_290_reg_48066_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_78_reg_46051_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_78_reg_46051_reg is absorbed into DSP tmp_78_reg_46051_reg.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP tmp_78_reg_46051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_71_reg_45986_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_71_reg_45986_reg is absorbed into DSP tmp_71_reg_45986_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U335/tmp_product is absorbed into DSP tmp_71_reg_45986_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q172_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q171_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q177_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q178_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q163_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q164_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q170_reg is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q165_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q162_reg is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q168_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q169_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q154_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q161_reg is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U31/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q159_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q160_reg is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q145_reg is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q146_reg is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q152_reg is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q149_reg is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q147_reg is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q148_reg is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q144_reg is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q150_reg is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q151_reg is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q136_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q137_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q143_reg is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U52/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q140_reg is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q138_reg is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q139_reg is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q135_reg is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q141_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q127_reg is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q128_reg is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q134_reg is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q131_reg is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q129_reg is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q130_reg is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q126_reg is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q132_reg is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q133_reg is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q118_reg is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q119_reg is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q125_reg is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U73/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q120_reg is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q121_reg is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q117_reg is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q123_reg is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q124_reg is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q110_reg is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q116_reg is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q111_reg is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q112_reg is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q108_reg is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q114_reg is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q115_reg is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q100_reg is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q101_reg is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q107_reg is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U94/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q104_reg is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q102_reg is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q103_reg is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q99_reg is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q105_reg is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q106_reg is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q91_reg is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q92_reg is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q98_reg is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q95_reg is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q93_reg is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q94_reg is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q90_reg is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q96_reg is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q97_reg is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q82_reg is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q83_reg is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q89_reg is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U115/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q86_reg is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q85_reg is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q81_reg is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q73_reg is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q74_reg is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q80_reg is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q77_reg is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q75_reg is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q72_reg is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q78_reg is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q79_reg is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q64_reg is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q65_reg is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q71_reg is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U136/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q68_reg is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q66_reg is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q67_reg is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q63_reg is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q69_reg is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q70_reg is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q56_reg is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q62_reg is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q59_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q57_reg is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q58_reg is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q54_reg is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q61_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q46_reg is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q53_reg is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U157/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q50_reg is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q49_reg is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q45_reg is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q51_reg is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q52_reg is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q44_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q39_reg is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q40_reg is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q36_reg is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q43_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U178/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q10_reg is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q11_reg is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U199/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q14_reg is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q12_reg is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q13_reg is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:03 . Memory (MB): peak = 4608.969 ; gain = 2176.270 ; free physical = 686206 ; free virtual = 956242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out    | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:05 . Memory (MB): peak = 4608.969 ; gain = 2176.270 ; free physical = 686219 ; free virtual = 956255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:16 ; elapsed = 00:03:17 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 685151 ; free virtual = 955188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:24 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 685720 ; free virtual = 955757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:03:24 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 684971 ; free virtual = 955007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 686050 ; free virtual = 956087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:28 ; elapsed = 00:03:29 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 686226 ; free virtual = 956262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:03:30 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 686150 ; free virtual = 956187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:29 ; elapsed = 00:03:31 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 685513 ; free virtual = 955550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                             | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   650|
|3     |DSP_ALU         |   800|
|4     |DSP_A_B_DATA    |   800|
|5     |DSP_C_DATA      |   800|
|6     |DSP_MULTIPLIER  |   800|
|7     |DSP_M_DATA      |   800|
|8     |DSP_OUTPUT      |   800|
|9     |DSP_PREADD      |   800|
|10    |DSP_PREADD_DATA |   800|
|11    |LUT1            |   131|
|12    |LUT2            |  2806|
|13    |LUT3            |  4311|
|14    |LUT4            |  9499|
|15    |LUT5            |  2475|
|16    |LUT6            | 11783|
|17    |MUXF7           |   142|
|18    |MUXF8           |    49|
|19    |FDRE            |  7783|
|20    |FDSE            |   303|
|21    |IBUF            |  1604|
|22    |OBUF            |   513|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                     |Cells |
+------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                           | 48450|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                               |   704|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                    |    61|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_991                                                                                                                                       |    52|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                  |    60|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_990                                                                                                                                       |    51|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                  |    63|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_989                                                                                                                                       |    52|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                  |    60|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_988                                                                                                                                       |    51|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                  |    61|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_987                                                                                                                                       |    52|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                  |    60|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_986                                                                                                                                       |    51|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                  |    61|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_985                                                                                                                                       |    52|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                  |    61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_984                                                                                                                                       |    51|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                  |    61|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_983                                                                                                                                       |    52|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                  |    60|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_982                                                                                                                                       |    51|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                  |    60|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_981                                                                                                                                       |    51|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                 |    62|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_980                                                                                                                                       |    52|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                 |    60|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_979                                                                                                                                       |    51|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                 |    63|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_978                                                                                                                                       |    52|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                 |    61|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_977                                                                                                                                       |    51|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                 |    61|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_976                                                                                                                                       |    52|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                 |    63|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_975                                                                                                                                       |    51|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                 |    61|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_974                                                                                                                                       |    52|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                 |    61|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_973                                                                                                                                       |    51|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                 |    61|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_972                                                                                                                                       |    52|
|43    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                 |    76|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_971                                                                                                                                       |    64|
|45    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                 |    75|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_970                                                                                                                                       |    64|
|47    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                 |    74|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_969                                                                                                                                       |    64|
|49    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                 |    74|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_968                                                                                                                                       |    64|
|51    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                 |    74|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_967                                                                                                                                       |    64|
|53    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                 |    74|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_966                                                                                                                                       |    64|
|55    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                 |    76|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_965                                                                                                                                       |    64|
|57    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                 |    74|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_964                                                                                                                                       |    64|
|59    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                 |    74|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_963                                                                                                                                       |    64|
|61    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                 |    75|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_962                                                                                                                                       |    64|
|63    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                 |    75|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_961                                                                                                                                       |    64|
|65    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                 |    76|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_960                                                                                                                                       |    64|
|67    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                 |    74|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_959                                                                                                                                       |    64|
|69    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                 |    75|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_958                                                                                                                                       |    64|
|71    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                 |    44|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_957                                                                                                                                       |    33|
|73    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                 |    43|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_956                                                                                                                                       |    33|
|75    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                 |    44|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_955                                                                                                                                       |    33|
|77    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                 |    43|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_954                                                                                                                                       |    33|
|79    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                 |    44|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_953                                                                                                                                       |    33|
|81    |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                 |    44|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_952                                                                                                                                       |    33|
|83    |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                 |    43|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_951                                                                                                                                       |    33|
|85    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                 |    75|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_950                                                                                                                                       |    64|
|87    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                 |    75|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_949                                                                                                                                       |    64|
|89    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                 |    74|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_948                                                                                                                                       |    64|
|91    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                 |    78|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_947                                                                                                                                       |    64|
|93    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                 |    75|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_946                                                                                                                                       |    64|
|95    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                 |    75|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_945                                                                                                                                       |    64|
|97    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                 |    75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_944                                                                                                                                       |    64|
|99    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                 |    74|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_943                                                                                                                                       |    64|
|101   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                 |    76|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_942                                                                                                                                       |    64|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                 |    55|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_941                                                                                                                                       |    45|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                 |    54|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_940                                                                                                                                       |    45|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                 |    55|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_939                                                                                                                                       |    45|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                 |    54|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_938                                                                                                                                       |    45|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                 |    55|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_937                                                                                                                                       |    45|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                 |    54|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_936                                                                                                                                       |    45|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                 |    56|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_935                                                                                                                                       |    45|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                 |    54|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_934                                                                                                                                       |    45|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                 |    55|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_933                                                                                                                                       |    45|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                 |    55|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                           |    45|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                     |   235|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_932                                                                                                                                        |   225|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                                                                                                  |    82|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_931                                                                                                                                        |    71|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                                                                                                  |   219|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_930                                                                                                                                        |   210|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                                                                                                  |    78|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_929                                                                                                                                        |    66|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                                                                                                  |    84|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_928                                                                                                                                        |    75|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                                                                                                  |    90|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_927                                                                                                                                        |    79|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                                                                                                  |   271|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_926                                                                                                                                        |   262|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                                                                                                  |    85|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_925                                                                                                                                        |    74|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                                                                                                  |   231|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_924                                                                                                                                        |   220|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                                                                                                  |    89|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_923                                                                                                                                        |    78|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                                                                                                  |   329|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_922                                                                                                                                        |   319|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                                                                                                  |    66|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_921                                                                                                                                        |    53|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                                                                                                  |    98|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_920                                                                                                                                        |    89|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                                                                                                  |    97|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_919                                                                                                                                        |    86|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                                                                                                  |   379|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_918                                                                                                                                        |   370|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                                                                                                  |    91|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_917                                                                                                                                        |    80|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                  |   199|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_916                                                                                                                                        |   188|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                  |    86|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_915                                                                                                                                        |    75|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                  |   369|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_914                                                                                                                                        |   360|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                  |    85|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_913                                                                                                                                        |    74|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                  |   246|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_912                                                                                                                                        |   237|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                  |    92|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_911                                                                                                                                        |    79|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                  |   129|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_910                                                                                                                                        |   119|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                  |    87|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_909                                                                                                                                        |    76|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                  |   268|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_908                                                                                                                                        |   259|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                  |    79|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_907                                                                                                                                        |    68|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                  |   219|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_906                                                                                                                                        |   208|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                  |    84|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_905                                                                                                                                        |    73|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                  |   100|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_904                                                                                                                                        |    91|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                  |    92|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_903                                                                                                                                        |    81|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                  |   214|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_902                                                                                                                                        |   204|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                  |    80|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_901                                                                                                                                        |    69|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                  |   157|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_900                                                                                                                                        |   148|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                  |    82|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_899                                                                                                                                        |    71|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                  |   116|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_898                                                                                                                                        |   107|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                  |    84|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_897                                                                                                                                        |    73|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                  |   261|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_896                                                                                                                                        |   252|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                  |    99|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_895                                                                                                                                        |    88|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                  |   301|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_894                                                                                                                                        |   292|
|201   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                  |    77|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                            |    66|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s                                                                                               |  7059|
|204   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                              |    55|
|205   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__4                                                         |     8|
|206   |    mul_16s_15ns_26_1_1_U115                                          |hls_dummy_mul_16s_15ns_26_1_1_696                                                                                                                                          |    55|
|207   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__16                                                        |     8|
|208   |    mul_16s_15ns_26_1_1_U136                                          |hls_dummy_mul_16s_15ns_26_1_1_697                                                                                                                                          |    55|
|209   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__8                                                         |     8|
|210   |    mul_16s_15ns_26_1_1_U157                                          |hls_dummy_mul_16s_15ns_26_1_1_698                                                                                                                                          |    55|
|211   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__14                                                        |     8|
|212   |    mul_16s_15ns_26_1_1_U178                                          |hls_dummy_mul_16s_15ns_26_1_1_699                                                                                                                                          |    55|
|213   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__18                                                        |     8|
|214   |    mul_16s_15ns_26_1_1_U199                                          |hls_dummy_mul_16s_15ns_26_1_1_700                                                                                                                                          |    55|
|215   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__17                                                        |     8|
|216   |    mul_16s_15ns_26_1_1_U31                                           |hls_dummy_mul_16s_15ns_26_1_1_701                                                                                                                                          |    55|
|217   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__5                                                         |     8|
|218   |    mul_16s_15ns_26_1_1_U52                                           |hls_dummy_mul_16s_15ns_26_1_1_702                                                                                                                                          |    55|
|219   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__15                                                        |     8|
|220   |    mul_16s_15ns_26_1_1_U73                                           |hls_dummy_mul_16s_15ns_26_1_1_703                                                                                                                                          |    55|
|221   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__10                                                        |     8|
|222   |    mul_16s_15ns_26_1_1_U94                                           |hls_dummy_mul_16s_15ns_26_1_1_704                                                                                                                                          |    55|
|223   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel                                                            |     8|
|224   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                               |    51|
|225   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__2                                                         |     8|
|226   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_705                                                                                                                                           |    11|
|227   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__27                                                        |     8|
|228   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_706                                                                                                                                           |     9|
|229   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__84                                                        |     8|
|230   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_707                                                                                                                                           |    52|
|231   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__85                                                        |     8|
|232   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_708                                                                                                                                           |    56|
|233   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__19                                                        |     8|
|234   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_709                                                                                                                                           |    11|
|235   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__140                                                       |     8|
|236   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_710                                                                                                                                           |     9|
|237   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__45                                                        |     8|
|238   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_711                                                                                                                                           |    41|
|239   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__17                                                        |     8|
|240   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_712                                                                                                                                           |     8|
|241   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__94                                                        |     8|
|242   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_713                                                                                                                                           |    52|
|243   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__118                                                       |     8|
|244   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_714                                                                                                                                           |    47|
|245   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__1                                                         |     8|
|246   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_715                                                                                                                                           |    47|
|247   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__8                                                         |     8|
|248   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_716                                                                                                                                           |    11|
|249   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__64                                                        |     8|
|250   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_717                                                                                                                                           |     9|
|251   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__68                                                        |     8|
|252   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_718                                                                                                                                           |    52|
|253   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__121                                                       |     8|
|254   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_719                                                                                                                                           |    11|
|255   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__44                                                        |     8|
|256   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_720                                                                                                                                           |     9|
|257   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__134                                                       |     8|
|258   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_721                                                                                                                                           |    41|
|259   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__72                                                        |     8|
|260   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_722                                                                                                                                           |     8|
|261   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__35                                                        |     8|
|262   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_723                                                                                                                                           |    52|
|263   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__42                                                        |     8|
|264   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_724                                                                                                                                           |    11|
|265   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__156                                                       |     8|
|266   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_725                                                                                                                                           |    51|
|267   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__10                                                        |     8|
|268   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_726                                                                                                                                           |    11|
|269   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__5                                                         |     8|
|270   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_727                                                                                                                                           |     9|
|271   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__15                                                        |     8|
|272   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_728                                                                                                                                           |    52|
|273   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__36                                                        |     8|
|274   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_729                                                                                                                                           |    11|
|275   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__1                                                         |     8|
|276   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_730                                                                                                                                           |    56|
|277   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__7                                                         |     8|
|278   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_731                                                                                                                                           |     9|
|279   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__65                                                        |     8|
|280   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_732                                                                                                                                           |    41|
|281   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__61                                                        |     8|
|282   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_733                                                                                                                                           |     8|
|283   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__144                                                       |     8|
|284   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_734                                                                                                                                           |    52|
|285   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__16                                                        |     8|
|286   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_735                                                                                                                                           |     9|
|287   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__77                                                        |     8|
|288   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_736                                                                                                                                           |    47|
|289   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel                                                            |     8|
|290   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_737                                                                                                                                           |    11|
|291   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__8                                                         |     8|
|292   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_738                                                                                                                                           |     9|
|293   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__138                                                       |     8|
|294   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_739                                                                                                                                           |    52|
|295   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__21                                                        |     8|
|296   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_740                                                                                                                                           |    11|
|297   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__114                                                       |     8|
|298   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_741                                                                                                                                           |     9|
|299   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__67                                                        |     8|
|300   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_742                                                                                                                                           |    41|
|301   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__2                                                         |     8|
|302   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_743                                                                                                                                           |     8|
|303   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__155                                                       |     8|
|304   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_744                                                                                                                                           |    52|
|305   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__30                                                        |     8|
|306   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_745                                                                                                                                           |    52|
|307   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__103                                                       |     8|
|308   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_746                                                                                                                                           |    51|
|309   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__3                                                         |     8|
|310   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_747                                                                                                                                           |    11|
|311   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__29                                                        |     8|
|312   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_748                                                                                                                                           |     9|
|313   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__151                                                       |     8|
|314   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_749                                                                                                                                           |    52|
|315   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__11                                                        |     8|
|316   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_750                                                                                                                                           |    11|
|317   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__4                                                         |     8|
|318   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_751                                                                                                                                           |     9|
|319   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__24                                                        |     8|
|320   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_752                                                                                                                                           |    56|
|321   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__2                                                         |     8|
|322   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_753                                                                                                                                           |    41|
|323   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__46                                                        |     8|
|324   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_754                                                                                                                                           |     8|
|325   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__97                                                        |     8|
|326   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_755                                                                                                                                           |    52|
|327   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__52                                                        |     8|
|328   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_756                                                                                                                                           |    11|
|329   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__158                                                       |     8|
|330   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_757                                                                                                                                           |    47|
|331   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__13                                                        |     8|
|332   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_758                                                                                                                                           |    11|
|333   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__49                                                        |     8|
|334   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_759                                                                                                                                           |     9|
|335   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__87                                                        |     8|
|336   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_760                                                                                                                                           |    52|
|337   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__143                                                       |     8|
|338   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_761                                                                                                                                           |    11|
|339   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__124                                                       |     8|
|340   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_762                                                                                                                                           |     9|
|341   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__153                                                       |     8|
|342   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_763                                                                                                                                           |    41|
|343   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__32                                                        |     8|
|344   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_764                                                                                                                                           |     8|
|345   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__50                                                        |     8|
|346   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_765                                                                                                                                           |    52|
|347   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__39                                                        |     8|
|348   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_766                                                                                                                                           |     9|
|349   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__48                                                        |     8|
|350   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_767                                                                                                                                           |    51|
|351   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__6                                                         |     8|
|352   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_768                                                                                                                                           |    11|
|353   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__92                                                        |     8|
|354   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_769                                                                                                                                           |     9|
|355   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__152                                                       |     8|
|356   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_770                                                                                                                                           |    52|
|357   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__137                                                       |     8|
|358   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_771                                                                                                                                           |    11|
|359   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__33                                                        |     8|
|360   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_772                                                                                                                                           |     9|
|361   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__117                                                       |     8|
|362   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_773                                                                                                                                           |    41|
|363   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__75                                                        |     8|
|364   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_774                                                                                                                                           |    56|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__13                                                        |     8|
|366   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_775                                                                                                                                           |     8|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__95                                                        |     8|
|368   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_776                                                                                                                                           |    52|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__37                                                        |     8|
|370   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_777                                                                                                                                           |    41|
|371   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__115                                                       |     8|
|372   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_778                                                                                                                                           |    47|
|373   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__7                                                         |     8|
|374   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_779                                                                                                                                           |    11|
|375   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__146                                                       |     8|
|376   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_780                                                                                                                                           |     9|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__129                                                       |     8|
|378   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_781                                                                                                                                           |    52|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel                                                            |     8|
|380   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_782                                                                                                                                           |    11|
|381   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__23                                                        |     8|
|382   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_783                                                                                                                                           |     9|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__105                                                       |     8|
|384   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_784                                                                                                                                           |    41|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__89                                                        |     8|
|386   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_785                                                                                                                                           |     8|
|387   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__150                                                       |     8|
|388   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_786                                                                                                                                           |    52|
|389   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__149                                                       |     8|
|390   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_787                                                                                                                                           |     8|
|391   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__41                                                        |     8|
|392   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_788                                                                                                                                           |    51|
|393   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__15                                                        |     8|
|394   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_789                                                                                                                                           |    11|
|395   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__101                                                       |     8|
|396   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_790                                                                                                                                           |     9|
|397   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__141                                                       |     8|
|398   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_791                                                                                                                                           |    52|
|399   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__25                                                        |     8|
|400   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_792                                                                                                                                           |    11|
|401   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__66                                                        |     8|
|402   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_793                                                                                                                                           |     9|
|403   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__142                                                       |     8|
|404   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_794                                                                                                                                           |    41|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__34                                                        |     8|
|406   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_795                                                                                                                                           |     8|
|407   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__71                                                        |     8|
|408   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_796                                                                                                                                           |    56|
|409   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__6                                                         |     8|
|410   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_797                                                                                                                                           |    52|
|411   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__139                                                       |     8|
|412   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_798                                                                                                                                           |    52|
|413   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__28                                                        |     8|
|414   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_799                                                                                                                                           |    47|
|415   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__18                                                        |     8|
|416   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_800                                                                                                                                           |    11|
|417   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__145                                                       |     8|
|418   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_801                                                                                                                                           |     9|
|419   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__126                                                       |     8|
|420   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_802                                                                                                                                           |    52|
|421   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__128                                                       |     8|
|422   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_803                                                                                                                                           |    11|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__136                                                       |     8|
|424   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_804                                                                                                                                           |     9|
|425   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__51                                                        |     8|
|426   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_805                                                                                                                                           |    41|
|427   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__110                                                       |     8|
|428   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_806                                                                                                                                           |     8|
|429   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__107                                                       |     8|
|430   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_807                                                                                                                                           |    52|
|431   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__133                                                       |     8|
|432   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_808                                                                                                                                           |    56|
|433   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__9                                                         |     8|
|434   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_809                                                                                                                                           |    51|
|435   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__4                                                         |     8|
|436   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_810                                                                                                                                           |    11|
|437   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__112                                                       |     8|
|438   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_811                                                                                                                                           |     9|
|439   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__159                                                       |     8|
|440   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_812                                                                                                                                           |    52|
|441   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__76                                                        |     8|
|442   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_813                                                                                                                                           |    11|
|443   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__54                                                        |     8|
|444   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_814                                                                                                                                           |     9|
|445   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__60                                                        |     8|
|446   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_815                                                                                                                                           |    41|
|447   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__132                                                       |     8|
|448   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_816                                                                                                                                           |     8|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__13                                                        |     8|
|450   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_817                                                                                                                                           |    52|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__123                                                       |     8|
|452   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_818                                                                                                                                           |    56|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__12                                                        |     8|
|454   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_819                                                                                                                                           |    51|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__19                                                        |     8|
|456   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_820                                                                                                                                           |    11|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__119                                                       |     8|
|458   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_821                                                                                                                                           |     9|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__116                                                       |     8|
|460   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_822                                                                                                                                           |    52|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__31                                                        |     8|
|462   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_823                                                                                                                                           |    11|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__154                                                       |     8|
|464   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_824                                                                                                                                           |     9|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__148                                                       |     8|
|466   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_825                                                                                                                                           |    41|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__147                                                       |     8|
|468   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_826                                                                                                                                           |     8|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__38                                                        |     8|
|470   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_827                                                                                                                                           |    52|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__43                                                        |     8|
|472   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_828                                                                                                                                           |    47|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__14                                                        |     8|
|474   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_829                                                                                                                                           |    11|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__78                                                        |     8|
|476   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_830                                                                                                                                           |     9|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__99                                                        |     8|
|478   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_831                                                                                                                                           |    52|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__88                                                        |     8|
|480   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_832                                                                                                                                           |    11|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__90                                                        |     8|
|482   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_833                                                                                                                                           |     9|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__96                                                        |     8|
|484   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_834                                                                                                                                           |    41|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__131                                                       |     8|
|486   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_835                                                                                                                                           |     8|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__108                                                       |     8|
|488   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_836                                                                                                                                           |    52|
|489   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__109                                                       |     8|
|490   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_837                                                                                                                                           |    51|
|491   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__17                                                        |     8|
|492   |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_838                                                                                                                                           |    56|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__3                                                         |     8|
|494   |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_839                                                                                                                                           |    11|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__10                                                        |     8|
|496   |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_840                                                                                                                                           |     9|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__53                                                        |     8|
|498   |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_841                                                                                                                                           |    52|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__91                                                        |     8|
|500   |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_842                                                                                                                                           |    11|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__100                                                       |     8|
|502   |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_843                                                                                                                                           |     9|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__70                                                        |     8|
|504   |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_844                                                                                                                                           |    41|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__26                                                        |     8|
|506   |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_845                                                                                                                                           |     8|
|507   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__93                                                        |     8|
|508   |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_846                                                                                                                                           |    52|
|509   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__82                                                        |     8|
|510   |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_847                                                                                                                                           |    47|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__12                                                        |     8|
|512   |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_848                                                                                                                                           |    11|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__86                                                        |     8|
|514   |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_849                                                                                                                                           |     9|
|515   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__59                                                        |     8|
|516   |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_850                                                                                                                                           |    52|
|517   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__120                                                       |     8|
|518   |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_851                                                                                                                                           |    11|
|519   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__81                                                        |     8|
|520   |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_852                                                                                                                                           |     9|
|521   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__7                                                         |     8|
|522   |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_853                                                                                                                                           |    41|
|523   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__113                                                       |     8|
|524   |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_854                                                                                                                                           |     8|
|525   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__104                                                       |     8|
|526   |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_855                                                                                                                                           |    52|
|527   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__22                                                        |     8|
|528   |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_856                                                                                                                                           |    51|
|529   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__11                                                        |     8|
|530   |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_857                                                                                                                                           |    11|
|531   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__57                                                        |     8|
|532   |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_858                                                                                                                                           |    56|
|533   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__1                                                         |     8|
|534   |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_859                                                                                                                                           |     9|
|535   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__74                                                        |     8|
|536   |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_860                                                                                                                                           |    52|
|537   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__98                                                        |     8|
|538   |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_861                                                                                                                                           |    11|
|539   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__69                                                        |     8|
|540   |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_862                                                                                                                                           |     9|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__79                                                        |     8|
|542   |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_863                                                                                                                                           |    41|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__130                                                       |     8|
|544   |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_864                                                                                                                                           |     8|
|545   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__6                                                         |     8|
|546   |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_865                                                                                                                                           |    52|
|547   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__47                                                        |     8|
|548   |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_866                                                                                                                                           |    47|
|549   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__9                                                         |     8|
|550   |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_867                                                                                                                                           |    11|
|551   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__3                                                         |     8|
|552   |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_868                                                                                                                                           |     9|
|553   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__40                                                        |     8|
|554   |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_869                                                                                                                                           |    52|
|555   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__83                                                        |     8|
|556   |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_870                                                                                                                                           |    11|
|557   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__55                                                        |     8|
|558   |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_871                                                                                                                                           |     9|
|559   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__73                                                        |     8|
|560   |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_872                                                                                                                                           |    41|
|561   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__14                                                        |     8|
|562   |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_873                                                                                                                                           |     8|
|563   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__111                                                       |     8|
|564   |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_874                                                                                                                                           |    52|
|565   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__56                                                        |     8|
|566   |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_875                                                                                                                                           |    51|
|567   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__5                                                         |     8|
|568   |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_876                                                                                                                                           |    11|
|569   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__12                                                        |     8|
|570   |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_877                                                                                                                                           |     9|
|571   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__19                                                        |     8|
|572   |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_878                                                                                                                                           |    56|
|573   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15ns_26_1_1_U94/tmp_product_funnel__11                                                        |     8|
|574   |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_879                                                                                                                                           |    52|
|575   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__62                                                        |     8|
|576   |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_880                                                                                                                                           |    11|
|577   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__20                                                        |     8|
|578   |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_881                                                                                                                                           |     9|
|579   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__122                                                       |     8|
|580   |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_882                                                                                                                                           |    41|
|581   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__102                                                       |     8|
|582   |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_883                                                                                                                                           |     8|
|583   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__63                                                        |     8|
|584   |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_884                                                                                                                                           |    52|
|585   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__58                                                        |     8|
|586   |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_885                                                                                                                                           |    47|
|587   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U130/tmp_product_funnel__16                                                        |     8|
|588   |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_886                                                                                                                                           |    11|
|589   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__80                                                        |     8|
|590   |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_887                                                                                                                                           |     9|
|591   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__135                                                       |     8|
|592   |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_888                                                                                                                                           |    52|
|593   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__127                                                       |     8|
|594   |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_889                                                                                                                                           |    11|
|595   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__18                                                        |     8|
|596   |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_890                                                                                                                                           |     9|
|597   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__9                                                         |     8|
|598   |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_891                                                                                                                                           |    41|
|599   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__106                                                       |     8|
|600   |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_892                                                                                                                                           |     8|
|601   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__125                                                       |     8|
|602   |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_893                                                                                                                                           |    52|
|603   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U173/tmp_product_funnel__157                                                       |     8|
|604   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_s                                                                                               | 19697|
|605   |    tmp_232_reg_47516_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|606   |    tmp_234_reg_47536_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__149  |     8|
|607   |    tmp_237_reg_47561_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|608   |    tmp_235_reg_47546_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__214  |     8|
|609   |    tmp_229_reg_47486_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__434  |     8|
|610   |    tmp_238_reg_47571_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__201  |     8|
|611   |    tmp_231_reg_47506_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__196  |     8|
|612   |    tmp_236_reg_47556_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__20                                                                       |     8|
|613   |    tmp_233_reg_47526_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|614   |    tmp_230_reg_47496_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53   |     8|
|615   |    tmp_222_reg_47421_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__74   |     8|
|616   |    tmp_224_reg_47441_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__181  |     8|
|617   |    tmp_227_reg_47466_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__418  |     8|
|618   |    tmp_225_reg_47451_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__80   |     8|
|619   |    tmp_219_reg_47391_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__369  |     8|
|620   |    tmp_228_reg_47476_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__178  |     8|
|621   |    tmp_221_reg_47411_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__321  |     8|
|622   |    tmp_226_reg_47461_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__6                                                                        |     8|
|623   |    tmp_223_reg_47431_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__158  |     8|
|624   |    tmp_220_reg_47401_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__432  |     8|
|625   |    tmp_212_reg_47326_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45   |     8|
|626   |    tmp_214_reg_47346_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__156  |     8|
|627   |    tmp_217_reg_47371_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__137  |     8|
|628   |    tmp_215_reg_47356_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__479  |     8|
|629   |    tmp_209_reg_47296_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__462  |     8|
|630   |    tmp_218_reg_47381_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__260  |     8|
|631   |    tmp_211_reg_47316_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16   |     8|
|632   |    tmp_216_reg_47366_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__40                                                                       |     8|
|633   |    tmp_213_reg_47336_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__371  |     8|
|634   |    tmp_210_reg_47306_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__250  |     8|
|635   |    tmp_246_reg_47651_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__70   |     8|
|636   |    tmp_245_reg_47641_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__286  |     8|
|637   |    tmp_3_reg_45306_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__107  |     8|
|638   |    tmp_s_reg_45336_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__464  |     8|
|639   |    tmp_2_reg_45356_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__165  |     8|
|640   |    tmp_20_reg_45496_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__278  |     8|
|641   |    tmp_23_reg_45526_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__281  |     8|
|642   |    tmp_31_reg_45601_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__328  |     8|
|643   |    tmp_33_reg_45621_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__320  |     8|
|644   |    tmp_34_reg_45631_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__310  |     8|
|645   |    tmp_35_reg_45641_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49   |     8|
|646   |    tmp_38_reg_45671_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__332  |     8|
|647   |    tmp_41_reg_45696_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__125  |     8|
|648   |    tmp_42_reg_45706_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__295  |     8|
|649   |    tmp_43_reg_45716_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|650   |    tmp_44_reg_45726_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__88   |     8|
|651   |    tmp_51_reg_45791_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__440  |     8|
|652   |    tmp_53_reg_45811_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__128  |     8|
|653   |    tmp_55_reg_45831_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__203  |     8|
|654   |    tmp_58_reg_45861_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__285  |     8|
|655   |    tmp_70_reg_45976_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__92   |     8|
|656   |    tmp_72_reg_45991_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__451  |     8|
|657   |    tmp_119_reg_46441_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__184  |     8|
|658   |    tmp_120_reg_46451_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__131  |     8|
|659   |    tmp_122_reg_46471_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__293  |     8|
|660   |    tmp_124_reg_46486_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__387  |     8|
|661   |    tmp_125_reg_46496_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__282  |     8|
|662   |    tmp_128_reg_46526_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__161  |     8|
|663   |    tmp_130_reg_46546_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__467  |     8|
|664   |    tmp_132_reg_46566_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__154  |     8|
|665   |    tmp_134_reg_46581_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__455  |     8|
|666   |    tmp_144_reg_46676_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__116  |     8|
|667   |    tmp_148_reg_46716_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__333  |     8|
|668   |    tmp_149_reg_46726_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__269  |     8|
|669   |    tmp_150_reg_46736_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__179  |     8|
|670   |    tmp_151_reg_46746_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__446  |     8|
|671   |    tmp_152_reg_46756_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__289  |     8|
|672   |    tmp_153_reg_46766_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__218  |     8|
|673   |    tmp_155_reg_46781_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__424  |     8|
|674   |    tmp_159_reg_46821_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__300  |     8|
|675   |    tmp_160_reg_46831_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__373  |     8|
|676   |    tmp_161_reg_46841_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__82   |     8|
|677   |    tmp_162_reg_46851_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__162  |     8|
|678   |    tmp_163_reg_46861_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__102  |     8|
|679   |    tmp_165_reg_46876_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__341  |     8|
|680   |    tmp_168_reg_46906_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51   |     8|
|681   |    tmp_169_reg_46916_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48   |     8|
|682   |    tmp_170_reg_46926_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__182  |     8|
|683   |    tmp_171_reg_46936_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__72   |     8|
|684   |    tmp_172_reg_46946_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__235  |     8|
|685   |    tmp_173_reg_46956_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__220  |     8|
|686   |    tmp_175_reg_46971_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42   |     8|
|687   |    tmp_178_reg_47001_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__367  |     8|
|688   |    tmp_127_reg_46516_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__386  |     8|
|689   |    tmp_5_reg_45376_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__361  |     8|
|690   |    tmp_4_reg_45366_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__353  |     8|
|691   |    tmp_7_reg_45386_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__259  |     8|
|692   |    tmp_9_reg_45326_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__197  |     8|
|693   |    tmp_1_reg_45346_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__407  |     8|
|694   |    tmp_6_reg_45316_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__193  |     8|
|695   |    tmp_13_reg_45431_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__130  |     8|
|696   |    tmp_15_reg_45451_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__461  |     8|
|697   |    tmp_17_reg_45471_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|698   |    tmp_16_reg_45461_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85   |     8|
|699   |    tmp_10_reg_45401_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__151  |     8|
|700   |    tmp_18_reg_45481_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103  |     8|
|701   |    tmp_12_reg_45421_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__420  |     8|
|702   |    tmp_8_reg_45396_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__23                                                                       |     8|
|703   |    tmp_14_reg_45441_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__463  |     8|
|704   |    tmp_11_reg_45411_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26   |     8|
|705   |    tmp_27_reg_45566_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__237  |     8|
|706   |    tmp_26_reg_45556_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__64   |     8|
|707   |    tmp_28_reg_45576_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__176  |     8|
|708   |    tmp_22_reg_45516_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__108  |     8|
|709   |    tmp_24_reg_45536_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__101  |     8|
|710   |    tmp_21_reg_45506_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__290  |     8|
|711   |    tmp_37_reg_45661_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|712   |    tmp_36_reg_45651_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__145  |     8|
|713   |    tmp_204_reg_47251_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__304  |     8|
|714   |    tmp_207_reg_47276_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__315  |     8|
|715   |    tmp_206_reg_47266_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__212  |     8|
|716   |    tmp_199_reg_47201_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__115  |     8|
|717   |    tmp_208_reg_47286_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__173  |     8|
|718   |    tmp_201_reg_47221_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__236  |     8|
|719   |    tmp_205_reg_47261_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__42                                                                       |     8|
|720   |    tmp_203_reg_47241_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__380  |     8|
|721   |    tmp_200_reg_47211_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__123  |     8|
|722   |    tmp_47_reg_45756_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__395  |     8|
|723   |    tmp_46_reg_45746_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__475  |     8|
|724   |    tmp_192_reg_47136_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__106  |     8|
|725   |    tmp_194_reg_47156_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|726   |    tmp_189_reg_47106_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__219  |     8|
|727   |    tmp_198_reg_47191_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37   |     8|
|728   |    tmp_191_reg_47126_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__75   |     8|
|729   |    tmp_195_reg_47166_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__43                                                                       |     8|
|730   |    tmp_193_reg_47146_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__126  |     8|
|731   |    tmp_190_reg_47116_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__448  |     8|
|732   |    tmp_57_reg_45851_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__133  |     8|
|733   |    tmp_56_reg_45841_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59   |     8|
|734   |    tmp_63_reg_45906_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__159  |     8|
|735   |    tmp_65_reg_45926_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__104  |     8|
|736   |    tmp_67_reg_45946_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__171  |     8|
|737   |    tmp_66_reg_45936_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__452  |     8|
|738   |    tmp_59_reg_45871_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39   |     8|
|739   |    tmp_68_reg_45956_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__253  |     8|
|740   |    tmp_62_reg_45896_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__439  |     8|
|741   |    tmp_61_reg_45891_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__57                                                                       |     8|
|742   |    tmp_64_reg_45916_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__68   |     8|
|743   |    tmp_60_reg_45881_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__297  |     8|
|744   |    tmp_73_reg_46001_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__444  |     8|
|745   |    tmp_75_reg_46021_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__329  |     8|
|746   |    tmp_77_reg_46041_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__187  |     8|
|747   |    tmp_76_reg_46031_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__273  |     8|
|748   |    tmp_69_reg_45966_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__234  |     8|
|749   |    tmp_182_reg_47041_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__306  |     8|
|750   |    tmp_184_reg_47061_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__240  |     8|
|751   |    tmp_187_reg_47086_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__152  |     8|
|752   |    tmp_186_reg_47076_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__185  |     8|
|753   |    tmp_179_reg_47011_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33   |     8|
|754   |    tmp_188_reg_47096_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36   |     8|
|755   |    tmp_181_reg_47031_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__345  |     8|
|756   |    tmp_185_reg_47071_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__48                                                                       |     8|
|757   |    tmp_183_reg_47051_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__460  |     8|
|758   |    tmp_180_reg_47021_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__216  |     8|
|759   |    tmp_83_reg_46096_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__377  |     8|
|760   |    tmp_85_reg_46116_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__342  |     8|
|761   |    tmp_87_reg_46136_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__84   |     8|
|762   |    tmp_86_reg_46126_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__347  |     8|
|763   |    tmp_79_reg_46061_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__249  |     8|
|764   |    tmp_88_reg_46146_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__316  |     8|
|765   |    tmp_82_reg_46086_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__268  |     8|
|766   |    tmp_81_reg_46081_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__47                                                                       |     8|
|767   |    tmp_84_reg_46106_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__436  |     8|
|768   |    tmp_80_reg_46071_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|769   |    tmp_196_reg_47171_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__414  |     8|
|770   |    tmp_89_reg_46156_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__311  |     8|
|771   |    tmp_98_reg_46241_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__411  |     8|
|772   |    tmp_91_reg_46176_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__127  |     8|
|773   |    tmp_92_reg_46186_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__14                                                                       |     8|
|774   |    tmp_94_reg_46201_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__189  |     8|
|775   |    tmp_90_reg_46166_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__433  |     8|
|776   |    tmp_99_reg_46251_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__406  |     8|
|777   |    tmp_108_reg_46336_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__124  |     8|
|778   |    tmp_101_reg_46271_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__134  |     8|
|779   |    tmp_102_reg_46281_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__35                                                                       |     8|
|780   |    tmp_104_reg_46296_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__111  |     8|
|781   |    tmp_100_reg_46261_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__437  |     8|
|782   |    tmp_113_reg_46381_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__78   |     8|
|783   |    tmp_115_reg_46401_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__93   |     8|
|784   |    tmp_117_reg_46421_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__314  |     8|
|785   |    tmp_116_reg_46411_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__271  |     8|
|786   |    tmp_109_reg_46346_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__405  |     8|
|787   |    tmp_118_reg_46431_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__389  |     8|
|788   |    tmp_111_reg_46366_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__356  |     8|
|789   |    tmp_112_reg_46376_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__21                                                                       |     8|
|790   |    tmp_114_reg_46391_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__110  |     8|
|791   |    tmp_110_reg_46356_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__233  |     8|
|792   |    tmp_126_reg_46506_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__62   |     8|
|793   |    tmp_121_reg_46461_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__415  |     8|
|794   |    tmp_137_reg_46611_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__412  |     8|
|795   |    tmp_136_reg_46601_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__384  |     8|
|796   |    tmp_131_reg_46556_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__147  |     8|
|797   |    tmp_256_reg_47746_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__379  |     8|
|798   |    tmp_255_reg_47736_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__141  |     8|
|799   |    tmp_147_reg_46706_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__393  |     8|
|800   |    tmp_146_reg_46696_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__312  |     8|
|801   |    tmp_141_reg_46651_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__180  |     8|
|802   |    tmp_156_reg_46791_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__335  |     8|
|803   |    tmp_166_reg_46886_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__388  |     8|
|804   |    tmp_177_reg_46991_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29   |     8|
|805   |    tmp_176_reg_46981_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__291  |     8|
|806   |    tmp_157_reg_46801_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__248  |     8|
|807   |    tmp_142_reg_46661_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__351  |     8|
|808   |    tmp_145_reg_46686_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__155  |     8|
|809   |    tmp_139_reg_46631_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__272  |     8|
|810   |    tmp_143_reg_46671_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__44                                                                       |     8|
|811   |    tmp_140_reg_46641_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__288  |     8|
|812   |    tmp_135_reg_46591_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__445  |     8|
|813   |    tmp_129_reg_46536_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__204  |     8|
|814   |    tmp_138_reg_46621_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__96   |     8|
|815   |    tmp_133_reg_46576_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__17                                                                       |     8|
|816   |    tmp_123_reg_46481_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__12                                                                       |     8|
|817   |    tmp_107_reg_46326_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69   |     8|
|818   |    tmp_106_reg_46316_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__449  |     8|
|819   |    tmp_105_reg_46306_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__299  |     8|
|820   |    tmp_103_reg_46286_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__241  |     8|
|821   |    tmp_97_reg_46231_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|822   |    tmp_96_reg_46221_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__183  |     8|
|823   |    tmp_95_reg_46211_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57   |     8|
|824   |    tmp_93_reg_46191_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__435  |     8|
|825   |    tmp_49_reg_45776_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__422  |     8|
|826   |    tmp_52_reg_45801_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__307  |     8|
|827   |    tmp_50_reg_45786_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__24                                                                       |     8|
|828   |    tmp_54_reg_45821_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__409  |     8|
|829   |    tmp_197_reg_47181_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__277  |     8|
|830   |    tmp_45_reg_45736_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__457  |     8|
|831   |    tmp_39_reg_45681_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__443  |     8|
|832   |    tmp_48_reg_45766_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__417  |     8|
|833   |    tmp_40_reg_45691_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel                                                                           |     8|
|834   |    tmp_202_reg_47231_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__199  |     8|
|835   |    tmp_29_reg_45586_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25   |     8|
|836   |    tmp_32_reg_45611_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__423  |     8|
|837   |    tmp_30_reg_45596_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__53                                                                       |     8|
|838   |    tmp_25_reg_45546_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|839   |    tmp_19_reg_45491_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__27                                                                       |     8|
|840   |    tmp_reg_45301_reg                                                 |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__18                                                                       |     8|
|841   |    tmp_167_reg_46896_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__211  |     8|
|842   |    tmp_74_reg_46011_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__86   |     8|
|843   |    tmp_242_reg_47611_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__186  |     8|
|844   |    tmp_244_reg_47631_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__447  |     8|
|845   |    tmp_239_reg_47581_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__206  |     8|
|846   |    tmp_248_reg_47666_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__465  |     8|
|847   |    tmp_241_reg_47601_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__225  |     8|
|848   |    tmp_247_reg_47661_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__59                                                                       |     8|
|849   |    tmp_243_reg_47621_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__402  |     8|
|850   |    tmp_240_reg_47591_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__469  |     8|
|851   |    tmp_252_reg_47706_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__245  |     8|
|852   |    tmp_254_reg_47726_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|853   |    tmp_249_reg_47676_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__261  |     8|
|854   |    tmp_258_reg_47761_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__247  |     8|
|855   |    tmp_251_reg_47696_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19   |     8|
|856   |    tmp_257_reg_47756_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__30                                                                       |     8|
|857   |    tmp_253_reg_47716_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34   |     8|
|858   |    tmp_250_reg_47686_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__283  |     8|
|859   |    tmp_262_reg_47801_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__287  |     8|
|860   |    tmp_264_reg_47821_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54   |     8|
|861   |    tmp_266_reg_47841_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__382  |     8|
|862   |    tmp_265_reg_47831_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__198  |     8|
|863   |    tmp_259_reg_47771_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__157  |     8|
|864   |    tmp_268_reg_47856_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__376  |     8|
|865   |    tmp_261_reg_47791_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__135  |     8|
|866   |    tmp_267_reg_47851_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__49                                                                       |     8|
|867   |    tmp_263_reg_47811_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__454  |     8|
|868   |    tmp_260_reg_47781_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__215  |     8|
|869   |    tmp_174_reg_46966_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__16                                                                       |     8|
|870   |    tmp_164_reg_46871_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__25                                                                       |     8|
|871   |    tmp_158_reg_46811_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35   |     8|
|872   |    tmp_154_reg_46776_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__7                                                                        |     8|
|873   |    tmp_272_reg_47896_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__302  |     8|
|874   |    tmp_274_reg_47916_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__366  |     8|
|875   |    tmp_276_reg_47936_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__396  |     8|
|876   |    tmp_275_reg_47926_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__338  |     8|
|877   |    tmp_269_reg_47866_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__330  |     8|
|878   |    tmp_277_reg_47946_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52   |     8|
|879   |    tmp_271_reg_47886_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__313  |     8|
|880   |    tmp_278_reg_47956_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__45                                                                       |     8|
|881   |    tmp_273_reg_47906_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__136  |     8|
|882   |    tmp_270_reg_47876_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__441  |     8|
|883   |    tmp_282_reg_47991_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20   |     8|
|884   |    tmp_284_reg_48011_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__392  |     8|
|885   |    tmp_286_reg_48031_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32   |     8|
|886   |    tmp_285_reg_48021_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__352  |     8|
|887   |    tmp_279_reg_47961_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__408  |     8|
|888   |    tmp_287_reg_48041_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__81   |     8|
|889   |    tmp_281_reg_47981_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17   |     8|
|890   |    tmp_288_reg_48051_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__5                                                                        |     8|
|891   |    tmp_283_reg_48001_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__466  |     8|
|892   |    tmp_280_reg_47971_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__397  |     8|
|893   |    tmp_292_reg_48086_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__339  |     8|
|894   |    tmp_294_reg_48106_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__280  |     8|
|895   |    tmp_296_reg_48126_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__226  |     8|
|896   |    tmp_295_reg_48116_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__160  |     8|
|897   |    tmp_289_reg_48056_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__109  |     8|
|898   |    tmp_297_reg_48136_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__228  |     8|
|899   |    tmp_291_reg_48076_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__427  |     8|
|900   |    tmp_298_reg_48146_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__34                                                                       |     8|
|901   |    tmp_293_reg_48096_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__428  |     8|
|902   |    tmp_290_reg_48066_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|903   |    tmp_78_reg_46051_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__258  |     8|
|904   |    tmp_71_reg_45986_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__36                                                                       |     8|
|905   |    mac_muladd_16s_15s_26ns_26_1_1_U563                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                   |    40|
|906   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_695                                                                                                                       |    40|
|907   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__22                                                                       |     8|
|908   |    mac_muladd_16s_15s_26ns_26_1_1_U564                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_98                                                                                                                                |    59|
|909   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_694                                                                                                                       |    59|
|910   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__150  |     8|
|911   |    mac_muladd_16s_15s_26ns_26_1_1_U565                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_99                                                                                                                                |    39|
|912   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_693                                                                                                                       |    39|
|913   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__362  |     8|
|914   |    mac_muladd_16s_15s_26ns_26_1_1_U566                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_100                                                                                                                               |    39|
|915   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_692                                                                                                                       |    39|
|916   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__266  |     8|
|917   |    mac_muladd_16s_15s_26ns_26_1_1_U567                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_101                                                                                                                               |   123|
|918   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_691                                                                                                                       |   123|
|919   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__191  |     8|
|920   |    mac_muladd_16s_15s_26ns_26_1_1_U568                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_102                                                                                                                               |    38|
|921   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_690                                                                                                                       |    38|
|922   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__140  |     8|
|923   |    mac_muladd_16s_15s_26ns_26_1_1_U569                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_103                                                                                                                               |    40|
|924   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_689                                                                                                                       |    40|
|925   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__227  |     8|
|926   |    mac_muladd_16s_15s_26ns_26_1_1_U570                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_104                                                                                                                               |    41|
|927   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_688                                                                                                                       |    41|
|928   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|929   |    mac_muladd_16s_15s_26ns_26_1_1_U571                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_105                                                                                                                               |     8|
|930   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_687                                                                                                                       |     8|
|931   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45   |     8|
|932   |    mac_muladd_16s_15s_26ns_26_1_1_U572                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_106                                                                                                                               |    37|
|933   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_686                                                                                                                       |    37|
|934   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__325  |     8|
|935   |    mac_muladd_16s_15s_26ns_26_1_1_U573                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_107                                                                                                                               |    40|
|936   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_685                                                                                                                       |    40|
|937   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__28                                                                       |     8|
|938   |    mac_muladd_16s_15s_26ns_26_1_1_U574                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_108                                                                                                                               |    62|
|939   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_684                                                                                                                       |    62|
|940   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__322  |     8|
|941   |    mac_muladd_16s_15s_26ns_26_1_1_U575                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_109                                                                                                                               |    10|
|942   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_683                                                                                                                       |    10|
|943   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__474  |     8|
|944   |    mac_muladd_16s_15s_26ns_26_1_1_U576                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_110                                                                                                                               |    36|
|945   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_682                                                                                                                       |    36|
|946   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__326  |     8|
|947   |    mac_muladd_16s_15s_26ns_26_1_1_U577                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_111                                                                                                                               |    94|
|948   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_681                                                                                                                       |    94|
|949   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__438  |     8|
|950   |    mac_muladd_16s_15s_26ns_26_1_1_U578                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_112                                                                                                                               |    39|
|951   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_680                                                                                                                       |    39|
|952   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|953   |    mac_muladd_16s_15s_26ns_26_1_1_U579                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_113                                                                                                                               |    43|
|954   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_679                                                                                                                       |    43|
|955   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__138  |     8|
|956   |    mac_muladd_16s_15s_26ns_26_1_1_U580                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_114                                                                                                                               |    49|
|957   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_678                                                                                                                       |    49|
|958   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|959   |    mac_muladd_16s_15s_26ns_26_1_1_U581                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_115                                                                                                                               |    17|
|960   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_677                                                                                                                       |    17|
|961   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53   |     8|
|962   |    mac_muladd_16s_15s_26ns_26_1_1_U582                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_116                                                                                                                               |    36|
|963   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_676                                                                                                                       |    36|
|964   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__390  |     8|
|965   |    mac_muladd_16s_15s_26ns_26_1_1_U583                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_117                                                                                                                               |    40|
|966   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_675                                                                                                                       |    40|
|967   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__46                                                                       |     8|
|968   |    mac_muladd_16s_15s_26ns_26_1_1_U584                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_118                                                                                                                               |    72|
|969   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_674                                                                                                                       |    72|
|970   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__61   |     8|
|971   |    mac_muladd_16s_15s_26ns_26_1_1_U585                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_119                                                                                                                               |    35|
|972   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_673                                                                                                                       |    35|
|973   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__343  |     8|
|974   |    mac_muladd_16s_15s_26ns_26_1_1_U586                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_120                                                                                                                               |    35|
|975   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_672                                                                                                                       |    35|
|976   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__120  |     8|
|977   |    mac_muladd_16s_15s_26ns_26_1_1_U587                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_121                                                                                                                               |   123|
|978   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_671                                                                                                                       |   123|
|979   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__232  |     8|
|980   |    mac_muladd_16s_15s_26ns_26_1_1_U588                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_122                                                                                                                               |    35|
|981   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_670                                                                                                                       |    35|
|982   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__365  |     8|
|983   |    mac_muladd_16s_15s_26ns_26_1_1_U589                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_123                                                                                                                               |    30|
|984   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_669                                                                                                                       |    30|
|985   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__419  |     8|
|986   |    mac_muladd_16s_15s_26ns_26_1_1_U590                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_124                                                                                                                               |    42|
|987   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_668                                                                                                                       |    42|
|988   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|989   |    mac_muladd_16s_15s_26ns_26_1_1_U591                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_125                                                                                                                               |     9|
|990   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_667                                                                                                                       |     9|
|991   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46   |     8|
|992   |    mac_muladd_16s_15s_26ns_26_1_1_U592                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_126                                                                                                                               |    34|
|993   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_666                                                                                                                       |    34|
|994   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__348  |     8|
|995   |    mac_muladd_16s_15s_26ns_26_1_1_U593                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_127                                                                                                                               |    39|
|996   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_665                                                                                                                       |    39|
|997   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__118  |     8|
|998   |    mac_muladd_16s_15s_26ns_26_1_1_U594                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_128                                                                                                                               |    40|
|999   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_664                                                                                                                       |    40|
|1000  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__38                                                                       |     8|
|1001  |    mac_muladd_16s_15s_26ns_26_1_1_U595                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_129                                                                                                                               |    40|
|1002  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_663                                                                                                                       |    40|
|1003  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__399  |     8|
|1004  |    mac_muladd_16s_15s_26ns_26_1_1_U596                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_130                                                                                                                               |    29|
|1005  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_662                                                                                                                       |    29|
|1006  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__331  |     8|
|1007  |    mac_muladd_16s_15s_26ns_26_1_1_U597                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_131                                                                                                                               |   116|
|1008  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_661                                                                                                                       |   116|
|1009  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__267  |     8|
|1010  |    mac_muladd_16s_15s_26ns_26_1_1_U598                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_132                                                                                                                               |    29|
|1011  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_660                                                                                                                       |    29|
|1012  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__319  |     8|
|1013  |    mac_muladd_16s_15s_26ns_26_1_1_U599                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_133                                                                                                                               |    30|
|1014  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_659                                                                                                                       |    30|
|1015  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__403  |     8|
|1016  |    mac_muladd_16s_15s_26ns_26_1_1_U600                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_134                                                                                                                               |    41|
|1017  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_658                                                                                                                       |    41|
|1018  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35   |     8|
|1019  |    mac_muladd_16s_15s_26ns_26_1_1_U601                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_135                                                                                                                               |     8|
|1020  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_657                                                                                                                       |     8|
|1021  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55   |     8|
|1022  |    mac_muladd_16s_15s_26ns_26_1_1_U602                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_136                                                                                                                               |    29|
|1023  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_656                                                                                                                       |    29|
|1024  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__301  |     8|
|1025  |    mac_muladd_16s_15s_26ns_26_1_1_U603                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_137                                                                                                                               |    64|
|1026  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_655                                                                                                                       |    64|
|1027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__357  |     8|
|1028  |    mac_muladd_16s_15s_26ns_26_1_1_U604                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_138                                                                                                                               |    40|
|1029  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_654                                                                                                                       |    40|
|1030  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__31                                                                       |     8|
|1031  |    mac_muladd_16s_15s_26ns_26_1_1_U605                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_139                                                                                                                               |    32|
|1032  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_653                                                                                                                       |    32|
|1033  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__264  |     8|
|1034  |    mac_muladd_16s_15s_26ns_26_1_1_U606                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_140                                                                                                                               |    11|
|1035  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_652                                                                                                                       |    11|
|1036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__188  |     8|
|1037  |    mac_muladd_16s_15s_26ns_26_1_1_U607                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_141                                                                                                                               |   115|
|1038  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_651                                                                                                                       |   115|
|1039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__144  |     8|
|1040  |    mac_muladd_16s_15s_26ns_26_1_1_U608                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_142                                                                                                                               |    10|
|1041  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_650                                                                                                                       |    10|
|1042  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__166  |     8|
|1043  |    mac_muladd_16s_15s_26ns_26_1_1_U609                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_143                                                                                                                               |    32|
|1044  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_649                                                                                                                       |    32|
|1045  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__391  |     8|
|1046  |    mac_muladd_16s_15s_26ns_26_1_1_U610                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_144                                                                                                                               |    50|
|1047  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_648                                                                                                                       |    50|
|1048  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58   |     8|
|1049  |    mac_muladd_16s_15s_26ns_26_1_1_U611                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_145                                                                                                                               |    17|
|1050  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_647                                                                                                                       |    17|
|1051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52   |     8|
|1052  |    mac_muladd_16s_15s_26ns_26_1_1_U612                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_146                                                                                                                               |    31|
|1053  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_646                                                                                                                       |    31|
|1054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14   |     8|
|1055  |    mac_muladd_16s_15s_26ns_26_1_1_U613                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_147                                                                                                                               |    66|
|1056  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_645                                                                                                                       |    66|
|1057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__238  |     8|
|1058  |    mac_muladd_16s_15s_26ns_26_1_1_U614                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_148                                                                                                                               |    40|
|1059  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_644                                                                                                                       |    40|
|1060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__4                                                                        |     8|
|1061  |    mac_muladd_16s_15s_26ns_26_1_1_U615                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_149                                                                                                                               |    32|
|1062  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_643                                                                                                                       |    32|
|1063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__327  |     8|
|1064  |    mac_muladd_16s_15s_26ns_26_1_1_U616                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_150                                                                                                                               |    34|
|1065  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_642                                                                                                                       |    34|
|1066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__254  |     8|
|1067  |    mac_muladd_16s_15s_26ns_26_1_1_U617                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_151                                                                                                                               |   122|
|1068  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_641                                                                                                                       |   122|
|1069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__346  |     8|
|1070  |    mac_muladd_16s_15s_26ns_26_1_1_U618                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_152                                                                                                                               |    33|
|1071  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_640                                                                                                                       |    33|
|1072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__279  |     8|
|1073  |    mac_muladd_16s_15s_26ns_26_1_1_U619                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_153                                                                                                                               |    36|
|1074  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_639                                                                                                                       |    36|
|1075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__473  |     8|
|1076  |    mac_muladd_16s_15s_26ns_26_1_1_U620                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_154                                                                                                                               |    42|
|1077  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_638                                                                                                                       |    42|
|1078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29   |     8|
|1079  |    mac_muladd_16s_15s_26ns_26_1_1_U621                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_155                                                                                                                               |     9|
|1080  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_637                                                                                                                       |     9|
|1081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|1082  |    mac_muladd_16s_15s_26ns_26_1_1_U622                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_156                                                                                                                               |    11|
|1083  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_636                                                                                                                       |    11|
|1084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__99   |     8|
|1085  |    mac_muladd_16s_15s_26ns_26_1_1_U623                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_157                                                                                                                               |    68|
|1086  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_635                                                                                                                       |    68|
|1087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__416  |     8|
|1088  |    mac_muladd_16s_15s_26ns_26_1_1_U624                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_158                                                                                                                               |     9|
|1089  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_634                                                                                                                       |     9|
|1090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73   |     8|
|1091  |    mac_muladd_16s_15s_26ns_26_1_1_U625                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_159                                                                                                                               |    40|
|1092  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_633                                                                                                                       |    40|
|1093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__50                                                                       |     8|
|1094  |    mac_muladd_16s_15s_26ns_26_1_1_U626                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_160                                                                                                                               |    31|
|1095  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_632                                                                                                                       |    31|
|1096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__284  |     8|
|1097  |    mac_muladd_16s_15s_26ns_26_1_1_U627                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_161                                                                                                                               |   123|
|1098  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_631                                                                                                                       |   123|
|1099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__94   |     8|
|1100  |    mac_muladd_16s_15s_26ns_26_1_1_U628                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_162                                                                                                                               |    35|
|1101  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_630                                                                                                                       |    35|
|1102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__114  |     8|
|1103  |    mac_muladd_16s_15s_26ns_26_1_1_U629                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_163                                                                                                                               |    37|
|1104  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_629                                                                                                                       |    37|
|1105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__274  |     8|
|1106  |    mac_muladd_16s_15s_26ns_26_1_1_U630                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_164                                                                                                                               |    53|
|1107  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_628                                                                                                                       |    53|
|1108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|1109  |    mac_muladd_16s_15s_26ns_26_1_1_U631                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_165                                                                                                                               |     8|
|1110  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_627                                                                                                                       |     8|
|1111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33   |     8|
|1112  |    mac_muladd_16s_15s_26ns_26_1_1_U632                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_166                                                                                                                               |    36|
|1113  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_626                                                                                                                       |    36|
|1114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__230  |     8|
|1115  |    mac_muladd_16s_15s_26ns_26_1_1_U633                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_167                                                                                                                               |    62|
|1116  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_625                                                                                                                       |    62|
|1117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44   |     8|
|1118  |    mac_muladd_16s_15s_26ns_26_1_1_U634                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_168                                                                                                                               |    33|
|1119  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_624                                                                                                                       |    33|
|1120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__370  |     8|
|1121  |    mac_muladd_16s_15s_26ns_26_1_1_U635                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_169                                                                                                                               |    40|
|1122  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_623                                                                                                                       |    40|
|1123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__37                                                                       |     8|
|1124  |    mac_muladd_16s_15s_26ns_26_1_1_U636                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_170                                                                                                                               |    31|
|1125  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_622                                                                                                                       |    31|
|1126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__164  |     8|
|1127  |    mac_muladd_16s_15s_26ns_26_1_1_U637                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_171                                                                                                                               |    97|
|1128  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_621                                                                                                                       |    97|
|1129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105  |     8|
|1130  |    mac_muladd_16s_15s_26ns_26_1_1_U638                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_172                                                                                                                               |    31|
|1131  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_620                                                                                                                       |    31|
|1132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38   |     8|
|1133  |    mac_muladd_16s_15s_26ns_26_1_1_U639                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_173                                                                                                                               |     9|
|1134  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_619                                                                                                                       |     9|
|1135  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__202  |     8|
|1136  |    mac_muladd_16s_15s_26ns_26_1_1_U640                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_174                                                                                                                               |    53|
|1137  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_618                                                                                                                       |    53|
|1138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36   |     8|
|1139  |    mac_muladd_16s_15s_26ns_26_1_1_U641                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_175                                                                                                                               |    17|
|1140  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_617                                                                                                                       |    17|
|1141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42   |     8|
|1142  |    mac_muladd_16s_15s_26ns_26_1_1_U642                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                               |    33|
|1143  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_616                                                                                                                       |    33|
|1144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__207  |     8|
|1145  |    mac_muladd_16s_15s_26ns_26_1_1_U643                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                               |    62|
|1146  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_615                                                                                                                       |    62|
|1147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__195  |     8|
|1148  |    mac_muladd_16s_15s_26ns_26_1_1_U644                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                               |    32|
|1149  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_614                                                                                                                       |    32|
|1150  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__63   |     8|
|1151  |    mac_muladd_16s_15s_26ns_26_1_1_U645                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                               |    40|
|1152  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_613                                                                                                                       |    40|
|1153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__2                                                                        |     8|
|1154  |    mac_muladd_16s_15s_26ns_26_1_1_U646                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                               |    32|
|1155  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_612                                                                                                                       |    32|
|1156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__263  |     8|
|1157  |    mac_muladd_16s_15s_26ns_26_1_1_U647                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                               |   119|
|1158  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_611                                                                                                                       |   119|
|1159  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__60   |     8|
|1160  |    mac_muladd_16s_15s_26ns_26_1_1_U648                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                               |    29|
|1161  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_610                                                                                                                       |    29|
|1162  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58   |     8|
|1163  |    mac_muladd_16s_15s_26ns_26_1_1_U649                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                               |    38|
|1164  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_609                                                                                                                       |    38|
|1165  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__355  |     8|
|1166  |    mac_muladd_16s_15s_26ns_26_1_1_U650                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                               |    54|
|1167  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_608                                                                                                                       |    54|
|1168  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|1169  |    mac_muladd_16s_15s_26ns_26_1_1_U651                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                               |     9|
|1170  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_607                                                                                                                       |     9|
|1171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51   |     8|
|1172  |    mac_muladd_16s_15s_26ns_26_1_1_U652                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                               |    30|
|1173  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_606                                                                                                                       |    30|
|1174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__375  |     8|
|1175  |    mac_muladd_16s_15s_26ns_26_1_1_U653                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                               |    40|
|1176  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_605                                                                                                                       |    40|
|1177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__453  |     8|
|1178  |    mac_muladd_16s_15s_26ns_26_1_1_U654                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                               |    29|
|1179  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_604                                                                                                                       |    29|
|1180  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__429  |     8|
|1181  |    mac_muladd_16s_15s_26ns_26_1_1_U655                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                               |    10|
|1182  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_603                                                                                                                       |    10|
|1183  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__255  |     8|
|1184  |    mac_muladd_16s_15s_26ns_26_1_1_U656                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                               |    40|
|1185  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_602                                                                                                                       |    40|
|1186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__3                                                                        |     8|
|1187  |    mac_muladd_16s_15s_26ns_26_1_1_U657                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                               |   124|
|1188  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_601                                                                                                                       |   124|
|1189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__374  |     8|
|1190  |    mac_muladd_16s_15s_26ns_26_1_1_U658                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                               |    31|
|1191  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_600                                                                                                                       |    31|
|1192  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__139  |     8|
|1193  |    mac_muladd_16s_15s_26ns_26_1_1_U659                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                               |    31|
|1194  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_599                                                                                                                       |    31|
|1195  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|1196  |    mac_muladd_16s_15s_26ns_26_1_1_U660                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                               |    54|
|1197  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_598                                                                                                                       |    54|
|1198  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31   |     8|
|1199  |    mac_muladd_16s_15s_26ns_26_1_1_U661                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                               |    14|
|1200  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_597                                                                                                                       |    14|
|1201  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25   |     8|
|1202  |    mac_muladd_16s_15s_26ns_26_1_1_U662                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                               |    31|
|1203  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_596                                                                                                                       |    31|
|1204  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__298  |     8|
|1205  |    mac_muladd_16s_15s_26ns_26_1_1_U663                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                               |    63|
|1206  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_595                                                                                                                       |    63|
|1207  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__334  |     8|
|1208  |    mac_muladd_16s_15s_26ns_26_1_1_U664                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                               |    41|
|1209  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_594                                                                                                                       |    41|
|1210  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__153  |     8|
|1211  |    mac_muladd_16s_15s_26ns_26_1_1_U665                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                               |    32|
|1212  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_593                                                                                                                       |    32|
|1213  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__256  |     8|
|1214  |    mac_muladd_16s_15s_26ns_26_1_1_U666                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                               |    40|
|1215  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_592                                                                                                                       |    40|
|1216  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__58                                                                       |     8|
|1217  |    mac_muladd_16s_15s_26ns_26_1_1_U667                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                               |   119|
|1218  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_591                                                                                                                       |   119|
|1219  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__177  |     8|
|1220  |    mac_muladd_16s_15s_26ns_26_1_1_U668                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                               |     8|
|1221  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_590                                                                                                                       |     8|
|1222  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__242  |     8|
|1223  |    mac_muladd_16s_15s_26ns_26_1_1_U669                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                               |    32|
|1224  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_589                                                                                                                       |    32|
|1225  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__244  |     8|
|1226  |    mac_muladd_16s_15s_26ns_26_1_1_U670                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                               |    47|
|1227  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_588                                                                                                                       |    47|
|1228  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50   |     8|
|1229  |    mac_muladd_16s_15s_26ns_26_1_1_U671                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                               |    14|
|1230  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_587                                                                                                                       |    14|
|1231  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|1232  |    mac_muladd_16s_15s_26ns_26_1_1_U672                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                               |     8|
|1233  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_586                                                                                                                       |     8|
|1234  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__71   |     8|
|1235  |    mac_muladd_16s_15s_26ns_26_1_1_U673                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                               |    62|
|1236  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_585                                                                                                                       |    62|
|1237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__223  |     8|
|1238  |    mac_muladd_16s_15s_26ns_26_1_1_U674                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                               |    36|
|1239  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_584                                                                                                                       |    36|
|1240  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41   |     8|
|1241  |    mac_muladd_16s_15s_26ns_26_1_1_U675                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                               |    35|
|1242  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_583                                                                                                                       |    35|
|1243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__349  |     8|
|1244  |    mac_muladd_16s_15s_26ns_26_1_1_U676                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                               |    40|
|1245  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_582                                                                                                                       |    40|
|1246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__29                                                                       |     8|
|1247  |    mac_muladd_16s_15s_26ns_26_1_1_U677                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                               |   124|
|1248  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_581                                                                                                                       |   124|
|1249  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__132  |     8|
|1250  |    mac_muladd_16s_15s_26ns_26_1_1_U678                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                               |    34|
|1251  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_580                                                                                                                       |    34|
|1252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|1253  |    mac_muladd_16s_15s_26ns_26_1_1_U679                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                               |    35|
|1254  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_579                                                                                                                       |    35|
|1255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__478  |     8|
|1256  |    mac_muladd_16s_15s_26ns_26_1_1_U680                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                               |    61|
|1257  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_578                                                                                                                       |    61|
|1258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49   |     8|
|1259  |    mac_muladd_16s_15s_26ns_26_1_1_U681                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                               |    31|
|1260  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_577                                                                                                                       |    31|
|1261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|1262  |    mac_muladd_16s_15s_26ns_26_1_1_U682                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                               |    35|
|1263  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_576                                                                                                                       |    35|
|1264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27   |     8|
|1265  |    mac_muladd_16s_15s_26ns_26_1_1_U683                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                               |    30|
|1266  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_575                                                                                                                       |    30|
|1267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65   |     8|
|1268  |    mac_muladd_16s_15s_26ns_26_1_1_U684                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                               |    68|
|1269  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_574                                                                                                                       |    68|
|1270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__305  |     8|
|1271  |    mac_muladd_16s_15s_26ns_26_1_1_U685                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                               |    61|
|1272  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_573                                                                                                                       |    61|
|1273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__401  |     8|
|1274  |    mac_muladd_16s_15s_26ns_26_1_1_U686                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                               |    26|
|1275  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_572                                                                                                                       |    26|
|1276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__221  |     8|
|1277  |    mac_muladd_16s_15s_26ns_26_1_1_U687                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                               |     8|
|1278  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_571                                                                                                                       |     8|
|1279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__1                                                                        |     8|
|1280  |    mac_muladd_16s_15s_26ns_26_1_1_U688                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                               |    48|
|1281  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_570                                                                                                                       |    48|
|1282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__471  |     8|
|1283  |    mac_muladd_16s_15s_26ns_26_1_1_U689                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                               |    46|
|1284  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_569                                                                                                                       |    46|
|1285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43   |     8|
|1286  |    mac_muladd_16s_15s_26ns_26_1_1_U690                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                               |    41|
|1287  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_568                                                                                                                       |    41|
|1288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54   |     8|
|1289  |    mac_muladd_16s_15s_26ns_26_1_1_U691                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                               |    15|
|1290  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_567                                                                                                                       |    15|
|1291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34   |     8|
|1292  |    mac_muladd_16s_15s_26ns_26_1_1_U692                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                               |    43|
|1293  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_566                                                                                                                       |    43|
|1294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|1295  |    mac_muladd_16s_15s_26ns_26_1_1_U693                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                               |    33|
|1296  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_565                                                                                                                       |    33|
|1297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__119  |     8|
|1298  |    mac_muladd_16s_15s_26ns_26_1_1_U694                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                               |    93|
|1299  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_564                                                                                                                       |    93|
|1300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|1301  |    mac_muladd_16s_15s_26ns_26_1_1_U695                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                               |    64|
|1302  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_563                                                                                                                       |    64|
|1303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__324  |     8|
|1304  |    mac_muladd_16s_15s_26ns_26_1_1_U696                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                               |    49|
|1305  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_562                                                                                                                       |    49|
|1306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__190  |     8|
|1307  |    mac_muladd_16s_15s_26ns_26_1_1_U697                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                               |     8|
|1308  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_561                                                                                                                       |     8|
|1309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__11                                                                       |     8|
|1310  |    mac_muladd_16s_15s_26ns_26_1_1_U698                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                               |    48|
|1311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_560                                                                                                                       |    48|
|1312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__91   |     8|
|1313  |    mac_muladd_16s_15s_26ns_26_1_1_U699                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                               |    24|
|1314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_559                                                                                                                       |    24|
|1315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__381  |     8|
|1316  |    mac_muladd_16s_15s_26ns_26_1_1_U700                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                               |    61|
|1317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_558                                                                                                                       |    61|
|1318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37   |     8|
|1319  |    mac_muladd_16s_15s_26ns_26_1_1_U701                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                               |    29|
|1320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_557                                                                                                                       |    29|
|1321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|1322  |    mac_muladd_16s_15s_26ns_26_1_1_U702                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                               |    48|
|1323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_556                                                                                                                       |    48|
|1324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24   |     8|
|1325  |    mac_muladd_16s_15s_26ns_26_1_1_U703                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                               |     8|
|1326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_555                                                                                                                       |     8|
|1327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__229  |     8|
|1328  |    mac_muladd_16s_15s_26ns_26_1_1_U704                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                               |    92|
|1329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_554                                                                                                                       |    92|
|1330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__146  |     8|
|1331  |    mac_muladd_16s_15s_26ns_26_1_1_U705                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                               |    65|
|1332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_553                                                                                                                       |    65|
|1333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__340  |     8|
|1334  |    mac_muladd_16s_15s_26ns_26_1_1_U706                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                               |    51|
|1335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_552                                                                                                                       |    51|
|1336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__350  |     8|
|1337  |    mac_muladd_16s_15s_26ns_26_1_1_U707                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                               |     8|
|1338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_551                                                                                                                       |     8|
|1339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__9                                                                        |     8|
|1340  |    mac_muladd_16s_15s_26ns_26_1_1_U708                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                               |    45|
|1341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_550                                                                                                                       |    45|
|1342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__477  |     8|
|1343  |    mac_muladd_16s_15s_26ns_26_1_1_U709                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                               |    49|
|1344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_549                                                                                                                       |    49|
|1345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__336  |     8|
|1346  |    mac_muladd_16s_15s_26ns_26_1_1_U710                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                               |    62|
|1347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_548                                                                                                                       |    62|
|1348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57   |     8|
|1349  |    mac_muladd_16s_15s_26ns_26_1_1_U711                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                               |    13|
|1350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_547                                                                                                                       |    13|
|1351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|1352  |    mac_muladd_16s_15s_26ns_26_1_1_U712                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                               |    49|
|1353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_546                                                                                                                       |    49|
|1354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__363  |     8|
|1355  |    mac_muladd_16s_15s_26ns_26_1_1_U713                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                               |    63|
|1356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_545                                                                                                                       |    63|
|1357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__372  |     8|
|1358  |    mac_muladd_16s_15s_26ns_26_1_1_U714                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                               |    41|
|1359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_544                                                                                                                       |    41|
|1360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__318  |     8|
|1361  |    mac_muladd_16s_15s_26ns_26_1_1_U715                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                               |     9|
|1362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_543                                                                                                                       |     9|
|1363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__168  |     8|
|1364  |    mac_muladd_16s_15s_26ns_26_1_1_U716                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                               |   115|
|1365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_542                                                                                                                       |   115|
|1366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__309  |     8|
|1367  |    mac_muladd_16s_15s_26ns_26_1_1_U717                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                               |     8|
|1368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_541                                                                                                                       |     8|
|1369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__296  |     8|
|1370  |    mac_muladd_16s_15s_26ns_26_1_1_U718                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                               |    40|
|1371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_540                                                                                                                       |    40|
|1372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__32                                                                       |     8|
|1373  |    mac_muladd_16s_15s_26ns_26_1_1_U719                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                               |    31|
|1374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_539                                                                                                                       |    31|
|1375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__270  |     8|
|1376  |    mac_muladd_16s_15s_26ns_26_1_1_U720                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                               |    70|
|1377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_538                                                                                                                       |    70|
|1378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41   |     8|
|1379  |    mac_muladd_16s_15s_26ns_26_1_1_U721                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                               |    30|
|1380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_537                                                                                                                       |    30|
|1381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59   |     8|
|1382  |    mac_muladd_16s_15s_26ns_26_1_1_U722                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                               |    34|
|1383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_536                                                                                                                       |    34|
|1384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__66   |     8|
|1385  |    mac_muladd_16s_15s_26ns_26_1_1_U723                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                               |    62|
|1386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_535                                                                                                                       |    62|
|1387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__344  |     8|
|1388  |    mac_muladd_16s_15s_26ns_26_1_1_U724                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                               |    33|
|1389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_534                                                                                                                       |    33|
|1390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__89   |     8|
|1391  |    mac_muladd_16s_15s_26ns_26_1_1_U725                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                               |    37|
|1392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_533                                                                                                                       |    37|
|1393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__456  |     8|
|1394  |    mac_muladd_16s_15s_26ns_26_1_1_U726                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                               |   120|
|1395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_532                                                                                                                       |   120|
|1396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__121  |     8|
|1397  |    mac_muladd_16s_15s_26ns_26_1_1_U727                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                               |    31|
|1398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_531                                                                                                                       |    31|
|1399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__174  |     8|
|1400  |    mac_muladd_16s_15s_26ns_26_1_1_U728                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                               |    40|
|1401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_530                                                                                                                       |    40|
|1402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__54                                                                       |     8|
|1403  |    mac_muladd_16s_15s_26ns_26_1_1_U729                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                               |    30|
|1404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_529                                                                                                                       |    30|
|1405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__167  |     8|
|1406  |    mac_muladd_16s_15s_26ns_26_1_1_U730                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                               |    50|
|1407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_528                                                                                                                       |    50|
|1408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|1409  |    mac_muladd_16s_15s_26ns_26_1_1_U731                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                               |    23|
|1410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_527                                                                                                                       |    23|
|1411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|1412  |    mac_muladd_16s_15s_26ns_26_1_1_U732                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                               |    35|
|1413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_526                                                                                                                       |    35|
|1414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__95   |     8|
|1415  |    mac_muladd_16s_15s_26ns_26_1_1_U733                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                               |    59|
|1416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_525                                                                                                                       |    59|
|1417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__442  |     8|
|1418  |    mac_muladd_16s_15s_26ns_26_1_1_U734                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                               |    39|
|1419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_524                                                                                                                       |    39|
|1420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__97   |     8|
|1421  |    mac_muladd_16s_15s_26ns_26_1_1_U735                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                               |    37|
|1422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_523                                                                                                                       |    37|
|1423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__275  |     8|
|1424  |    mac_muladd_16s_15s_26ns_26_1_1_U736                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                               |   120|
|1425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_522                                                                                                                       |   120|
|1426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__400  |     8|
|1427  |    mac_muladd_16s_15s_26ns_26_1_1_U737                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                               |    38|
|1428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_521                                                                                                                       |    38|
|1429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56   |     8|
|1430  |    mac_muladd_16s_15s_26ns_26_1_1_U738                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                               |    40|
|1431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_520                                                                                                                       |    40|
|1432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__55                                                                       |     8|
|1433  |    mac_muladd_16s_15s_26ns_26_1_1_U739                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                               |    39|
|1434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_519                                                                                                                       |    39|
|1435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__364  |     8|
|1436  |    mac_muladd_16s_15s_26ns_26_1_1_U740                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                               |    64|
|1437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_518                                                                                                                       |    64|
|1438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39   |     8|
|1439  |    mac_muladd_16s_15s_26ns_26_1_1_U741                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                               |    30|
|1440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_517                                                                                                                       |    30|
|1441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48   |     8|
|1442  |    mac_muladd_16s_15s_26ns_26_1_1_U742                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                               |    33|
|1443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_516                                                                                                                       |    33|
|1444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__205  |     8|
|1445  |    mac_muladd_16s_15s_26ns_26_1_1_U743                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                               |    28|
|1446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_515                                                                                                                       |    28|
|1447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__209  |     8|
|1448  |    mac_muladd_16s_15s_26ns_26_1_1_U744                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                               |    32|
|1449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_514                                                                                                                       |    32|
|1450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__239  |     8|
|1451  |    mac_muladd_16s_15s_26ns_26_1_1_U745                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                               |    34|
|1452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_513                                                                                                                       |    34|
|1453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__470  |     8|
|1454  |    mac_muladd_16s_15s_26ns_26_1_1_U746                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                               |    17|
|1455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_512                                                                                                                       |    17|
|1456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__252  |     8|
|1457  |    mac_muladd_16s_15s_26ns_26_1_1_U747                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                               |    61|
|1458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_511                                                                                                                       |    61|
|1459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__394  |     8|
|1460  |    mac_muladd_16s_15s_26ns_26_1_1_U748                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                               |    41|
|1461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_510                                                                                                                       |    41|
|1462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__468  |     8|
|1463  |    mac_muladd_16s_15s_26ns_26_1_1_U749                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                               |     8|
|1464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_509                                                                                                                       |     8|
|1465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__26                                                                       |     8|
|1466  |    mac_muladd_16s_15s_26ns_26_1_1_U750                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                               |    47|
|1467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_508                                                                                                                       |    47|
|1468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21   |     8|
|1469  |    mac_muladd_16s_15s_26ns_26_1_1_U751                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                               |    15|
|1470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_507                                                                                                                       |    15|
|1471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27   |     8|
|1472  |    mac_muladd_16s_15s_26ns_26_1_1_U752                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                               |   112|
|1473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_506                                                                                                                       |   112|
|1474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__404  |     8|
|1475  |    mac_muladd_16s_15s_26ns_26_1_1_U753                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                               |    34|
|1476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_505                                                                                                                       |    34|
|1477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__458  |     8|
|1478  |    mac_muladd_16s_15s_26ns_26_1_1_U754                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                               |    35|
|1479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_504                                                                                                                       |    35|
|1480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__360  |     8|
|1481  |    mac_muladd_16s_15s_26ns_26_1_1_U755                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                               |    35|
|1482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_503                                                                                                                       |    35|
|1483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__421  |     8|
|1484  |    mac_muladd_16s_15s_26ns_26_1_1_U756                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                               |    39|
|1485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_502                                                                                                                       |    39|
|1486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__76   |     8|
|1487  |    mac_muladd_16s_15s_26ns_26_1_1_U757                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                               |    73|
|1488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_501                                                                                                                       |    73|
|1489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46   |     8|
|1490  |    mac_muladd_16s_15s_26ns_26_1_1_U758                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                               |    68|
|1491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_500                                                                                                                       |    68|
|1492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40   |     8|
|1493  |    mac_muladd_16s_15s_26ns_26_1_1_U759                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                               |     8|
|1494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_499                                                                                                                       |     8|
|1495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__56                                                                       |     8|
|1496  |    mac_muladd_16s_15s_26ns_26_1_1_U760                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                               |    64|
|1497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_498                                                                                                                       |    64|
|1498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26   |     8|
|1499  |    mac_muladd_16s_15s_26ns_26_1_1_U761                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                               |    30|
|1500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_497                                                                                                                       |    30|
|1501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38   |     8|
|1502  |    mac_muladd_16s_15s_26ns_26_1_1_U762                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                               |   109|
|1503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_496                                                                                                                       |   109|
|1504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55   |     8|
|1505  |    mac_muladd_16s_15s_26ns_26_1_1_U763                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                               |    30|
|1506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_495                                                                                                                       |    30|
|1507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__359  |     8|
|1508  |    mac_muladd_16s_15s_26ns_26_1_1_U764                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                               |    33|
|1509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_494                                                                                                                       |    33|
|1510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__210  |     8|
|1511  |    mac_muladd_16s_15s_26ns_26_1_1_U765                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                               |    32|
|1512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_493                                                                                                                       |    32|
|1513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__459  |     8|
|1514  |    mac_muladd_16s_15s_26ns_26_1_1_U766                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                               |    36|
|1515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_492                                                                                                                       |    36|
|1516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__129  |     8|
|1517  |    mac_muladd_16s_15s_26ns_26_1_1_U767                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                               |    70|
|1518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_491                                                                                                                       |    70|
|1519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50   |     8|
|1520  |    mac_muladd_16s_15s_26ns_26_1_1_U768                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                               |    65|
|1521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_490                                                                                                                       |    65|
|1522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__224  |     8|
|1523  |    mac_muladd_16s_15s_26ns_26_1_1_U769                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                               |     8|
|1524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_489                                                                                                                       |     8|
|1525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__10                                                                       |     8|
|1526  |    mac_muladd_16s_15s_26ns_26_1_1_U770                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                               |    46|
|1527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_488                                                                                                                       |    46|
|1528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28   |     8|
|1529  |    mac_muladd_16s_15s_26ns_26_1_1_U771                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                               |    26|
|1530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_487                                                                                                                       |    26|
|1531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19   |     8|
|1532  |    mac_muladd_16s_15s_26ns_26_1_1_U772                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                               |   117|
|1533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_486                                                                                                                       |   117|
|1534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__410  |     8|
|1535  |    mac_muladd_16s_15s_26ns_26_1_1_U773                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                               |    36|
|1536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_485                                                                                                                       |    36|
|1537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__354  |     8|
|1538  |    mac_muladd_16s_15s_26ns_26_1_1_U774                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                               |    41|
|1539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_484                                                                                                                       |    41|
|1540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__192  |     8|
|1541  |    mac_muladd_16s_15s_26ns_26_1_1_U775                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                               |    39|
|1542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_483                                                                                                                       |    39|
|1543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__222  |     8|
|1544  |    mac_muladd_16s_15s_26ns_26_1_1_U776                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                               |    40|
|1545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_482                                                                                                                       |    40|
|1546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22   |     8|
|1547  |    mac_muladd_16s_15s_26ns_26_1_1_U777                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                               |    42|
|1548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_481                                                                                                                       |    42|
|1549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__472  |     8|
|1550  |    mac_muladd_16s_15s_26ns_26_1_1_U778                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                               |    64|
|1551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_480                                                                                                                       |    64|
|1552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__113  |     8|
|1553  |    mac_muladd_16s_15s_26ns_26_1_1_U779                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                               |    42|
|1554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_479                                                                                                                       |    42|
|1555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16   |     8|
|1556  |    mac_muladd_16s_15s_26ns_26_1_1_U780                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                               |     8|
|1557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_478                                                                                                                       |     8|
|1558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__52                                                                       |     8|
|1559  |    mac_muladd_16s_15s_26ns_26_1_1_U781                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                               |     9|
|1560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_477                                                                                                                       |     9|
|1561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|1562  |    mac_muladd_16s_15s_26ns_26_1_1_U782                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                               |    90|
|1563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_476                                                                                                                       |    90|
|1564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__430  |     8|
|1565  |    mac_muladd_16s_15s_26ns_26_1_1_U783                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                               |    32|
|1566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_475                                                                                                                       |    32|
|1567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__170  |     8|
|1568  |    mac_muladd_16s_15s_26ns_26_1_1_U784                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                               |    35|
|1569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_474                                                                                                                       |    35|
|1570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__294  |     8|
|1571  |    mac_muladd_16s_15s_26ns_26_1_1_U785                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                               |    35|
|1572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_473                                                                                                                       |    35|
|1573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__262  |     8|
|1574  |    mac_muladd_16s_15s_26ns_26_1_1_U786                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                               |    35|
|1575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_472                                                                                                                       |    35|
|1576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__169  |     8|
|1577  |    mac_muladd_16s_15s_26ns_26_1_1_U787                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                               |    64|
|1578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_471                                                                                                                       |    64|
|1579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__83   |     8|
|1580  |    mac_muladd_16s_15s_26ns_26_1_1_U788                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                               |    59|
|1581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_470                                                                                                                       |    59|
|1582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__142  |     8|
|1583  |    mac_muladd_16s_15s_26ns_26_1_1_U789                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                               |    41|
|1584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_469                                                                                                                       |    41|
|1585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47   |     8|
|1586  |    mac_muladd_16s_15s_26ns_26_1_1_U790                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                               |     8|
|1587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_468                                                                                                                       |     8|
|1588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__13                                                                       |     8|
|1589  |    mac_muladd_16s_15s_26ns_26_1_1_U791                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                               |     8|
|1590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_467                                                                                                                       |     8|
|1591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20   |     8|
|1592  |    mac_muladd_16s_15s_26ns_26_1_1_U792                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                               |   111|
|1593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_466                                                                                                                       |   111|
|1594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__143  |     8|
|1595  |    mac_muladd_16s_15s_26ns_26_1_1_U793                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                               |    28|
|1596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_465                                                                                                                       |    28|
|1597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__231  |     8|
|1598  |    mac_muladd_16s_15s_26ns_26_1_1_U794                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                               |    13|
|1599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_464                                                                                                                       |    13|
|1600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__87   |     8|
|1601  |    mac_muladd_16s_15s_26ns_26_1_1_U795                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                               |    32|
|1602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_463                                                                                                                       |    32|
|1603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__217  |     8|
|1604  |    mac_muladd_16s_15s_26ns_26_1_1_U796                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                               |    13|
|1605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_462                                                                                                                       |    13|
|1606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__476  |     8|
|1607  |    mac_muladd_16s_15s_26ns_26_1_1_U797                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                               |    70|
|1608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_461                                                                                                                       |    70|
|1609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__112  |     8|
|1610  |    mac_muladd_16s_15s_26ns_26_1_1_U798                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                               |    59|
|1611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_460                                                                                                                       |    59|
|1612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__308  |     8|
|1613  |    mac_muladd_16s_15s_26ns_26_1_1_U799                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                               |    42|
|1614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_459                                                                                                                       |    42|
|1615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|1616  |    mac_muladd_16s_15s_26ns_26_1_1_U800                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                               |     8|
|1617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_458                                                                                                                       |     8|
|1618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__15                                                                       |     8|
|1619  |    mac_muladd_16s_15s_26ns_26_1_1_U801                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                               |     9|
|1620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_457                                                                                                                       |     9|
|1621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22   |     8|
|1622  |    mac_muladd_16s_15s_26ns_26_1_1_U802                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                               |   112|
|1623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_456                                                                                                                       |   112|
|1624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__148  |     8|
|1625  |    mac_muladd_16s_15s_26ns_26_1_1_U803                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                               |    63|
|1626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_455                                                                                                                       |    63|
|1627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__79   |     8|
|1628  |    mac_muladd_16s_15s_26ns_26_1_1_U804                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                               |    34|
|1629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_454                                                                                                                       |    34|
|1630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__200  |     8|
|1631  |    mac_muladd_16s_15s_26ns_26_1_1_U805                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                               |    33|
|1632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_453                                                                                                                       |    33|
|1633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__98   |     8|
|1634  |    mac_muladd_16s_15s_26ns_26_1_1_U806                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                               |   121|
|1635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_452                                                                                                                       |   121|
|1636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67   |     8|
|1637  |    mac_muladd_16s_15s_26ns_26_1_1_U807                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                               |    31|
|1638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_451                                                                                                                       |    31|
|1639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__292  |     8|
|1640  |    mac_muladd_16s_15s_26ns_26_1_1_U808                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                               |    10|
|1641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_450                                                                                                                       |    10|
|1642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__317  |     8|
|1643  |    mac_muladd_16s_15s_26ns_26_1_1_U809                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                               |    47|
|1644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_449                                                                                                                       |    47|
|1645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56   |     8|
|1646  |    mac_muladd_16s_15s_26ns_26_1_1_U810                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                               |    14|
|1647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_448                                                                                                                       |    14|
|1648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|1649  |    mac_muladd_16s_15s_26ns_26_1_1_U811                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                               |    40|
|1650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_447                                                                                                                       |    40|
|1651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__51                                                                       |     8|
|1652  |    mac_muladd_16s_15s_26ns_26_1_1_U812                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                               |    31|
|1653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_446                                                                                                                       |    31|
|1654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__337  |     8|
|1655  |    mac_muladd_16s_15s_26ns_26_1_1_U813                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                               |    39|
|1656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_445                                                                                                                       |    39|
|1657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__175  |     8|
|1658  |    mac_muladd_16s_15s_26ns_26_1_1_U814                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                               |    33|
|1659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_444                                                                                                                       |    33|
|1660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__163  |     8|
|1661  |    mac_muladd_16s_15s_26ns_26_1_1_U815                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                               |    32|
|1662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_443                                                                                                                       |    32|
|1663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__385  |     8|
|1664  |    mac_muladd_16s_15s_26ns_26_1_1_U816                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                               |   119|
|1665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_442                                                                                                                       |   119|
|1666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__117  |     8|
|1667  |    mac_muladd_16s_15s_26ns_26_1_1_U817                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                               |    31|
|1668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_441                                                                                                                       |    31|
|1669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__398  |     8|
|1670  |    mac_muladd_16s_15s_26ns_26_1_1_U818                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                               |    34|
|1671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_440                                                                                                                       |    34|
|1672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__378  |     8|
|1673  |    mac_muladd_16s_15s_26ns_26_1_1_U819                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                               |    60|
|1674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_439                                                                                                                       |    60|
|1675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14   |     8|
|1676  |    mac_muladd_16s_15s_26ns_26_1_1_U820                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                               |    27|
|1677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_438                                                                                                                       |    27|
|1678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17   |     8|
|1679  |    mac_muladd_16s_15s_26ns_26_1_1_U821                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                               |    40|
|1680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_437                                                                                                                       |    40|
|1681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__19                                                                       |     8|
|1682  |    mac_muladd_16s_15s_26ns_26_1_1_U822                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                               |    38|
|1683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_436                                                                                                                       |    38|
|1684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__122  |     8|
|1685  |    mac_muladd_16s_15s_26ns_26_1_1_U823                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                               |    67|
|1686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_435                                                                                                                       |    67|
|1687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__246  |     8|
|1688  |    mac_muladd_16s_15s_26ns_26_1_1_U824                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                               |    29|
|1689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_434                                                                                                                       |    29|
|1690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__90   |     8|
|1691  |    mac_muladd_16s_15s_26ns_26_1_1_U825                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                               |     9|
|1692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_433                                                                                                                       |     9|
|1693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28   |     8|
|1694  |    mac_muladd_16s_15s_26ns_26_1_1_U826                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                               |   114|
|1695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_432                                                                                                                       |   114|
|1696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__172  |     8|
|1697  |    mac_muladd_16s_15s_26ns_26_1_1_U827                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                               |     8|
|1698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_431                                                                                                                       |     8|
|1699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__323  |     8|
|1700  |    mac_muladd_16s_15s_26ns_26_1_1_U828                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                               |    32|
|1701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_430                                                                                                                       |    32|
|1702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__431  |     8|
|1703  |    mac_muladd_16s_15s_26ns_26_1_1_U829                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                               |    46|
|1704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_429                                                                                                                       |    46|
|1705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|1706  |    mac_muladd_16s_15s_26ns_26_1_1_U830                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                               |    30|
|1707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_428                                                                                                                       |    30|
|1708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|1709  |    mac_muladd_16s_15s_26ns_26_1_1_U831                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                               |    40|
|1710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_427                                                                                                                       |    40|
|1711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__33                                                                       |     8|
|1712  |    mac_muladd_16s_15s_26ns_26_1_1_U832                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                               |    37|
|1713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_426                                                                                                                       |    37|
|1714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__257  |     8|
|1715  |    mac_muladd_16s_15s_26ns_26_1_1_U833                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                               |    64|
|1716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_425                                                                                                                       |    64|
|1717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__426  |     8|
|1718  |    mac_muladd_16s_15s_26ns_26_1_1_U834                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                               |    35|
|1719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_424                                                                                                                       |    35|
|1720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__208  |     8|
|1721  |    mac_muladd_16s_15s_26ns_26_1_1_U835                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                               |    38|
|1722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_423                                                                                                                       |    38|
|1723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__383  |     8|
|1724  |    mac_muladd_16s_15s_26ns_26_1_1_U836                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                               |   118|
|1725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_422                                                                                                                       |   118|
|1726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__213  |     8|
|1727  |    mac_muladd_16s_15s_26ns_26_1_1_U837                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                               |    31|
|1728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_421                                                                                                                       |    31|
|1729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__265  |     8|
|1730  |    mac_muladd_16s_15s_26ns_26_1_1_U838                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                               |    28|
|1731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_420                                                                                                                       |    28|
|1732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__358  |     8|
|1733  |    mac_muladd_16s_15s_26ns_26_1_1_U839                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                               |    63|
|1734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_419                                                                                                                       |    63|
|1735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|1736  |    mac_muladd_16s_15s_26ns_26_1_1_U840                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                               |    30|
|1737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_418                                                                                                                       |    30|
|1738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24   |     8|
|1739  |    mac_muladd_16s_15s_26ns_26_1_1_U841                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                               |     8|
|1740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_417                                                                                                                       |     8|
|1741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__450  |     8|
|1742  |    mac_muladd_16s_15s_26ns_26_1_1_U842                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                               |    40|
|1743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_416                                                                                                                       |    40|
|1744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__41                                                                       |     8|
|1745  |    mac_muladd_16s_15s_26ns_26_1_1_U843                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                               |    30|
|1746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_415                                                                                                                       |    30|
|1747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__276  |     8|
|1748  |    mac_muladd_16s_15s_26ns_26_1_1_U844                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                               |    68|
|1749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_414                                                                                                                       |    68|
|1750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__425  |     8|
|1751  |    mac_muladd_16s_15s_26ns_26_1_1_U845                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                               |    64|
|1752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_413                                                                                                                       |    64|
|1753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__100  |     8|
|1754  |    mac_muladd_16s_15s_26ns_26_1_1_U846                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                               |    49|
|1755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_412                                                                                                                       |    49|
|1756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31   |     8|
|1757  |    mac_muladd_16s_15s_26ns_26_1_1_U847                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                               |    50|
|1758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_411                                                                                                                       |    50|
|1759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|1760  |    mac_muladd_16s_15s_26ns_26_1_1_U848                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                               |    51|
|1761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_410                                                                                                                       |    51|
|1762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__413  |     8|
|1763  |    mac_muladd_16s_15s_26ns_26_1_1_U849                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                               |    48|
|1764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_409                                                                                                                       |    48|
|1765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44   |     8|
|1766  |    mac_muladd_16s_15s_26ns_26_1_1_U850                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                               |    29|
|1767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_408                                                                                                                       |    29|
|1768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43   |     8|
|1769  |    mac_muladd_16s_15s_26ns_26_1_1_U851                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                               |    47|
|1770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_407                                                                                                                       |    47|
|1771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__243  |     8|
|1772  |    mac_muladd_16s_15s_26ns_26_1_1_U852                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                               |     8|
|1773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_406                                                                                                                       |     8|
|1774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__8                                                                        |     8|
|1775  |    mac_muladd_16s_15s_26ns_26_1_1_U853                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                               |    62|
|1776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_405                                                                                                                       |    62|
|1777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21   |     8|
|1778  |    mac_muladd_16s_15s_26ns_26_1_1_U854                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                               |    33|
|1779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_404                                                                                                                       |    33|
|1780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__251  |     8|
|1781  |    mac_muladd_16s_15s_26ns_26_1_1_U855                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                               |    39|
|1782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_403                                                                                                                       |    39|
|1783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__194  |     8|
|1784  |    mac_muladd_16s_15s_26ns_26_1_1_U856                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                               |    95|
|1785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_402                                                                                                                       |    95|
|1786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__368  |     8|
|1787  |    mac_muladd_16s_15s_26ns_26_1_1_U857                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                               |    38|
|1788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_401                                                                                                                       |    38|
|1789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__77   |     8|
|1790  |    mac_muladd_16s_15s_26ns_26_1_1_U858                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                               |    10|
|1791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_400                                                                                                                       |    10|
|1792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__303  |     8|
|1793  |    mac_muladd_16s_15s_26ns_26_1_1_U859                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                               |    61|
|1794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_399                                                                                                                       |    61|
|1795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32   |     8|
|1796  |    mac_muladd_16s_15s_26ns_26_1_1_U860                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                               |    28|
|1797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_398                                                                                                                       |    28|
|1798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40   |     8|
|1799  |    mac_muladd_16s_15s_26ns_26_1_1_U861                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                               |    40|
|1800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_397                                                                                                                       |    40|
|1801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47   |     8|
|1802  |    mac_muladd_16s_15s_26ns_26_1_1_U862                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                               |    40|
|1803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                                                                                                           |    40|
|1804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_3_U0/tmp_40_reg_45691_reg_funnel__39                                                                       |     8|
|1805  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4                                                                                                  |  8866|
+------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:29 ; elapsed = 00:03:31 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 686067 ; free virtual = 956105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:29 ; elapsed = 00:03:31 . Memory (MB): peak = 4628.547 ; gain = 2195.848 ; free physical = 686138 ; free virtual = 956176
Synthesis Optimization Complete : Time (s): cpu = 00:03:29 ; elapsed = 00:03:31 . Memory (MB): peak = 4628.555 ; gain = 2195.848 ; free physical = 686142 ; free virtual = 956180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4628.555 ; gain = 0.000 ; free physical = 686552 ; free virtual = 956590
INFO: [Netlist 29-17] Analyzing 3246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4699.449 ; gain = 0.000 ; free physical = 686579 ; free virtual = 956621
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 800 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: f74f3493
INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:49 . Memory (MB): peak = 4699.449 ; gain = 2290.637 ; free physical = 686562 ; free virtual = 956604
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4266.006; main = 4018.840; forked = 369.678
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5596.832; main = 4699.453; forked = 968.281
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4763.480 ; gain = 64.031 ; free physical = 686625 ; free virtual = 956667

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19cbe2b8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:12 . Memory (MB): peak = 5143.871 ; gain = 380.391 ; free physical = 687509 ; free virtual = 957550

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1962a47b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687367 ; free virtual = 957409
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e2701e49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687384 ; free virtual = 957426
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8d2ce64

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687384 ; free virtual = 957426
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f68dec38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687288 ; free virtual = 957329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 167e94696

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687389 ; free virtual = 957431
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              11  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16b5f1398

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687390 ; free virtual = 957432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16b5f1398

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687324 ; free virtual = 957366

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b5f1398

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687324 ; free virtual = 957366

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687324 ; free virtual = 957366
Ending Netlist Obfuscation Task | Checksum: 16b5f1398

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5261.824 ; gain = 0.000 ; free physical = 687324 ; free virtual = 957366
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:23 . Memory (MB): peak = 5261.824 ; gain = 562.375 ; free physical = 687324 ; free virtual = 957366
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 02:22:58 2025...
