|top_level
clk => clk_div:U_CLK_DIV.clk_in
rst => clk_div:U_CLK_DIV.rst
rst => datapath:datapath.rst
rst => controler:controler.rst
switch[0] => input1[0].DATAB
switch[0] => input2.DATAB
switch[1] => input1[1].DATAB
switch[1] => input2.DATAB
switch[2] => input1[2].DATAB
switch[2] => input2.DATAB
switch[3] => input1[3].DATAB
switch[3] => input2.DATAB
switch[4] => input1[4].DATAB
switch[4] => input2.DATAB
switch[5] => input1[5].DATAB
switch[5] => input2.DATAB
switch[6] => input1[6].DATAB
switch[6] => input2.DATAB
switch[7] => input1[7].DATAB
switch[7] => input2.DATAB
switch[8] => ~NO_FANOUT~
switch[9] => ~NO_FANOUT~
button[0] => ~NO_FANOUT~
button[1] => process_0.IN0
button[1] => process_0.IN1
button[2] => process_0.IN1
button[2] => process_0.IN1
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led0_dp <= <VCC>
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led1_dp <= <VCC>
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led2_dp <= <VCC>
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]
led3_dp <= <VCC>


|top_level|decoder7seg:U_LED3
input[0] => Equal0.IN3
input[0] => Equal1.IN3
input[0] => Equal2.IN2
input[0] => Equal3.IN3
input[0] => Equal4.IN2
input[0] => Equal5.IN3
input[0] => Equal6.IN1
input[0] => Equal7.IN3
input[0] => Equal8.IN2
input[0] => Equal9.IN3
input[0] => Equal10.IN1
input[0] => Equal11.IN3
input[0] => Equal12.IN1
input[0] => Equal13.IN3
input[0] => Equal14.IN0
input[0] => Equal15.IN3
input[1] => Equal0.IN2
input[1] => Equal1.IN2
input[1] => Equal2.IN3
input[1] => Equal3.IN2
input[1] => Equal4.IN1
input[1] => Equal5.IN1
input[1] => Equal6.IN3
input[1] => Equal7.IN2
input[1] => Equal8.IN1
input[1] => Equal9.IN1
input[1] => Equal10.IN3
input[1] => Equal11.IN2
input[1] => Equal12.IN0
input[1] => Equal13.IN0
input[1] => Equal14.IN3
input[1] => Equal15.IN2
input[2] => Equal0.IN1
input[2] => Equal1.IN1
input[2] => Equal2.IN1
input[2] => Equal3.IN1
input[2] => Equal4.IN3
input[2] => Equal5.IN2
input[2] => Equal6.IN2
input[2] => Equal7.IN1
input[2] => Equal8.IN0
input[2] => Equal9.IN0
input[2] => Equal10.IN0
input[2] => Equal11.IN0
input[2] => Equal12.IN3
input[2] => Equal13.IN2
input[2] => Equal14.IN2
input[2] => Equal15.IN1
input[3] => Equal0.IN0
input[3] => Equal1.IN0
input[3] => Equal2.IN0
input[3] => Equal3.IN0
input[3] => Equal4.IN0
input[3] => Equal5.IN0
input[3] => Equal6.IN0
input[3] => Equal7.IN0
input[3] => Equal8.IN3
input[3] => Equal9.IN2
input[3] => Equal10.IN2
input[3] => Equal11.IN1
input[3] => Equal12.IN2
input[3] => Equal13.IN1
input[3] => Equal14.IN1
input[3] => Equal15.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED2
input[0] => Equal0.IN3
input[0] => Equal1.IN3
input[0] => Equal2.IN2
input[0] => Equal3.IN3
input[0] => Equal4.IN2
input[0] => Equal5.IN3
input[0] => Equal6.IN1
input[0] => Equal7.IN3
input[0] => Equal8.IN2
input[0] => Equal9.IN3
input[0] => Equal10.IN1
input[0] => Equal11.IN3
input[0] => Equal12.IN1
input[0] => Equal13.IN3
input[0] => Equal14.IN0
input[0] => Equal15.IN3
input[1] => Equal0.IN2
input[1] => Equal1.IN2
input[1] => Equal2.IN3
input[1] => Equal3.IN2
input[1] => Equal4.IN1
input[1] => Equal5.IN1
input[1] => Equal6.IN3
input[1] => Equal7.IN2
input[1] => Equal8.IN1
input[1] => Equal9.IN1
input[1] => Equal10.IN3
input[1] => Equal11.IN2
input[1] => Equal12.IN0
input[1] => Equal13.IN0
input[1] => Equal14.IN3
input[1] => Equal15.IN2
input[2] => Equal0.IN1
input[2] => Equal1.IN1
input[2] => Equal2.IN1
input[2] => Equal3.IN1
input[2] => Equal4.IN3
input[2] => Equal5.IN2
input[2] => Equal6.IN2
input[2] => Equal7.IN1
input[2] => Equal8.IN0
input[2] => Equal9.IN0
input[2] => Equal10.IN0
input[2] => Equal11.IN0
input[2] => Equal12.IN3
input[2] => Equal13.IN2
input[2] => Equal14.IN2
input[2] => Equal15.IN1
input[3] => Equal0.IN0
input[3] => Equal1.IN0
input[3] => Equal2.IN0
input[3] => Equal3.IN0
input[3] => Equal4.IN0
input[3] => Equal5.IN0
input[3] => Equal6.IN0
input[3] => Equal7.IN0
input[3] => Equal8.IN3
input[3] => Equal9.IN2
input[3] => Equal10.IN2
input[3] => Equal11.IN1
input[3] => Equal12.IN2
input[3] => Equal13.IN1
input[3] => Equal14.IN1
input[3] => Equal15.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED1
input[0] => Equal0.IN3
input[0] => Equal1.IN3
input[0] => Equal2.IN2
input[0] => Equal3.IN3
input[0] => Equal4.IN2
input[0] => Equal5.IN3
input[0] => Equal6.IN1
input[0] => Equal7.IN3
input[0] => Equal8.IN2
input[0] => Equal9.IN3
input[0] => Equal10.IN1
input[0] => Equal11.IN3
input[0] => Equal12.IN1
input[0] => Equal13.IN3
input[0] => Equal14.IN0
input[0] => Equal15.IN3
input[1] => Equal0.IN2
input[1] => Equal1.IN2
input[1] => Equal2.IN3
input[1] => Equal3.IN2
input[1] => Equal4.IN1
input[1] => Equal5.IN1
input[1] => Equal6.IN3
input[1] => Equal7.IN2
input[1] => Equal8.IN1
input[1] => Equal9.IN1
input[1] => Equal10.IN3
input[1] => Equal11.IN2
input[1] => Equal12.IN0
input[1] => Equal13.IN0
input[1] => Equal14.IN3
input[1] => Equal15.IN2
input[2] => Equal0.IN1
input[2] => Equal1.IN1
input[2] => Equal2.IN1
input[2] => Equal3.IN1
input[2] => Equal4.IN3
input[2] => Equal5.IN2
input[2] => Equal6.IN2
input[2] => Equal7.IN1
input[2] => Equal8.IN0
input[2] => Equal9.IN0
input[2] => Equal10.IN0
input[2] => Equal11.IN0
input[2] => Equal12.IN3
input[2] => Equal13.IN2
input[2] => Equal14.IN2
input[2] => Equal15.IN1
input[3] => Equal0.IN0
input[3] => Equal1.IN0
input[3] => Equal2.IN0
input[3] => Equal3.IN0
input[3] => Equal4.IN0
input[3] => Equal5.IN0
input[3] => Equal6.IN0
input[3] => Equal7.IN0
input[3] => Equal8.IN3
input[3] => Equal9.IN2
input[3] => Equal10.IN2
input[3] => Equal11.IN1
input[3] => Equal12.IN2
input[3] => Equal13.IN1
input[3] => Equal14.IN1
input[3] => Equal15.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED0
input[0] => Equal0.IN3
input[0] => Equal1.IN3
input[0] => Equal2.IN2
input[0] => Equal3.IN3
input[0] => Equal4.IN2
input[0] => Equal5.IN3
input[0] => Equal6.IN1
input[0] => Equal7.IN3
input[0] => Equal8.IN2
input[0] => Equal9.IN3
input[0] => Equal10.IN1
input[0] => Equal11.IN3
input[0] => Equal12.IN1
input[0] => Equal13.IN3
input[0] => Equal14.IN0
input[0] => Equal15.IN3
input[1] => Equal0.IN2
input[1] => Equal1.IN2
input[1] => Equal2.IN3
input[1] => Equal3.IN2
input[1] => Equal4.IN1
input[1] => Equal5.IN1
input[1] => Equal6.IN3
input[1] => Equal7.IN2
input[1] => Equal8.IN1
input[1] => Equal9.IN1
input[1] => Equal10.IN3
input[1] => Equal11.IN2
input[1] => Equal12.IN0
input[1] => Equal13.IN0
input[1] => Equal14.IN3
input[1] => Equal15.IN2
input[2] => Equal0.IN1
input[2] => Equal1.IN1
input[2] => Equal2.IN1
input[2] => Equal3.IN1
input[2] => Equal4.IN3
input[2] => Equal5.IN2
input[2] => Equal6.IN2
input[2] => Equal7.IN1
input[2] => Equal8.IN0
input[2] => Equal9.IN0
input[2] => Equal10.IN0
input[2] => Equal11.IN0
input[2] => Equal12.IN3
input[2] => Equal13.IN2
input[2] => Equal14.IN2
input[2] => Equal15.IN1
input[3] => Equal0.IN0
input[3] => Equal1.IN0
input[3] => Equal2.IN0
input[3] => Equal3.IN0
input[3] => Equal4.IN0
input[3] => Equal5.IN0
input[3] => Equal6.IN0
input[3] => Equal7.IN0
input[3] => Equal8.IN3
input[3] => Equal9.IN2
input[3] => Equal10.IN2
input[3] => Equal11.IN1
input[3] => Equal12.IN2
input[3] => Equal13.IN1
input[3] => Equal14.IN1
input[3] => Equal15.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|clk_div:U_CLK_DIV
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => clk_en.CLK
clk_out <= clk_en.DB_MAX_OUTPUT_PORT_TYPE
rst => count[0].ACLR
rst => count[1].ACLR
rst => clk_en.ACLR


|top_level|datapath:datapath
clk => eight_bit_reg:ir.clk
clk => eight_bit_reg:a.clk
clk => eight_bit_reg:d.clk
clk => eight_bit_reg:spL.clk
clk => eight_bit_reg:spH.clk
clk => eight_bit_reg:xL.clk
clk => eight_bit_reg:xH.clk
clk => eight_bit_reg:pcL.clk
clk => eight_bit_reg:pcH.clk
clk => eight_bit_reg:arL.clk
clk => eight_bit_reg:arH.clk
clk => eight_bit_reg:b.clk
clk => one_bit_reg:c_flag.clk
clk => one_bit_reg:v_flag.clk
clk => one_bit_reg:s_flag.clk
clk => one_bit_reg:z_flag.clk
clk => eight_bit_reg:in_to_ex_reg.clk
clk => eight_bit_reg:ex_to_in_reg.clk
clk => mult:ram.clock
clk => eight_bit_reg:outport1_reg.clk
clk => eight_bit_reg:outport2_reg.clk
clk => eight_bit_reg:inport1_reg.clk
clk => eight_bit_reg:inport2_reg.clk
rst => eight_bit_reg:ir.rst
rst => eight_bit_reg:a.rst
rst => eight_bit_reg:d.rst
rst => eight_bit_reg:spL.rst
rst => eight_bit_reg:spH.rst
rst => eight_bit_reg:xL.rst
rst => eight_bit_reg:xH.rst
rst => eight_bit_reg:pcL.rst
rst => eight_bit_reg:pcH.rst
rst => eight_bit_reg:arL.rst
rst => eight_bit_reg:arH.rst
rst => eight_bit_reg:b.rst
rst => one_bit_reg:c_flag.rst
rst => one_bit_reg:v_flag.rst
rst => one_bit_reg:s_flag.rst
rst => one_bit_reg:z_flag.rst
rst => eight_bit_reg:in_to_ex_reg.rst
rst => eight_bit_reg:ex_to_in_reg.rst
inport1[0] => eight_bit_reg:inport1_reg.input[0]
inport1[1] => eight_bit_reg:inport1_reg.input[1]
inport1[2] => eight_bit_reg:inport1_reg.input[2]
inport1[3] => eight_bit_reg:inport1_reg.input[3]
inport1[4] => eight_bit_reg:inport1_reg.input[4]
inport1[5] => eight_bit_reg:inport1_reg.input[5]
inport1[6] => eight_bit_reg:inport1_reg.input[6]
inport1[7] => eight_bit_reg:inport1_reg.input[7]
inport2[0] => eight_bit_reg:inport2_reg.input[0]
inport2[1] => eight_bit_reg:inport2_reg.input[1]
inport2[2] => eight_bit_reg:inport2_reg.input[2]
inport2[3] => eight_bit_reg:inport2_reg.input[3]
inport2[4] => eight_bit_reg:inport2_reg.input[4]
inport2[5] => eight_bit_reg:inport2_reg.input[5]
inport2[6] => eight_bit_reg:inport2_reg.input[6]
inport2[7] => eight_bit_reg:inport2_reg.input[7]
outport1[0] <= eight_bit_reg:outport1_reg.output[0]
outport1[1] <= eight_bit_reg:outport1_reg.output[1]
outport1[2] <= eight_bit_reg:outport1_reg.output[2]
outport1[3] <= eight_bit_reg:outport1_reg.output[3]
outport1[4] <= eight_bit_reg:outport1_reg.output[4]
outport1[5] <= eight_bit_reg:outport1_reg.output[5]
outport1[6] <= eight_bit_reg:outport1_reg.output[6]
outport1[7] <= eight_bit_reg:outport1_reg.output[7]
outport2[0] <= eight_bit_reg:outport2_reg.output[0]
outport2[1] <= eight_bit_reg:outport2_reg.output[1]
outport2[2] <= eight_bit_reg:outport2_reg.output[2]
outport2[3] <= eight_bit_reg:outport2_reg.output[3]
outport2[4] <= eight_bit_reg:outport2_reg.output[4]
outport2[5] <= eight_bit_reg:outport2_reg.output[5]
outport2[6] <= eight_bit_reg:outport2_reg.output[6]
outport2[7] <= eight_bit_reg:outport2_reg.output[7]
ir_out[0] <= eight_bit_reg:ir.output[0]
ir_out[1] <= eight_bit_reg:ir.output[1]
ir_out[2] <= eight_bit_reg:ir.output[2]
ir_out[3] <= eight_bit_reg:ir.output[3]
ir_out[4] <= eight_bit_reg:ir.output[4]
ir_out[5] <= eight_bit_reg:ir.output[5]
ir_out[6] <= eight_bit_reg:ir.output[6]
ir_out[7] <= eight_bit_reg:ir.output[7]
a_en => eight_bit_reg:a.enable
d_en => eight_bit_reg:d.enable
ir_en => eight_bit_reg:ir.enable
spL_en => eight_bit_reg:spL.enable
spH_en => eight_bit_reg:spH.enable
xL_en => eight_bit_reg:xL.enable
xH_en => eight_bit_reg:xH.enable
pcL_en => eight_bit_reg:pcL.enable
pcH_en => eight_bit_reg:pcH.enable
arL_en => eight_bit_reg:arL.enable
arH_en => eight_bit_reg:arH.enable
inB_sel[0] => eight_bus:in_bus.sel[0]
inB_sel[1] => eight_bus:in_bus.sel[1]
inB_sel[2] => eight_bus:in_bus.sel[2]
inB_sel[3] => eight_bus:in_bus.sel[3]
alu_sel[0] => alu:alu.sel[0]
alu_sel[1] => alu:alu.sel[1]
alu_sel[2] => alu:alu.sel[2]
alu_sel[3] => alu:alu.sel[3]
alu_sel[4] => alu:alu.sel[4]
alu_sel[5] => alu:alu.sel[5]
b_en => eight_bit_reg:b.enable
x_in_sel[0] => three_to_one_mux:xL_mux.sel[0]
x_in_sel[0] => three_to_one_mux:xH_mux.sel[0]
x_in_sel[1] => three_to_one_mux:xL_mux.sel[1]
x_in_sel[1] => three_to_one_mux:xH_mux.sel[1]
x_add_sel[0] => three_to_one_mux:x_adder_mux.sel[0]
x_add_sel[1] => three_to_one_mux:x_adder_mux.sel[1]
sp_in_sel[0] => three_to_one_mux:spL_mux.sel[0]
sp_in_sel[0] => three_to_one_mux:spH_mux.sel[0]
sp_in_sel[1] => three_to_one_mux:spL_mux.sel[1]
sp_in_sel[1] => three_to_one_mux:spH_mux.sel[1]
sp_add_sel[0] => three_to_one_mux:sp_adder_mux.sel[0]
sp_add_sel[1] => three_to_one_mux:sp_adder_mux.sel[1]
addr_bs_sel[0] => sixteen_bus:adr_bus.sel[0]
addr_bs_sel[1] => sixteen_bus:adr_bus.sel[1]
c_en => one_bit_reg:c_flag.enable
v_en => one_bit_reg:v_flag.enable
s_en => one_bit_reg:s_flag.enable
z_en => one_bit_reg:z_flag.enable
c_out <= one_bit_reg:c_flag.output
v_out <= one_bit_reg:v_flag.output
s_out <= one_bit_reg:s_flag.output
z_out <= one_bit_reg:z_flag.output
outport1_en => out1_reg_en.IN0
outport2_en => out2_reg_en.IN0
pcL_in_sel[0] => three_to_one_mux:pcL_mux.sel[0]
pcL_in_sel[1] => three_to_one_mux:pcL_mux.sel[1]
pcH_in_sel[0] => three_to_one_mux:pcH_mux.sel[0]
pcH_in_sel[1] => three_to_one_mux:pcH_mux.sel[1]
pc_add_sel[0] => three_to_one_mux:pc_adder_mux.sel[0]
pc_add_sel[1] => three_to_one_mux:pc_adder_mux.sel[1]
adrB_sel[0] => three_to_one_mux:adrL_mux.sel[0]
adrB_sel[0] => three_to_one_mux:adrH_mux.sel[0]
adrB_sel[1] => three_to_one_mux:adrL_mux.sel[1]
adrB_sel[1] => three_to_one_mux:adrH_mux.sel[1]
adrB_sel[2] => ~NO_FANOUT~
adrB_sel[3] => ~NO_FANOUT~
adrB_out[0] <= sixteen_bus:adr_bus.output[0]
adrB_out[1] <= sixteen_bus:adr_bus.output[1]
adrB_out[2] <= sixteen_bus:adr_bus.output[2]
adrB_out[3] <= sixteen_bus:adr_bus.output[3]
adrB_out[4] <= sixteen_bus:adr_bus.output[4]
adrB_out[5] <= sixteen_bus:adr_bus.output[5]
adrB_out[6] <= sixteen_bus:adr_bus.output[6]
adrB_out[7] <= sixteen_bus:adr_bus.output[7]
adrB_out[8] <= sixteen_bus:adr_bus.output[8]
adrB_out[9] <= sixteen_bus:adr_bus.output[9]
adrB_out[10] <= sixteen_bus:adr_bus.output[10]
adrB_out[11] <= sixteen_bus:adr_bus.output[11]
adrB_out[12] <= sixteen_bus:adr_bus.output[12]
adrB_out[13] <= sixteen_bus:adr_bus.output[13]
adrB_out[14] <= sixteen_bus:adr_bus.output[14]
adrB_out[15] <= sixteen_bus:adr_bus.output[15]
in_t_ex_en => eight_bit_reg:in_to_ex_reg.enable
ex_t_in_en => eight_bit_reg:ex_to_in_reg.enable
exB_sel[0] => eight_bus:ex_bus.sel[0]
exB_sel[1] => eight_bus:ex_bus.sel[1]
exB_sel[2] => eight_bus:ex_bus.sel[2]
exB_sel[3] => eight_bus:ex_bus.sel[3]
read_en => mem_decoder:mem_decoder.read_en
read_en => eight_bit_reg:inport1_reg.enable
read_en => eight_bit_reg:inport2_reg.enable
write_en => out1_reg_en.IN1
write_en => out2_reg_en.IN1
write_en => mem_decoder:mem_decoder.write_en


|top_level|datapath:datapath|eight_bit_reg:ir
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:a
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:d
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:spL
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:spH
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:xL
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:xH
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:pcL
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:pcH
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:arL
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:arH
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:b
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|one_bit_reg:c_flag
input => output~reg0.DATAIN
enable => output~reg0.ENA
clk => output~reg0.CLK
rst => output~reg0.ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|one_bit_reg:v_flag
input => output~reg0.DATAIN
enable => output~reg0.ENA
clk => output~reg0.CLK
rst => output~reg0.ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|one_bit_reg:s_flag
input => output~reg0.DATAIN
enable => output~reg0.ENA
clk => output~reg0.CLK
rst => output~reg0.ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|one_bit_reg:z_flag
input => output~reg0.DATAIN
enable => output~reg0.ENA
clk => output~reg0.CLK
rst => output~reg0.ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:in_to_ex_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:ex_to_in_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bus:in_bus
input[0][0] => Mux7.IN16
input[0][1] => Mux6.IN16
input[0][2] => Mux5.IN16
input[0][3] => Mux4.IN16
input[0][4] => Mux3.IN16
input[0][5] => Mux2.IN16
input[0][6] => Mux1.IN16
input[0][7] => Mux0.IN16
input[1][0] => Mux7.IN17
input[1][1] => Mux6.IN17
input[1][2] => Mux5.IN17
input[1][3] => Mux4.IN17
input[1][4] => Mux3.IN17
input[1][5] => Mux2.IN17
input[1][6] => Mux1.IN17
input[1][7] => Mux0.IN17
input[2][0] => Mux7.IN18
input[2][1] => Mux6.IN18
input[2][2] => Mux5.IN18
input[2][3] => Mux4.IN18
input[2][4] => Mux3.IN18
input[2][5] => Mux2.IN18
input[2][6] => Mux1.IN18
input[2][7] => Mux0.IN18
input[3][0] => Mux7.IN19
input[3][1] => Mux6.IN19
input[3][2] => Mux5.IN19
input[3][3] => Mux4.IN19
input[3][4] => Mux3.IN19
input[3][5] => Mux2.IN19
input[3][6] => Mux1.IN19
input[3][7] => Mux0.IN19
input[4][0] => Mux7.IN12
input[4][1] => Mux6.IN12
input[4][2] => Mux5.IN12
input[4][3] => Mux4.IN12
input[4][4] => Mux3.IN12
input[4][5] => Mux2.IN12
input[4][6] => Mux1.IN12
input[4][7] => Mux0.IN12
input[5][0] => Mux7.IN13
input[5][1] => Mux6.IN13
input[5][2] => Mux5.IN13
input[5][3] => Mux4.IN13
input[5][4] => Mux3.IN13
input[5][5] => Mux2.IN13
input[5][6] => Mux1.IN13
input[5][7] => Mux0.IN13
input[6][0] => Mux7.IN14
input[6][1] => Mux6.IN14
input[6][2] => Mux5.IN14
input[6][3] => Mux4.IN14
input[6][4] => Mux3.IN14
input[6][5] => Mux2.IN14
input[6][6] => Mux1.IN14
input[6][7] => Mux0.IN14
input[7][0] => Mux7.IN15
input[7][1] => Mux6.IN15
input[7][2] => Mux5.IN15
input[7][3] => Mux4.IN15
input[7][4] => Mux3.IN15
input[7][5] => Mux2.IN15
input[7][6] => Mux1.IN15
input[7][7] => Mux0.IN15
input[8][0] => Mux7.IN8
input[8][1] => Mux6.IN8
input[8][2] => Mux5.IN8
input[8][3] => Mux4.IN8
input[8][4] => Mux3.IN8
input[8][5] => Mux2.IN8
input[8][6] => Mux1.IN8
input[8][7] => Mux0.IN8
input[9][0] => Mux7.IN9
input[9][1] => Mux6.IN9
input[9][2] => Mux5.IN9
input[9][3] => Mux4.IN9
input[9][4] => Mux3.IN9
input[9][5] => Mux2.IN9
input[9][6] => Mux1.IN9
input[9][7] => Mux0.IN9
input[10][0] => Mux7.IN10
input[10][1] => Mux6.IN10
input[10][2] => Mux5.IN10
input[10][3] => Mux4.IN10
input[10][4] => Mux3.IN10
input[10][5] => Mux2.IN10
input[10][6] => Mux1.IN10
input[10][7] => Mux0.IN10
input[11][0] => Mux7.IN11
input[11][1] => Mux6.IN11
input[11][2] => Mux5.IN11
input[11][3] => Mux4.IN11
input[11][4] => Mux3.IN11
input[11][5] => Mux2.IN11
input[11][6] => Mux1.IN11
input[11][7] => Mux0.IN11
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[2] => Add0.IN0
sel[3] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bus:ex_bus
input[0][0] => Mux7.IN16
input[0][1] => Mux6.IN16
input[0][2] => Mux5.IN16
input[0][3] => Mux4.IN16
input[0][4] => Mux3.IN16
input[0][5] => Mux2.IN16
input[0][6] => Mux1.IN16
input[0][7] => Mux0.IN16
input[1][0] => Mux7.IN17
input[1][1] => Mux6.IN17
input[1][2] => Mux5.IN17
input[1][3] => Mux4.IN17
input[1][4] => Mux3.IN17
input[1][5] => Mux2.IN17
input[1][6] => Mux1.IN17
input[1][7] => Mux0.IN17
input[2][0] => Mux7.IN18
input[2][1] => Mux6.IN18
input[2][2] => Mux5.IN18
input[2][3] => Mux4.IN18
input[2][4] => Mux3.IN18
input[2][5] => Mux2.IN18
input[2][6] => Mux1.IN18
input[2][7] => Mux0.IN18
input[3][0] => Mux7.IN19
input[3][1] => Mux6.IN19
input[3][2] => Mux5.IN19
input[3][3] => Mux4.IN19
input[3][4] => Mux3.IN19
input[3][5] => Mux2.IN19
input[3][6] => Mux1.IN19
input[3][7] => Mux0.IN19
input[4][0] => Mux7.IN12
input[4][1] => Mux6.IN12
input[4][2] => Mux5.IN12
input[4][3] => Mux4.IN12
input[4][4] => Mux3.IN12
input[4][5] => Mux2.IN12
input[4][6] => Mux1.IN12
input[4][7] => Mux0.IN12
input[5][0] => Mux7.IN13
input[5][1] => Mux6.IN13
input[5][2] => Mux5.IN13
input[5][3] => Mux4.IN13
input[5][4] => Mux3.IN13
input[5][5] => Mux2.IN13
input[5][6] => Mux1.IN13
input[5][7] => Mux0.IN13
input[6][0] => Mux7.IN14
input[6][1] => Mux6.IN14
input[6][2] => Mux5.IN14
input[6][3] => Mux4.IN14
input[6][4] => Mux3.IN14
input[6][5] => Mux2.IN14
input[6][6] => Mux1.IN14
input[6][7] => Mux0.IN14
input[7][0] => Mux7.IN15
input[7][1] => Mux6.IN15
input[7][2] => Mux5.IN15
input[7][3] => Mux4.IN15
input[7][4] => Mux3.IN15
input[7][5] => Mux2.IN15
input[7][6] => Mux1.IN15
input[7][7] => Mux0.IN15
input[8][0] => Mux7.IN8
input[8][1] => Mux6.IN8
input[8][2] => Mux5.IN8
input[8][3] => Mux4.IN8
input[8][4] => Mux3.IN8
input[8][5] => Mux2.IN8
input[8][6] => Mux1.IN8
input[8][7] => Mux0.IN8
input[9][0] => Mux7.IN9
input[9][1] => Mux6.IN9
input[9][2] => Mux5.IN9
input[9][3] => Mux4.IN9
input[9][4] => Mux3.IN9
input[9][5] => Mux2.IN9
input[9][6] => Mux1.IN9
input[9][7] => Mux0.IN9
input[10][0] => Mux7.IN10
input[10][1] => Mux6.IN10
input[10][2] => Mux5.IN10
input[10][3] => Mux4.IN10
input[10][4] => Mux3.IN10
input[10][5] => Mux2.IN10
input[10][6] => Mux1.IN10
input[10][7] => Mux0.IN10
input[11][0] => Mux7.IN11
input[11][1] => Mux6.IN11
input[11][2] => Mux5.IN11
input[11][3] => Mux4.IN11
input[11][4] => Mux3.IN11
input[11][5] => Mux2.IN11
input[11][6] => Mux1.IN11
input[11][7] => Mux0.IN11
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[2] => Add0.IN0
sel[3] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|sixteen_bus:adr_bus
input[0][0] => Mux15.IN16
input[0][1] => Mux14.IN16
input[0][2] => Mux13.IN16
input[0][3] => Mux12.IN16
input[0][4] => Mux11.IN16
input[0][5] => Mux10.IN16
input[0][6] => Mux9.IN16
input[0][7] => Mux8.IN16
input[0][8] => Mux7.IN16
input[0][9] => Mux6.IN16
input[0][10] => Mux5.IN16
input[0][11] => Mux4.IN16
input[0][12] => Mux3.IN16
input[0][13] => Mux2.IN16
input[0][14] => Mux1.IN16
input[0][15] => Mux0.IN16
input[1][0] => Mux15.IN17
input[1][1] => Mux14.IN17
input[1][2] => Mux13.IN17
input[1][3] => Mux12.IN17
input[1][4] => Mux11.IN17
input[1][5] => Mux10.IN17
input[1][6] => Mux9.IN17
input[1][7] => Mux8.IN17
input[1][8] => Mux7.IN17
input[1][9] => Mux6.IN17
input[1][10] => Mux5.IN17
input[1][11] => Mux4.IN17
input[1][12] => Mux3.IN17
input[1][13] => Mux2.IN17
input[1][14] => Mux1.IN17
input[1][15] => Mux0.IN17
input[2][0] => Mux15.IN18
input[2][1] => Mux14.IN18
input[2][2] => Mux13.IN18
input[2][3] => Mux12.IN18
input[2][4] => Mux11.IN18
input[2][5] => Mux10.IN18
input[2][6] => Mux9.IN18
input[2][7] => Mux8.IN18
input[2][8] => Mux7.IN18
input[2][9] => Mux6.IN18
input[2][10] => Mux5.IN18
input[2][11] => Mux4.IN18
input[2][12] => Mux3.IN18
input[2][13] => Mux2.IN18
input[2][14] => Mux1.IN18
input[2][15] => Mux0.IN18
input[3][0] => Mux15.IN19
input[3][1] => Mux14.IN19
input[3][2] => Mux13.IN19
input[3][3] => Mux12.IN19
input[3][4] => Mux11.IN19
input[3][5] => Mux10.IN19
input[3][6] => Mux9.IN19
input[3][7] => Mux8.IN19
input[3][8] => Mux7.IN19
input[3][9] => Mux6.IN19
input[3][10] => Mux5.IN19
input[3][11] => Mux4.IN19
input[3][12] => Mux3.IN19
input[3][13] => Mux2.IN19
input[3][14] => Mux1.IN19
input[3][15] => Mux0.IN19
input[4][0] => Mux15.IN12
input[4][1] => Mux14.IN12
input[4][2] => Mux13.IN12
input[4][3] => Mux12.IN12
input[4][4] => Mux11.IN12
input[4][5] => Mux10.IN12
input[4][6] => Mux9.IN12
input[4][7] => Mux8.IN12
input[4][8] => Mux7.IN12
input[4][9] => Mux6.IN12
input[4][10] => Mux5.IN12
input[4][11] => Mux4.IN12
input[4][12] => Mux3.IN12
input[4][13] => Mux2.IN12
input[4][14] => Mux1.IN12
input[4][15] => Mux0.IN12
input[5][0] => Mux15.IN13
input[5][1] => Mux14.IN13
input[5][2] => Mux13.IN13
input[5][3] => Mux12.IN13
input[5][4] => Mux11.IN13
input[5][5] => Mux10.IN13
input[5][6] => Mux9.IN13
input[5][7] => Mux8.IN13
input[5][8] => Mux7.IN13
input[5][9] => Mux6.IN13
input[5][10] => Mux5.IN13
input[5][11] => Mux4.IN13
input[5][12] => Mux3.IN13
input[5][13] => Mux2.IN13
input[5][14] => Mux1.IN13
input[5][15] => Mux0.IN13
input[6][0] => Mux15.IN14
input[6][1] => Mux14.IN14
input[6][2] => Mux13.IN14
input[6][3] => Mux12.IN14
input[6][4] => Mux11.IN14
input[6][5] => Mux10.IN14
input[6][6] => Mux9.IN14
input[6][7] => Mux8.IN14
input[6][8] => Mux7.IN14
input[6][9] => Mux6.IN14
input[6][10] => Mux5.IN14
input[6][11] => Mux4.IN14
input[6][12] => Mux3.IN14
input[6][13] => Mux2.IN14
input[6][14] => Mux1.IN14
input[6][15] => Mux0.IN14
input[7][0] => Mux15.IN15
input[7][1] => Mux14.IN15
input[7][2] => Mux13.IN15
input[7][3] => Mux12.IN15
input[7][4] => Mux11.IN15
input[7][5] => Mux10.IN15
input[7][6] => Mux9.IN15
input[7][7] => Mux8.IN15
input[7][8] => Mux7.IN15
input[7][9] => Mux6.IN15
input[7][10] => Mux5.IN15
input[7][11] => Mux4.IN15
input[7][12] => Mux3.IN15
input[7][13] => Mux2.IN15
input[7][14] => Mux1.IN15
input[7][15] => Mux0.IN15
input[8][0] => Mux15.IN8
input[8][1] => Mux14.IN8
input[8][2] => Mux13.IN8
input[8][3] => Mux12.IN8
input[8][4] => Mux11.IN8
input[8][5] => Mux10.IN8
input[8][6] => Mux9.IN8
input[8][7] => Mux8.IN8
input[8][8] => Mux7.IN8
input[8][9] => Mux6.IN8
input[8][10] => Mux5.IN8
input[8][11] => Mux4.IN8
input[8][12] => Mux3.IN8
input[8][13] => Mux2.IN8
input[8][14] => Mux1.IN8
input[8][15] => Mux0.IN8
input[9][0] => Mux15.IN9
input[9][1] => Mux14.IN9
input[9][2] => Mux13.IN9
input[9][3] => Mux12.IN9
input[9][4] => Mux11.IN9
input[9][5] => Mux10.IN9
input[9][6] => Mux9.IN9
input[9][7] => Mux8.IN9
input[9][8] => Mux7.IN9
input[9][9] => Mux6.IN9
input[9][10] => Mux5.IN9
input[9][11] => Mux4.IN9
input[9][12] => Mux3.IN9
input[9][13] => Mux2.IN9
input[9][14] => Mux1.IN9
input[9][15] => Mux0.IN9
input[10][0] => Mux15.IN10
input[10][1] => Mux14.IN10
input[10][2] => Mux13.IN10
input[10][3] => Mux12.IN10
input[10][4] => Mux11.IN10
input[10][5] => Mux10.IN10
input[10][6] => Mux9.IN10
input[10][7] => Mux8.IN10
input[10][8] => Mux7.IN10
input[10][9] => Mux6.IN10
input[10][10] => Mux5.IN10
input[10][11] => Mux4.IN10
input[10][12] => Mux3.IN10
input[10][13] => Mux2.IN10
input[10][14] => Mux1.IN10
input[10][15] => Mux0.IN10
input[11][0] => Mux15.IN11
input[11][1] => Mux14.IN11
input[11][2] => Mux13.IN11
input[11][3] => Mux12.IN11
input[11][4] => Mux11.IN11
input[11][5] => Mux10.IN11
input[11][6] => Mux9.IN11
input[11][7] => Mux8.IN11
input[11][8] => Mux7.IN11
input[11][9] => Mux6.IN11
input[11][10] => Mux5.IN11
input[11][11] => Mux4.IN11
input[11][12] => Mux3.IN11
input[11][13] => Mux2.IN11
input[11][14] => Mux1.IN11
input[11][15] => Mux0.IN11
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[2] => Add0.IN0
sel[3] => Add0.IN2
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|alu:alu
input1[0] => Add0.IN8
input1[0] => LessThan0.IN16
input1[0] => Add2.IN16
input1[0] => temp.IN0
input1[0] => temp.IN0
input1[0] => temp.IN0
input1[0] => Add4.IN16
input1[0] => Add5.IN16
input1[0] => Mult0.IN7
input1[0] => Mux6.IN59
input1[0] => Mux6.IN60
input1[0] => Mux7.IN21
input1[0] => Mux7.IN22
input1[0] => Mux7.IN23
input1[0] => Mux7.IN24
input1[0] => Mux7.IN25
input1[0] => Mux7.IN26
input1[0] => Mux7.IN27
input1[0] => Mux7.IN28
input1[0] => Mux7.IN29
input1[0] => Mux7.IN30
input1[0] => Mux7.IN31
input1[0] => Mux7.IN32
input1[0] => Mux7.IN33
input1[0] => Mux7.IN34
input1[0] => Mux7.IN35
input1[0] => Mux7.IN36
input1[0] => Mux7.IN37
input1[0] => Mux7.IN38
input1[0] => Mux7.IN39
input1[0] => Mux7.IN40
input1[0] => Mux7.IN41
input1[0] => Mux7.IN42
input1[0] => Mux7.IN43
input1[0] => Mux7.IN44
input1[0] => Mux7.IN45
input1[0] => Mux7.IN46
input1[0] => Mux7.IN47
input1[0] => Mux7.IN48
input1[0] => Mux7.IN49
input1[0] => Mux7.IN50
input1[0] => Mux7.IN51
input1[0] => Mux7.IN52
input1[0] => Mux7.IN53
input1[0] => Mux7.IN54
input1[0] => Mux7.IN55
input1[0] => Mux7.IN56
input1[0] => Mux7.IN57
input1[0] => Mux7.IN58
input1[0] => Mux7.IN59
input1[0] => Mux8.IN62
input1[0] => Mux8.IN63
input1[1] => Add0.IN7
input1[1] => LessThan0.IN15
input1[1] => Add2.IN15
input1[1] => temp.IN0
input1[1] => temp.IN0
input1[1] => temp.IN0
input1[1] => Add4.IN15
input1[1] => Add5.IN15
input1[1] => Mult0.IN6
input1[1] => Mux5.IN59
input1[1] => Mux5.IN60
input1[1] => Mux6.IN20
input1[1] => Mux6.IN21
input1[1] => Mux6.IN22
input1[1] => Mux6.IN23
input1[1] => Mux6.IN24
input1[1] => Mux6.IN25
input1[1] => Mux6.IN26
input1[1] => Mux6.IN27
input1[1] => Mux6.IN28
input1[1] => Mux6.IN29
input1[1] => Mux6.IN30
input1[1] => Mux6.IN31
input1[1] => Mux6.IN32
input1[1] => Mux6.IN33
input1[1] => Mux6.IN34
input1[1] => Mux6.IN35
input1[1] => Mux6.IN36
input1[1] => Mux6.IN37
input1[1] => Mux6.IN38
input1[1] => Mux6.IN39
input1[1] => Mux6.IN40
input1[1] => Mux6.IN41
input1[1] => Mux6.IN42
input1[1] => Mux6.IN43
input1[1] => Mux6.IN44
input1[1] => Mux6.IN45
input1[1] => Mux6.IN46
input1[1] => Mux6.IN47
input1[1] => Mux6.IN48
input1[1] => Mux6.IN49
input1[1] => Mux6.IN50
input1[1] => Mux6.IN51
input1[1] => Mux6.IN52
input1[1] => Mux6.IN53
input1[1] => Mux6.IN54
input1[1] => Mux6.IN55
input1[1] => Mux6.IN56
input1[1] => Mux6.IN57
input1[1] => Mux6.IN58
input1[1] => Mux7.IN19
input1[1] => Mux7.IN20
input1[2] => Add0.IN6
input1[2] => LessThan0.IN14
input1[2] => Add2.IN14
input1[2] => temp.IN0
input1[2] => temp.IN0
input1[2] => temp.IN0
input1[2] => Add4.IN14
input1[2] => Add5.IN14
input1[2] => Mult0.IN5
input1[2] => Mux4.IN59
input1[2] => Mux4.IN60
input1[2] => Mux5.IN20
input1[2] => Mux5.IN21
input1[2] => Mux5.IN22
input1[2] => Mux5.IN23
input1[2] => Mux5.IN24
input1[2] => Mux5.IN25
input1[2] => Mux5.IN26
input1[2] => Mux5.IN27
input1[2] => Mux5.IN28
input1[2] => Mux5.IN29
input1[2] => Mux5.IN30
input1[2] => Mux5.IN31
input1[2] => Mux5.IN32
input1[2] => Mux5.IN33
input1[2] => Mux5.IN34
input1[2] => Mux5.IN35
input1[2] => Mux5.IN36
input1[2] => Mux5.IN37
input1[2] => Mux5.IN38
input1[2] => Mux5.IN39
input1[2] => Mux5.IN40
input1[2] => Mux5.IN41
input1[2] => Mux5.IN42
input1[2] => Mux5.IN43
input1[2] => Mux5.IN44
input1[2] => Mux5.IN45
input1[2] => Mux5.IN46
input1[2] => Mux5.IN47
input1[2] => Mux5.IN48
input1[2] => Mux5.IN49
input1[2] => Mux5.IN50
input1[2] => Mux5.IN51
input1[2] => Mux5.IN52
input1[2] => Mux5.IN53
input1[2] => Mux5.IN54
input1[2] => Mux5.IN55
input1[2] => Mux5.IN56
input1[2] => Mux5.IN57
input1[2] => Mux5.IN58
input1[2] => Mux6.IN18
input1[2] => Mux6.IN19
input1[3] => Add0.IN5
input1[3] => LessThan0.IN13
input1[3] => Add2.IN13
input1[3] => temp.IN0
input1[3] => temp.IN0
input1[3] => temp.IN0
input1[3] => Add4.IN13
input1[3] => Add5.IN13
input1[3] => Mult0.IN4
input1[3] => Mux3.IN59
input1[3] => Mux3.IN60
input1[3] => Mux4.IN20
input1[3] => Mux4.IN21
input1[3] => Mux4.IN22
input1[3] => Mux4.IN23
input1[3] => Mux4.IN24
input1[3] => Mux4.IN25
input1[3] => Mux4.IN26
input1[3] => Mux4.IN27
input1[3] => Mux4.IN28
input1[3] => Mux4.IN29
input1[3] => Mux4.IN30
input1[3] => Mux4.IN31
input1[3] => Mux4.IN32
input1[3] => Mux4.IN33
input1[3] => Mux4.IN34
input1[3] => Mux4.IN35
input1[3] => Mux4.IN36
input1[3] => Mux4.IN37
input1[3] => Mux4.IN38
input1[3] => Mux4.IN39
input1[3] => Mux4.IN40
input1[3] => Mux4.IN41
input1[3] => Mux4.IN42
input1[3] => Mux4.IN43
input1[3] => Mux4.IN44
input1[3] => Mux4.IN45
input1[3] => Mux4.IN46
input1[3] => Mux4.IN47
input1[3] => Mux4.IN48
input1[3] => Mux4.IN49
input1[3] => Mux4.IN50
input1[3] => Mux4.IN51
input1[3] => Mux4.IN52
input1[3] => Mux4.IN53
input1[3] => Mux4.IN54
input1[3] => Mux4.IN55
input1[3] => Mux4.IN56
input1[3] => Mux4.IN57
input1[3] => Mux4.IN58
input1[3] => Mux5.IN18
input1[3] => Mux5.IN19
input1[4] => Add0.IN4
input1[4] => LessThan0.IN12
input1[4] => Add2.IN12
input1[4] => temp.IN0
input1[4] => temp.IN0
input1[4] => temp.IN0
input1[4] => Add4.IN12
input1[4] => Add5.IN12
input1[4] => Mult0.IN3
input1[4] => Mux2.IN59
input1[4] => Mux2.IN60
input1[4] => Mux3.IN20
input1[4] => Mux3.IN21
input1[4] => Mux3.IN22
input1[4] => Mux3.IN23
input1[4] => Mux3.IN24
input1[4] => Mux3.IN25
input1[4] => Mux3.IN26
input1[4] => Mux3.IN27
input1[4] => Mux3.IN28
input1[4] => Mux3.IN29
input1[4] => Mux3.IN30
input1[4] => Mux3.IN31
input1[4] => Mux3.IN32
input1[4] => Mux3.IN33
input1[4] => Mux3.IN34
input1[4] => Mux3.IN35
input1[4] => Mux3.IN36
input1[4] => Mux3.IN37
input1[4] => Mux3.IN38
input1[4] => Mux3.IN39
input1[4] => Mux3.IN40
input1[4] => Mux3.IN41
input1[4] => Mux3.IN42
input1[4] => Mux3.IN43
input1[4] => Mux3.IN44
input1[4] => Mux3.IN45
input1[4] => Mux3.IN46
input1[4] => Mux3.IN47
input1[4] => Mux3.IN48
input1[4] => Mux3.IN49
input1[4] => Mux3.IN50
input1[4] => Mux3.IN51
input1[4] => Mux3.IN52
input1[4] => Mux3.IN53
input1[4] => Mux3.IN54
input1[4] => Mux3.IN55
input1[4] => Mux3.IN56
input1[4] => Mux3.IN57
input1[4] => Mux3.IN58
input1[4] => Mux4.IN18
input1[4] => Mux4.IN19
input1[5] => Add0.IN3
input1[5] => LessThan0.IN11
input1[5] => Add2.IN11
input1[5] => temp.IN0
input1[5] => temp.IN0
input1[5] => temp.IN0
input1[5] => Add4.IN11
input1[5] => Add5.IN11
input1[5] => Mult0.IN2
input1[5] => Mux1.IN59
input1[5] => Mux1.IN60
input1[5] => Mux2.IN20
input1[5] => Mux2.IN21
input1[5] => Mux2.IN22
input1[5] => Mux2.IN23
input1[5] => Mux2.IN24
input1[5] => Mux2.IN25
input1[5] => Mux2.IN26
input1[5] => Mux2.IN27
input1[5] => Mux2.IN28
input1[5] => Mux2.IN29
input1[5] => Mux2.IN30
input1[5] => Mux2.IN31
input1[5] => Mux2.IN32
input1[5] => Mux2.IN33
input1[5] => Mux2.IN34
input1[5] => Mux2.IN35
input1[5] => Mux2.IN36
input1[5] => Mux2.IN37
input1[5] => Mux2.IN38
input1[5] => Mux2.IN39
input1[5] => Mux2.IN40
input1[5] => Mux2.IN41
input1[5] => Mux2.IN42
input1[5] => Mux2.IN43
input1[5] => Mux2.IN44
input1[5] => Mux2.IN45
input1[5] => Mux2.IN46
input1[5] => Mux2.IN47
input1[5] => Mux2.IN48
input1[5] => Mux2.IN49
input1[5] => Mux2.IN50
input1[5] => Mux2.IN51
input1[5] => Mux2.IN52
input1[5] => Mux2.IN53
input1[5] => Mux2.IN54
input1[5] => Mux2.IN55
input1[5] => Mux2.IN56
input1[5] => Mux2.IN57
input1[5] => Mux2.IN58
input1[5] => Mux3.IN18
input1[5] => Mux3.IN19
input1[6] => Add0.IN2
input1[6] => LessThan0.IN10
input1[6] => Add2.IN10
input1[6] => temp.IN0
input1[6] => temp.IN0
input1[6] => temp.IN0
input1[6] => Add4.IN10
input1[6] => Add5.IN10
input1[6] => Mult0.IN1
input1[6] => Mux0.IN58
input1[6] => Mux0.IN59
input1[6] => Mux1.IN20
input1[6] => Mux1.IN21
input1[6] => Mux1.IN22
input1[6] => Mux1.IN23
input1[6] => Mux1.IN24
input1[6] => Mux1.IN25
input1[6] => Mux1.IN26
input1[6] => Mux1.IN27
input1[6] => Mux1.IN28
input1[6] => Mux1.IN29
input1[6] => Mux1.IN30
input1[6] => Mux1.IN31
input1[6] => Mux1.IN32
input1[6] => Mux1.IN33
input1[6] => Mux1.IN34
input1[6] => Mux1.IN35
input1[6] => Mux1.IN36
input1[6] => Mux1.IN37
input1[6] => Mux1.IN38
input1[6] => Mux1.IN39
input1[6] => Mux1.IN40
input1[6] => Mux1.IN41
input1[6] => Mux1.IN42
input1[6] => Mux1.IN43
input1[6] => Mux1.IN44
input1[6] => Mux1.IN45
input1[6] => Mux1.IN46
input1[6] => Mux1.IN47
input1[6] => Mux1.IN48
input1[6] => Mux1.IN49
input1[6] => Mux1.IN50
input1[6] => Mux1.IN51
input1[6] => Mux1.IN52
input1[6] => Mux1.IN53
input1[6] => Mux1.IN54
input1[6] => Mux1.IN55
input1[6] => Mux1.IN56
input1[6] => Mux1.IN57
input1[6] => Mux1.IN58
input1[6] => Mux2.IN18
input1[6] => Mux2.IN19
input1[7] => Add0.IN1
input1[7] => LessThan0.IN9
input1[7] => Add2.IN9
input1[7] => temp.IN0
input1[7] => temp.IN0
input1[7] => temp.IN0
input1[7] => Add4.IN9
input1[7] => Add5.IN9
input1[7] => Mult0.IN0
input1[7] => Mux0.IN19
input1[7] => Mux0.IN20
input1[7] => Mux0.IN21
input1[7] => Mux0.IN22
input1[7] => Mux0.IN23
input1[7] => Mux0.IN24
input1[7] => Mux0.IN25
input1[7] => Mux0.IN26
input1[7] => Mux0.IN27
input1[7] => Mux0.IN28
input1[7] => Mux0.IN29
input1[7] => Mux0.IN30
input1[7] => Mux0.IN31
input1[7] => Mux0.IN32
input1[7] => Mux0.IN33
input1[7] => Mux0.IN34
input1[7] => Mux0.IN35
input1[7] => Mux0.IN36
input1[7] => Mux0.IN37
input1[7] => Mux0.IN38
input1[7] => Mux0.IN39
input1[7] => Mux0.IN40
input1[7] => Mux0.IN41
input1[7] => Mux0.IN42
input1[7] => Mux0.IN43
input1[7] => Mux0.IN44
input1[7] => Mux0.IN45
input1[7] => Mux0.IN46
input1[7] => Mux0.IN47
input1[7] => Mux0.IN48
input1[7] => Mux0.IN49
input1[7] => Mux0.IN50
input1[7] => Mux0.IN51
input1[7] => Mux0.IN52
input1[7] => Mux0.IN53
input1[7] => Mux0.IN54
input1[7] => Mux0.IN55
input1[7] => Mux0.IN56
input1[7] => Mux0.IN57
input1[7] => Mux1.IN18
input1[7] => Mux1.IN19
input1[7] => Mux8.IN60
input1[7] => Mux8.IN61
input2[0] => Add0.IN16
input2[0] => LessThan1.IN16
input2[0] => temp.IN1
input2[0] => temp.IN1
input2[0] => temp.IN1
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => temp.DATAB
input2[0] => Mult0.IN15
input2[0] => Mux7.IN60
input2[0] => Mux7.IN61
input2[0] => Mux7.IN62
input2[0] => Add2.IN8
input2[1] => Add0.IN15
input2[1] => LessThan1.IN15
input2[1] => temp.IN1
input2[1] => temp.IN1
input2[1] => temp.IN1
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => temp.DATAB
input2[1] => Mult0.IN14
input2[1] => Mux6.IN61
input2[1] => Mux6.IN62
input2[1] => Mux6.IN63
input2[1] => Add2.IN7
input2[2] => Add0.IN14
input2[2] => LessThan1.IN14
input2[2] => temp.IN1
input2[2] => temp.IN1
input2[2] => temp.IN1
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => temp.DATAB
input2[2] => Mult0.IN13
input2[2] => Mux5.IN61
input2[2] => Mux5.IN62
input2[2] => Mux5.IN63
input2[2] => Add2.IN6
input2[3] => Add0.IN13
input2[3] => LessThan1.IN13
input2[3] => temp.IN1
input2[3] => temp.IN1
input2[3] => temp.IN1
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => temp.DATAB
input2[3] => Mult0.IN12
input2[3] => Mux4.IN61
input2[3] => Mux4.IN62
input2[3] => Mux4.IN63
input2[3] => Add2.IN5
input2[4] => Add0.IN12
input2[4] => LessThan1.IN12
input2[4] => temp.IN1
input2[4] => temp.IN1
input2[4] => temp.IN1
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => temp.DATAB
input2[4] => Mult0.IN11
input2[4] => Mux3.IN61
input2[4] => Mux3.IN62
input2[4] => Mux3.IN63
input2[4] => Add2.IN4
input2[5] => Add0.IN11
input2[5] => LessThan1.IN11
input2[5] => temp.IN1
input2[5] => temp.IN1
input2[5] => temp.IN1
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => temp.DATAB
input2[5] => Mult0.IN10
input2[5] => Mux2.IN61
input2[5] => Mux2.IN62
input2[5] => Mux2.IN63
input2[5] => Add2.IN3
input2[6] => Add0.IN10
input2[6] => LessThan1.IN10
input2[6] => temp.IN1
input2[6] => temp.IN1
input2[6] => temp.IN1
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => temp.DATAB
input2[6] => Mult0.IN9
input2[6] => Mux1.IN61
input2[6] => Mux1.IN62
input2[6] => Mux1.IN63
input2[6] => Add2.IN2
input2[7] => Add0.IN9
input2[7] => LessThan1.IN9
input2[7] => temp.IN1
input2[7] => temp.IN1
input2[7] => temp.IN1
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => temp.DATAB
input2[7] => Mult0.IN8
input2[7] => Mux0.IN60
input2[7] => Mux0.IN61
input2[7] => Mux0.IN62
input2[7] => Add2.IN1
sel[0] => Mux0.IN68
sel[0] => Mux1.IN69
sel[0] => Mux2.IN69
sel[0] => Mux3.IN69
sel[0] => Mux4.IN69
sel[0] => Mux5.IN69
sel[0] => Mux6.IN69
sel[0] => Mux7.IN68
sel[0] => Mux8.IN69
sel[1] => Mux0.IN67
sel[1] => Mux1.IN68
sel[1] => Mux2.IN68
sel[1] => Mux3.IN68
sel[1] => Mux4.IN68
sel[1] => Mux5.IN68
sel[1] => Mux6.IN68
sel[1] => Mux7.IN67
sel[1] => Mux8.IN68
sel[2] => Mux0.IN66
sel[2] => Mux1.IN67
sel[2] => Mux2.IN67
sel[2] => Mux3.IN67
sel[2] => Mux4.IN67
sel[2] => Mux5.IN67
sel[2] => Mux6.IN67
sel[2] => Mux7.IN66
sel[2] => Mux8.IN67
sel[3] => Mux0.IN65
sel[3] => Mux1.IN66
sel[3] => Mux2.IN66
sel[3] => Mux3.IN66
sel[3] => Mux4.IN66
sel[3] => Mux5.IN66
sel[3] => Mux6.IN66
sel[3] => Mux7.IN65
sel[3] => Mux8.IN66
sel[4] => Mux0.IN64
sel[4] => Mux1.IN65
sel[4] => Mux2.IN65
sel[4] => Mux3.IN65
sel[4] => Mux4.IN65
sel[4] => Mux5.IN65
sel[4] => Mux6.IN65
sel[4] => Mux7.IN64
sel[4] => Mux8.IN65
sel[5] => Mux0.IN63
sel[5] => Mux1.IN64
sel[5] => Mux2.IN64
sel[5] => Mux3.IN64
sel[5] => Mux4.IN64
sel[5] => Mux5.IN64
sel[5] => Mux6.IN64
sel[5] => Mux7.IN63
sel[5] => Mux8.IN64
c_in => Add1.IN16
c_in => Add3.IN16
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => Mux0.IN69
c_in => Mux7.IN69
c_in => v_out.IN1
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
c_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
v_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
z_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
s_in => temp.OUTPUTSELECT
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_out <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
v_out <= v_out.DB_MAX_OUTPUT_PORT_TYPE
z_out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
s_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:pcL_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:pcH_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:xL_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:xH_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:spL_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:spH_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:pc_adder_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:x_adder_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:sp_adder_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:adrL_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|three_to_one_mux:adrH_mux
input[0][0] => Mux7.IN5
input[0][1] => Mux6.IN5
input[0][2] => Mux5.IN5
input[0][3] => Mux4.IN5
input[0][4] => Mux3.IN5
input[0][5] => Mux2.IN5
input[0][6] => Mux1.IN5
input[0][7] => Mux0.IN5
input[1][0] => Mux7.IN4
input[1][1] => Mux6.IN4
input[1][2] => Mux5.IN4
input[1][3] => Mux4.IN4
input[1][4] => Mux3.IN4
input[1][5] => Mux2.IN4
input[1][6] => Mux1.IN4
input[1][7] => Mux0.IN4
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
sel[0] => Add0.IN0
sel[1] => Add0.IN2
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|adder:pc_adder
pc_in[0] => Add0.IN24
pc_in[1] => Add0.IN23
pc_in[2] => Add0.IN22
pc_in[3] => Add0.IN21
pc_in[4] => Add0.IN20
pc_in[5] => Add0.IN19
pc_in[6] => Add0.IN18
pc_in[7] => Add0.IN17
pc_in[8] => Add0.IN16
pc_in[9] => Add0.IN15
pc_in[10] => Add0.IN14
pc_in[11] => Add0.IN13
pc_in[12] => Add0.IN12
pc_in[13] => Add0.IN11
pc_in[14] => Add0.IN10
pc_in[15] => Add0.IN9
num_in[0] => Add0.IN32
num_in[1] => Add0.IN31
num_in[2] => Add0.IN30
num_in[3] => Add0.IN29
num_in[4] => Add0.IN28
num_in[5] => Add0.IN27
num_in[6] => Add0.IN26
num_in[7] => Add0.IN25
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|adder:x_adder
pc_in[0] => Add0.IN24
pc_in[1] => Add0.IN23
pc_in[2] => Add0.IN22
pc_in[3] => Add0.IN21
pc_in[4] => Add0.IN20
pc_in[5] => Add0.IN19
pc_in[6] => Add0.IN18
pc_in[7] => Add0.IN17
pc_in[8] => Add0.IN16
pc_in[9] => Add0.IN15
pc_in[10] => Add0.IN14
pc_in[11] => Add0.IN13
pc_in[12] => Add0.IN12
pc_in[13] => Add0.IN11
pc_in[14] => Add0.IN10
pc_in[15] => Add0.IN9
num_in[0] => Add0.IN32
num_in[1] => Add0.IN31
num_in[2] => Add0.IN30
num_in[3] => Add0.IN29
num_in[4] => Add0.IN28
num_in[5] => Add0.IN27
num_in[6] => Add0.IN26
num_in[7] => Add0.IN25
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|adder:sp_adder
pc_in[0] => Add0.IN24
pc_in[1] => Add0.IN23
pc_in[2] => Add0.IN22
pc_in[3] => Add0.IN21
pc_in[4] => Add0.IN20
pc_in[5] => Add0.IN19
pc_in[6] => Add0.IN18
pc_in[7] => Add0.IN17
pc_in[8] => Add0.IN16
pc_in[9] => Add0.IN15
pc_in[10] => Add0.IN14
pc_in[11] => Add0.IN13
pc_in[12] => Add0.IN12
pc_in[13] => Add0.IN11
pc_in[14] => Add0.IN10
pc_in[15] => Add0.IN9
num_in[0] => Add0.IN32
num_in[1] => Add0.IN31
num_in[2] => Add0.IN30
num_in[3] => Add0.IN29
num_in[4] => Add0.IN28
num_in[5] => Add0.IN27
num_in[6] => Add0.IN26
num_in[7] => Add0.IN25
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|mem_decoder:mem_decoder
address[0] => LessThan0.IN32
address[1] => LessThan0.IN31
address[2] => LessThan0.IN30
address[3] => LessThan0.IN29
address[4] => LessThan0.IN28
address[5] => LessThan0.IN27
address[6] => LessThan0.IN26
address[7] => LessThan0.IN25
address[8] => LessThan0.IN24
address[9] => LessThan0.IN23
address[10] => LessThan0.IN22
address[11] => LessThan0.IN21
address[12] => LessThan0.IN20
address[13] => LessThan0.IN19
address[14] => LessThan0.IN18
address[15] => LessThan0.IN17
write_en => process_0.IN1
read_en => process_0.IN1
enable <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|mult:ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level|datapath:datapath|mult:ram|altsyncram:altsyncram_component
wren_a => altsyncram_3ip1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ip1:auto_generated.data_a[0]
data_a[1] => altsyncram_3ip1:auto_generated.data_a[1]
data_a[2] => altsyncram_3ip1:auto_generated.data_a[2]
data_a[3] => altsyncram_3ip1:auto_generated.data_a[3]
data_a[4] => altsyncram_3ip1:auto_generated.data_a[4]
data_a[5] => altsyncram_3ip1:auto_generated.data_a[5]
data_a[6] => altsyncram_3ip1:auto_generated.data_a[6]
data_a[7] => altsyncram_3ip1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ip1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ip1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ip1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ip1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ip1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ip1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ip1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ip1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ip1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ip1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ip1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ip1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ip1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ip1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ip1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ip1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ip1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level|datapath:datapath|eight_bit_reg:outport1_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:outport2_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:inport1_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|datapath:datapath|eight_bit_reg:inport2_reg
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|controler:controler
clk => state~1.DATAIN
rst => state~3.DATAIN
go => ~NO_FANOUT~
done <= <GND>
ir_in[0] => Mux0.IN263
ir_in[0] => Mux1.IN263
ir_in[0] => Mux2.IN263
ir_in[0] => Mux3.IN263
ir_in[0] => Mux4.IN263
ir_in[0] => Mux5.IN263
ir_in[0] => Mux6.IN263
ir_in[0] => Mux7.IN263
ir_in[0] => Mux8.IN263
ir_in[0] => Mux9.IN263
ir_in[0] => Mux10.IN263
ir_in[0] => Mux11.IN263
ir_in[0] => Mux12.IN263
ir_in[0] => Mux13.IN263
ir_in[0] => Mux14.IN263
ir_in[0] => Mux15.IN263
ir_in[0] => Mux16.IN263
ir_in[0] => Mux17.IN263
ir_in[0] => Mux18.IN263
ir_in[0] => Mux19.IN263
ir_in[0] => Mux20.IN263
ir_in[0] => Mux21.IN263
ir_in[0] => Mux22.IN263
ir_in[0] => Mux23.IN263
ir_in[0] => Mux24.IN263
ir_in[0] => Mux25.IN263
ir_in[0] => Mux26.IN263
ir_in[0] => Mux27.IN263
ir_in[0] => Mux28.IN263
ir_in[0] => Mux29.IN263
ir_in[0] => Mux30.IN263
ir_in[0] => Mux31.IN263
ir_in[0] => Mux32.IN263
ir_in[0] => Mux33.IN263
ir_in[0] => Mux34.IN263
ir_in[0] => Mux35.IN263
ir_in[0] => Mux36.IN263
ir_in[1] => Mux0.IN262
ir_in[1] => Mux1.IN262
ir_in[1] => Mux2.IN262
ir_in[1] => Mux3.IN262
ir_in[1] => Mux4.IN262
ir_in[1] => Mux5.IN262
ir_in[1] => Mux6.IN262
ir_in[1] => Mux7.IN262
ir_in[1] => Mux8.IN262
ir_in[1] => Mux9.IN262
ir_in[1] => Mux10.IN262
ir_in[1] => Mux11.IN262
ir_in[1] => Mux12.IN262
ir_in[1] => Mux13.IN262
ir_in[1] => Mux14.IN262
ir_in[1] => Mux15.IN262
ir_in[1] => Mux16.IN262
ir_in[1] => Mux17.IN262
ir_in[1] => Mux18.IN262
ir_in[1] => Mux19.IN262
ir_in[1] => Mux20.IN262
ir_in[1] => Mux21.IN262
ir_in[1] => Mux22.IN262
ir_in[1] => Mux23.IN262
ir_in[1] => Mux24.IN262
ir_in[1] => Mux25.IN262
ir_in[1] => Mux26.IN262
ir_in[1] => Mux27.IN262
ir_in[1] => Mux28.IN262
ir_in[1] => Mux29.IN262
ir_in[1] => Mux30.IN262
ir_in[1] => Mux31.IN262
ir_in[1] => Mux32.IN262
ir_in[1] => Mux33.IN262
ir_in[1] => Mux34.IN262
ir_in[1] => Mux35.IN262
ir_in[1] => Mux36.IN262
ir_in[2] => Mux0.IN261
ir_in[2] => Mux1.IN261
ir_in[2] => Mux2.IN261
ir_in[2] => Mux3.IN261
ir_in[2] => Mux4.IN261
ir_in[2] => Mux5.IN261
ir_in[2] => Mux6.IN261
ir_in[2] => Mux7.IN261
ir_in[2] => Mux8.IN261
ir_in[2] => Mux9.IN261
ir_in[2] => Mux10.IN261
ir_in[2] => Mux11.IN261
ir_in[2] => Mux12.IN261
ir_in[2] => Mux13.IN261
ir_in[2] => Mux14.IN261
ir_in[2] => Mux15.IN261
ir_in[2] => Mux16.IN261
ir_in[2] => Mux17.IN261
ir_in[2] => Mux18.IN261
ir_in[2] => Mux19.IN261
ir_in[2] => Mux20.IN261
ir_in[2] => Mux21.IN261
ir_in[2] => Mux22.IN261
ir_in[2] => Mux23.IN261
ir_in[2] => Mux24.IN261
ir_in[2] => Mux25.IN261
ir_in[2] => Mux26.IN261
ir_in[2] => Mux27.IN261
ir_in[2] => Mux28.IN261
ir_in[2] => Mux29.IN261
ir_in[2] => Mux30.IN261
ir_in[2] => Mux31.IN261
ir_in[2] => Mux32.IN261
ir_in[2] => Mux33.IN261
ir_in[2] => Mux34.IN261
ir_in[2] => Mux35.IN261
ir_in[2] => Mux36.IN261
ir_in[3] => Mux0.IN260
ir_in[3] => Mux1.IN260
ir_in[3] => Mux2.IN260
ir_in[3] => Mux3.IN260
ir_in[3] => Mux4.IN260
ir_in[3] => Mux5.IN260
ir_in[3] => Mux6.IN260
ir_in[3] => Mux7.IN260
ir_in[3] => Mux8.IN260
ir_in[3] => Mux9.IN260
ir_in[3] => Mux10.IN260
ir_in[3] => Mux11.IN260
ir_in[3] => Mux12.IN260
ir_in[3] => Mux13.IN260
ir_in[3] => Mux14.IN260
ir_in[3] => Mux15.IN260
ir_in[3] => Mux16.IN260
ir_in[3] => Mux17.IN260
ir_in[3] => Mux18.IN260
ir_in[3] => Mux19.IN260
ir_in[3] => Mux20.IN260
ir_in[3] => Mux21.IN260
ir_in[3] => Mux22.IN260
ir_in[3] => Mux23.IN260
ir_in[3] => Mux24.IN260
ir_in[3] => Mux25.IN260
ir_in[3] => Mux26.IN260
ir_in[3] => Mux27.IN260
ir_in[3] => Mux28.IN260
ir_in[3] => Mux29.IN260
ir_in[3] => Mux30.IN260
ir_in[3] => Mux31.IN260
ir_in[3] => Mux32.IN260
ir_in[3] => Mux33.IN260
ir_in[3] => Mux34.IN260
ir_in[3] => Mux35.IN260
ir_in[3] => Mux36.IN260
ir_in[4] => Mux0.IN259
ir_in[4] => Mux1.IN259
ir_in[4] => Mux2.IN259
ir_in[4] => Mux3.IN259
ir_in[4] => Mux4.IN259
ir_in[4] => Mux5.IN259
ir_in[4] => Mux6.IN259
ir_in[4] => Mux7.IN259
ir_in[4] => Mux8.IN259
ir_in[4] => Mux9.IN259
ir_in[4] => Mux10.IN259
ir_in[4] => Mux11.IN259
ir_in[4] => Mux12.IN259
ir_in[4] => Mux13.IN259
ir_in[4] => Mux14.IN259
ir_in[4] => Mux15.IN259
ir_in[4] => Mux16.IN259
ir_in[4] => Mux17.IN259
ir_in[4] => Mux18.IN259
ir_in[4] => Mux19.IN259
ir_in[4] => Mux20.IN259
ir_in[4] => Mux21.IN259
ir_in[4] => Mux22.IN259
ir_in[4] => Mux23.IN259
ir_in[4] => Mux24.IN259
ir_in[4] => Mux25.IN259
ir_in[4] => Mux26.IN259
ir_in[4] => Mux27.IN259
ir_in[4] => Mux28.IN259
ir_in[4] => Mux29.IN259
ir_in[4] => Mux30.IN259
ir_in[4] => Mux31.IN259
ir_in[4] => Mux32.IN259
ir_in[4] => Mux33.IN259
ir_in[4] => Mux34.IN259
ir_in[4] => Mux35.IN259
ir_in[4] => Mux36.IN259
ir_in[5] => Mux0.IN258
ir_in[5] => Mux1.IN258
ir_in[5] => Mux2.IN258
ir_in[5] => Mux3.IN258
ir_in[5] => Mux4.IN258
ir_in[5] => Mux5.IN258
ir_in[5] => Mux6.IN258
ir_in[5] => Mux7.IN258
ir_in[5] => Mux8.IN258
ir_in[5] => Mux9.IN258
ir_in[5] => Mux10.IN258
ir_in[5] => Mux11.IN258
ir_in[5] => Mux12.IN258
ir_in[5] => Mux13.IN258
ir_in[5] => Mux14.IN258
ir_in[5] => Mux15.IN258
ir_in[5] => Mux16.IN258
ir_in[5] => Mux17.IN258
ir_in[5] => Mux18.IN258
ir_in[5] => Mux19.IN258
ir_in[5] => Mux20.IN258
ir_in[5] => Mux21.IN258
ir_in[5] => Mux22.IN258
ir_in[5] => Mux23.IN258
ir_in[5] => Mux24.IN258
ir_in[5] => Mux25.IN258
ir_in[5] => Mux26.IN258
ir_in[5] => Mux27.IN258
ir_in[5] => Mux28.IN258
ir_in[5] => Mux29.IN258
ir_in[5] => Mux30.IN258
ir_in[5] => Mux31.IN258
ir_in[5] => Mux32.IN258
ir_in[5] => Mux33.IN258
ir_in[5] => Mux34.IN258
ir_in[5] => Mux35.IN258
ir_in[5] => Mux36.IN258
ir_in[6] => Mux0.IN257
ir_in[6] => Mux1.IN257
ir_in[6] => Mux2.IN257
ir_in[6] => Mux3.IN257
ir_in[6] => Mux4.IN257
ir_in[6] => Mux5.IN257
ir_in[6] => Mux6.IN257
ir_in[6] => Mux7.IN257
ir_in[6] => Mux8.IN257
ir_in[6] => Mux9.IN257
ir_in[6] => Mux10.IN257
ir_in[6] => Mux11.IN257
ir_in[6] => Mux12.IN257
ir_in[6] => Mux13.IN257
ir_in[6] => Mux14.IN257
ir_in[6] => Mux15.IN257
ir_in[6] => Mux16.IN257
ir_in[6] => Mux17.IN257
ir_in[6] => Mux18.IN257
ir_in[6] => Mux19.IN257
ir_in[6] => Mux20.IN257
ir_in[6] => Mux21.IN257
ir_in[6] => Mux22.IN257
ir_in[6] => Mux23.IN257
ir_in[6] => Mux24.IN257
ir_in[6] => Mux25.IN257
ir_in[6] => Mux26.IN257
ir_in[6] => Mux27.IN257
ir_in[6] => Mux28.IN257
ir_in[6] => Mux29.IN257
ir_in[6] => Mux30.IN257
ir_in[6] => Mux31.IN257
ir_in[6] => Mux32.IN257
ir_in[6] => Mux33.IN257
ir_in[6] => Mux34.IN257
ir_in[6] => Mux35.IN257
ir_in[6] => Mux36.IN257
ir_in[7] => Mux0.IN256
ir_in[7] => Mux1.IN256
ir_in[7] => Mux2.IN256
ir_in[7] => Mux3.IN256
ir_in[7] => Mux4.IN256
ir_in[7] => Mux5.IN256
ir_in[7] => Mux6.IN256
ir_in[7] => Mux7.IN256
ir_in[7] => Mux8.IN256
ir_in[7] => Mux9.IN256
ir_in[7] => Mux10.IN256
ir_in[7] => Mux11.IN256
ir_in[7] => Mux12.IN256
ir_in[7] => Mux13.IN256
ir_in[7] => Mux14.IN256
ir_in[7] => Mux15.IN256
ir_in[7] => Mux16.IN256
ir_in[7] => Mux17.IN256
ir_in[7] => Mux18.IN256
ir_in[7] => Mux19.IN256
ir_in[7] => Mux20.IN256
ir_in[7] => Mux21.IN256
ir_in[7] => Mux22.IN256
ir_in[7] => Mux23.IN256
ir_in[7] => Mux24.IN256
ir_in[7] => Mux25.IN256
ir_in[7] => Mux26.IN256
ir_in[7] => Mux27.IN256
ir_in[7] => Mux28.IN256
ir_in[7] => Mux29.IN256
ir_in[7] => Mux30.IN256
ir_in[7] => Mux31.IN256
ir_in[7] => Mux32.IN256
ir_in[7] => Mux33.IN256
ir_in[7] => Mux34.IN256
ir_in[7] => Mux35.IN256
ir_in[7] => Mux36.IN256
a_en <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
d_en <= d_en.DB_MAX_OUTPUT_PORT_TYPE
ir_en <= ir_en.DB_MAX_OUTPUT_PORT_TYPE
spL_en <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
spH_en <= spH_en.DB_MAX_OUTPUT_PORT_TYPE
xL_en <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
xH_en <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
pcL_en <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
pcH_en <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
arL_en <= arL_en.DB_MAX_OUTPUT_PORT_TYPE
arH_en <= arH_en.DB_MAX_OUTPUT_PORT_TYPE
inB_sel[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
inB_sel[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
inB_sel[2] <= inB_sel[2].DB_MAX_OUTPUT_PORT_TYPE
inB_sel[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[5] <= <GND>
b_en <= b_en.DB_MAX_OUTPUT_PORT_TYPE
x_in_sel[0] <= x_in_sel.DB_MAX_OUTPUT_PORT_TYPE
x_in_sel[1] <= <GND>
x_add_sel[0] <= x_add_sel[0].DB_MAX_OUTPUT_PORT_TYPE
x_add_sel[1] <= x_add_sel.DB_MAX_OUTPUT_PORT_TYPE
sp_in_sel[0] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
sp_in_sel[1] <= <GND>
sp_add_sel[0] <= sp_add_sel.DB_MAX_OUTPUT_PORT_TYPE
sp_add_sel[1] <= <GND>
c_en <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
v_en <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
s_en <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
z_en <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
c_in => Selector1.IN6
c_in => Selector2.IN6
c_in => Selector3.IN8
c_in => Selector2.IN1
c_in => Selector3.IN2
c_in => Selector1.IN1
v_in => Selector1.IN7
v_in => Selector2.IN7
v_in => Selector3.IN9
v_in => Selector2.IN4
v_in => Selector3.IN5
v_in => Selector1.IN4
s_in => Selector1.IN8
s_in => Selector2.IN8
s_in => Selector3.IN10
s_in => Selector2.IN3
s_in => Selector3.IN4
s_in => Selector1.IN3
z_in => Selector1.IN9
z_in => Selector2.IN9
z_in => Selector3.IN11
z_in => Selector2.IN2
z_in => Selector3.IN3
z_in => Selector1.IN2
pcL_in_sel[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
pcL_in_sel[1] <= <GND>
pcH_in_sel[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
pcH_in_sel[1] <= <GND>
pc_add_sel[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
pc_add_sel[1] <= <GND>
adrB_sel[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
adrB_sel[1] <= adrB_sel.DB_MAX_OUTPUT_PORT_TYPE
adrB_sel[2] <= <GND>
adrB_sel[3] <= <GND>
addr_bs_sel[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
addr_bs_sel[1] <= <GND>
in_t_ex_en <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
ex_t_in_en <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
exB_sel[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
exB_sel[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
exB_sel[2] <= <GND>
exB_sel[3] <= <GND>
read_en <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
write_en <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
in1_sel => exB_sel.OUTPUTSELECT
in1_sel => exB_sel.OUTPUTSELECT
in1_sel => exB_sel.OUTPUTSELECT
in1_sel => Selector5.IN1
in1_sel => Selector5.IN2
in1_sel => Selector5.IN3
in1_sel => Selector5.IN4
in1_sel => Selector5.IN5
in1_sel => Selector5.IN6
in1_sel => Selector5.IN7
in1_sel => Selector5.IN8
in1_sel => Selector5.IN9
in1_sel => Selector5.IN10
in1_sel => Selector5.IN11
in1_sel => Selector5.IN12
in1_sel => Selector5.IN13
in1_sel => Selector5.IN14
in1_sel => Selector5.IN15
in1_sel => Selector5.IN16
in1_sel => Selector5.IN17
in1_sel => Selector5.IN18
in2_sel => exB_sel.DATAA
in2_sel => exB_sel.DATAA
in2_sel => exB_sel.DATAA


